	--------------------------------------------
		Noxim - the NoC Simulator
		(C) University of Catania
	--------------------------------------------
Catania V., Mineo A., Monteleone S., Palesi M., and Patti D. (2016) Cycle-Accurate Network on Chip Simulation with Noxim. ACM Trans. Model. Comput. Simul. 27, 1, Article 4 (August 2016), 25 pages. DOI: https://doi.org/10.1145/2953878


Loading configuration from file "./../personal_configs/my_config.yaml"... Done
Loading power configurations from file "power.yaml"... Done
Changing topology to MESH
Reset for 1000 cycles...  done! 
 Now running for 9000 cycles...
1101    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1102    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1105    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1105    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1106    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1106    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1107    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1107    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1107    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1107    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1108    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1108    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1108    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1108    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1109    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1109    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1109    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1109    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1109    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1109    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1110    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1110    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1110    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1110    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1110    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1111    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1111    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1111    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1111    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1111    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1112    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1112    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1112    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1112    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1112    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1113    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1113    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1113    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1113    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1113    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1114    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1114    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1114    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1114    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1114    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1114    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1115    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1115    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1115    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1116    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1116    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1116    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1116    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1117    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1117    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1117    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1117    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1117    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1118    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1118    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1118    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1118    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1118    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1119    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1119    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1119    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1119    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1119    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1120    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1120    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1120    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1120    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1120    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1121    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1121    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1121    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1121    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1121    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1122    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1122    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1122    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1122    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1122    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1123    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1123    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1123    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1124    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1124    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1124    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1125    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1125    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1125    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1125    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1125    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1126    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1126    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1126    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1126    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1126    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1127    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1127    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1127    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1127    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1127    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1128    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1128    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1128    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1128    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1128    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1129    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1129    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1129    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1129    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1129    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1129    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1130    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1130    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1130    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1130    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1130    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1130    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1131    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1131    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1131    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1131    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1131    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1132    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1132    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1132    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1132    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1132    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1133    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1133    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1133    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1133    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1133    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1134    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1134    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1134    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1134    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1134    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1134    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1135    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1135    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1135    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1136    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1136    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1136    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1136    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1137    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1137    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1137    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1137    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1137    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1138    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1138    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1138    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1138    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1138    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1139    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1139    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1139    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1139    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1139    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1140    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1140    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1140    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1140    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1140    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1141    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
1141    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1141    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1141    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1141    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
1142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
1142    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
1142    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1142    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1142    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1142    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
1143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
1143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1143    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1143    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1143    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
1144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
1144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
1144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
1144    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1144    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1144    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1145    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
1145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1145    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1145    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
1145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1145    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1145    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1146    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
1146    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1146    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
1146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
1146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
1146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
1146    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
1146    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
1147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
1147    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
1147    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
1147    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1148    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
1148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
1148    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
1148    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
1149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1149    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
1149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
1149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
1149    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
1149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
1149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
1149    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
1150    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
1150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1150    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
1150    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
1151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
1151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
1151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
1151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
1151    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
1152    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
1153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
1153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
1154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
1154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
1154    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2001    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:1 0, 0->3 VC 0) collected from Input[4][0]
2002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:1 0, 0->3 VC 0)
2002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:1 0, 0->3 VC 0)
2002    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:1 0, 0->3 VC 0)
2003    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:1 1, 0->3 VC 0) collected from Input[4][0]
2003    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:1 0, 0->3 VC 0) collected from Input[3][0]
2004    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:1 1, 0->3 VC 0)
2004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:1 0, 0->3 VC 0)
2004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:1 0, 0->3 VC 0)
2004    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:1 0, 0->3 VC 0)
2005    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:1 1, 0->3 VC 0) collected from Input[3][0]
2005    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:1 0, 0->3 VC 0) collected from Input[0][0]
2006    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:1 1, 0->3 VC 0)
2006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:1 0, 0->3 VC 0)
2006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:1 0, 0->3 VC 0)
2006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:1 0, 0->3 VC 0)
2006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:1 0, 0->3 VC 0)
2007    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:1 1, 0->3 VC 0) collected from Input[0][0]
2008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:1 1, 0->3 VC 0)
2008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:1 1, 0->3 VC 0)
2009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:1 1, 0->3 VC 0) dataAvailable = 0
2009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #1 in attack.
2011    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:2 0, 3->0 VC 0) collected from Input[4][0]
2012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:2 0, 3->0 VC 0)
2012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:2 0, 3->0 VC 0)
2012    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:2 0, 3->0 VC 0)
2013    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:2 0, 3->0 VC 0) collected from Input[1][0]
2013    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:2 1, 3->0 VC 0) collected from Input[4][0]
2014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:2 0, 3->0 VC 0)
2014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:2 0, 3->0 VC 0)
2014    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:2 0, 3->0 VC 0)
2014    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:2 1, 3->0 VC 0)
2015    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:2 0, 3->0 VC 0) collected from Input[2][0]
2015    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:2 1, 3->0 VC 0) collected from Input[1][0]
2016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:2 0, 3->0 VC 0)
2016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:2 0, 3->0 VC 0)
2016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:2 0, 3->0 VC 0)
2016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:2 0, 3->0 VC 0)
2016    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:2 1, 3->0 VC 0)
2017    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:2 1, 3->0 VC 0) collected from Input[2][0]
2018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:2 1, 3->0 VC 0)
2018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:2 1, 3->0 VC 0)
2019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:2 1, 3->0 VC 0) dataAvailable = 0
2019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #2 in attack.
2021    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:3 0, 0->3 VC 0) collected from Input[4][0]
2022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:3 0, 0->3 VC 0)
2022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:3 0, 0->3 VC 0)
2022    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:3 0, 0->3 VC 0)
2023    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:3 1, 0->3 VC 0) collected from Input[4][0]
2023    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:3 0, 0->3 VC 0) collected from Input[3][0]
2024    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:3 1, 0->3 VC 0)
2024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:3 0, 0->3 VC 0)
2024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:3 0, 0->3 VC 0)
2024    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:3 0, 0->3 VC 0)
2025    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:3 1, 0->3 VC 0) collected from Input[3][0]
2025    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:3 0, 0->3 VC 0) collected from Input[0][0]
2026    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:3 1, 0->3 VC 0)
2026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:3 0, 0->3 VC 0)
2026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:3 0, 0->3 VC 0)
2026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:3 0, 0->3 VC 0)
2026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:3 0, 0->3 VC 0)
2027    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:3 1, 0->3 VC 0) collected from Input[0][0]
2028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:3 1, 0->3 VC 0)
2028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:3 1, 0->3 VC 0)
2029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:3 1, 0->3 VC 0) dataAvailable = 0
2029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #3 in attack.
2031    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:4 0, 3->0 VC 0) collected from Input[4][0]
2032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:4 0, 3->0 VC 0)
2032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:4 0, 3->0 VC 0)
2032    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:4 0, 3->0 VC 0)
2033    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:4 0, 3->0 VC 0) collected from Input[1][0]
2033    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:4 1, 3->0 VC 0) collected from Input[4][0]
2034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:4 0, 3->0 VC 0)
2034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:4 0, 3->0 VC 0)
2034    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:4 0, 3->0 VC 0)
2034    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:4 1, 3->0 VC 0)
2035    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:4 0, 3->0 VC 0) collected from Input[2][0]
2035    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:4 1, 3->0 VC 0) collected from Input[1][0]
2036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:4 0, 3->0 VC 0)
2036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:4 0, 3->0 VC 0)
2036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:4 0, 3->0 VC 0)
2036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:4 0, 3->0 VC 0)
2036    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:4 1, 3->0 VC 0)
2037    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:4 1, 3->0 VC 0) collected from Input[2][0]
2038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:4 1, 3->0 VC 0)
2038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:4 1, 3->0 VC 0)
2039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:4 1, 3->0 VC 0) dataAvailable = 0
2039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #4 in attack.
2041    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:5 0, 0->3 VC 0) collected from Input[4][0]
2042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:5 0, 0->3 VC 0)
2042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:5 0, 0->3 VC 0)
2042    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:5 0, 0->3 VC 0)
2043    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:5 1, 0->3 VC 0) collected from Input[4][0]
2043    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:5 0, 0->3 VC 0) collected from Input[3][0]
2044    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:5 1, 0->3 VC 0)
2044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:5 0, 0->3 VC 0)
2044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:5 0, 0->3 VC 0)
2044    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:5 0, 0->3 VC 0)
2045    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:5 1, 0->3 VC 0) collected from Input[3][0]
2045    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:5 0, 0->3 VC 0) collected from Input[0][0]
2046    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:5 1, 0->3 VC 0)
2046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:5 0, 0->3 VC 0)
2046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:5 0, 0->3 VC 0)
2046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:5 0, 0->3 VC 0)
2046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:5 0, 0->3 VC 0)
2047    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:5 1, 0->3 VC 0) collected from Input[0][0]
2048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:5 1, 0->3 VC 0)
2048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:5 1, 0->3 VC 0)
2049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:5 1, 0->3 VC 0) dataAvailable = 0
2049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #5 in attack.
2051    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:6 0, 3->0 VC 0) collected from Input[4][0]
2052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:6 0, 3->0 VC 0)
2052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:6 0, 3->0 VC 0)
2052    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:6 0, 3->0 VC 0)
2053    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:6 0, 3->0 VC 0) collected from Input[1][0]
2053    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:6 1, 3->0 VC 0) collected from Input[4][0]
2054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:6 0, 3->0 VC 0)
2054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:6 0, 3->0 VC 0)
2054    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:6 0, 3->0 VC 0)
2054    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:6 1, 3->0 VC 0)
2055    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:6 0, 3->0 VC 0) collected from Input[2][0]
2055    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:6 1, 3->0 VC 0) collected from Input[1][0]
2056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:6 0, 3->0 VC 0)
2056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:6 0, 3->0 VC 0)
2056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:6 0, 3->0 VC 0)
2056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:6 0, 3->0 VC 0)
2056    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:6 1, 3->0 VC 0)
2057    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:6 1, 3->0 VC 0) collected from Input[2][0]
2058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:6 1, 3->0 VC 0)
2058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:6 1, 3->0 VC 0)
2059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:6 1, 3->0 VC 0) dataAvailable = 0
2059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #6 in attack.
2061    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:7 0, 0->3 VC 0) collected from Input[4][0]
2062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:7 0, 0->3 VC 0)
2062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:7 0, 0->3 VC 0)
2062    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:7 0, 0->3 VC 0)
2063    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:7 1, 0->3 VC 0) collected from Input[4][0]
2063    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:7 0, 0->3 VC 0) collected from Input[3][0]
2064    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:7 1, 0->3 VC 0)
2064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:7 0, 0->3 VC 0)
2064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:7 0, 0->3 VC 0)
2064    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:7 0, 0->3 VC 0)
2065    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:7 1, 0->3 VC 0) collected from Input[3][0]
2065    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:7 0, 0->3 VC 0) collected from Input[0][0]
2066    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:7 1, 0->3 VC 0)
2066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:7 0, 0->3 VC 0)
2066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:7 0, 0->3 VC 0)
2066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:7 0, 0->3 VC 0)
2066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:7 0, 0->3 VC 0)
2067    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:7 1, 0->3 VC 0) collected from Input[0][0]
2068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:7 1, 0->3 VC 0)
2068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:7 1, 0->3 VC 0)
2069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:7 1, 0->3 VC 0) dataAvailable = 0
2069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #7 in attack.
2071    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:8 0, 3->0 VC 0) collected from Input[4][0]
2072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:8 0, 3->0 VC 0)
2072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:8 0, 3->0 VC 0)
2072    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:8 0, 3->0 VC 0)
2073    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:8 0, 3->0 VC 0) collected from Input[1][0]
2073    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:8 1, 3->0 VC 0) collected from Input[4][0]
2074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:8 0, 3->0 VC 0)
2074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:8 0, 3->0 VC 0)
2074    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:8 0, 3->0 VC 0)
2074    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:8 1, 3->0 VC 0)
2075    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:8 0, 3->0 VC 0) collected from Input[2][0]
2075    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:8 1, 3->0 VC 0) collected from Input[1][0]
2076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:8 0, 3->0 VC 0)
2076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:8 0, 3->0 VC 0)
2076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:8 0, 3->0 VC 0)
2076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:8 0, 3->0 VC 0)
2076    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:8 1, 3->0 VC 0)
2077    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:8 1, 3->0 VC 0) collected from Input[2][0]
2078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:8 1, 3->0 VC 0)
2078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:8 1, 3->0 VC 0)
2079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:8 1, 3->0 VC 0) dataAvailable = 0
2079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #8 in attack.
2081    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:9 0, 0->3 VC 0) collected from Input[4][0]
2082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:9 0, 0->3 VC 0)
2082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:9 0, 0->3 VC 0)
2082    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:9 0, 0->3 VC 0)
2083    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:9 1, 0->3 VC 0) collected from Input[4][0]
2083    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:9 0, 0->3 VC 0) collected from Input[3][0]
2084    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:9 1, 0->3 VC 0)
2084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:9 0, 0->3 VC 0)
2084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:9 0, 0->3 VC 0)
2084    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:9 0, 0->3 VC 0)
2085    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:9 1, 0->3 VC 0) collected from Input[3][0]
2085    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:9 0, 0->3 VC 0) collected from Input[0][0]
2086    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:9 1, 0->3 VC 0)
2086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:9 0, 0->3 VC 0)
2086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:9 0, 0->3 VC 0)
2086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:9 0, 0->3 VC 0)
2086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:9 0, 0->3 VC 0)
2087    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:9 1, 0->3 VC 0) collected from Input[0][0]
2088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:9 1, 0->3 VC 0)
2088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:9 1, 0->3 VC 0)
2089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:9 1, 0->3 VC 0) dataAvailable = 0
2089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #9 in attack.
2091    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:10 0, 3->0 VC 0) collected from Input[4][0]
2092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:10 0, 3->0 VC 0)
2092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:10 0, 3->0 VC 0)
2092    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:10 0, 3->0 VC 0)
2093    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:10 0, 3->0 VC 0) collected from Input[1][0]
2093    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:10 1, 3->0 VC 0) collected from Input[4][0]
2094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:10 0, 3->0 VC 0)
2094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:10 0, 3->0 VC 0)
2094    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:10 0, 3->0 VC 0)
2094    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:10 1, 3->0 VC 0)
2095    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:10 0, 3->0 VC 0) collected from Input[2][0]
2095    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:10 1, 3->0 VC 0) collected from Input[1][0]
2096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:10 0, 3->0 VC 0)
2096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:10 0, 3->0 VC 0)
2096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:10 0, 3->0 VC 0)
2096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:10 0, 3->0 VC 0)
2096    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:10 1, 3->0 VC 0)
2097    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:10 1, 3->0 VC 0) collected from Input[2][0]
2098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:10 1, 3->0 VC 0)
2098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:10 1, 3->0 VC 0)
2099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:10 1, 3->0 VC 0) dataAvailable = 0
2099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #10 in attack.
2101    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:11 0, 0->3 VC 0) collected from Input[4][0]
2101    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:11 0, 0->3 VC 0)
2102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:11 0, 0->3 VC 0)
2102    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:11 0, 0->3 VC 0)
2102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2102    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:11 1, 0->3 VC 0) collected from Input[4][0]
2103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:11 0, 0->3 VC 0) collected from Input[3][0]
2103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:11 1, 0->3 VC 0)
2104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:11 0, 0->3 VC 0)
2104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:11 0, 0->3 VC 0)
2104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:11 0, 0->3 VC 0)
2104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2105    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:11 1, 0->3 VC 0) collected from Input[3][0]
2105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2105    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2105    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:11 0, 0->3 VC 0) collected from Input[0][0]
2106    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:11 1, 0->3 VC 0)
2106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2106    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:11 0, 0->3 VC 0)
2106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:11 0, 0->3 VC 0)
2106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:11 0, 0->3 VC 0)
2106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:11 0, 0->3 VC 0)
2107    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2107    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2107    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2107    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2107    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:11 1, 0->3 VC 0) collected from Input[0][0]
2108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2108    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2108    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2108    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:11 1, 0->3 VC 0)
2108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:11 1, 0->3 VC 0)
2108    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2109    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2109    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2109    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2109    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2109    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2109    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:11 1, 0->3 VC 0) dataAvailable = 0
2109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #11 in attack.
2110    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2110    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2110    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2110    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2110    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2111    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2111    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2111    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2111    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2111    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2111    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:12 0, 3->0 VC 0) collected from Input[4][0]
2112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2112    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2112    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2112    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2112    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:12 0, 3->0 VC 0)
2112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:12 0, 3->0 VC 0)
2112    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:12 0, 3->0 VC 0)
2112    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2113    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2113    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2113    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:12 0, 3->0 VC 0) collected from Input[1][0]
2113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2113    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2113    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2113    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:12 1, 3->0 VC 0) collected from Input[4][0]
2114    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2114    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2114    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2114    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:12 0, 3->0 VC 0)
2114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:12 0, 3->0 VC 0)
2114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:12 0, 3->0 VC 0)
2114    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2114    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:12 1, 3->0 VC 0)
2114    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:12 0, 3->0 VC 0) collected from Input[2][0]
2115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2115    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2115    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:12 1, 3->0 VC 0) collected from Input[1][0]
2115    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:12 0, 3->0 VC 0)
2116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:12 0, 3->0 VC 0)
2116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:12 0, 3->0 VC 0)
2116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:12 0, 3->0 VC 0)
2116    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2116    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:12 1, 3->0 VC 0)
2116    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2116    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:12 1, 3->0 VC 0) collected from Input[2][0]
2117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2117    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2117    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2117    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2117    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2117    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:12 1, 3->0 VC 0)
2118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:12 1, 3->0 VC 0)
2118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2118    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2118    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2118    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2118    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2118    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2119    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:12 1, 3->0 VC 0) dataAvailable = 0
2119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #12 in attack.
2119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2119    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2119    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2119    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2119    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2120    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2120    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2120    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2120    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2120    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:13 0, 0->3 VC 0) collected from Input[4][0]
2121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2121    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2121    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2121    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2121    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2121    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:13 0, 0->3 VC 0)
2122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:13 0, 0->3 VC 0)
2122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:13 0, 0->3 VC 0)
2122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2122    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2122    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2122    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2122    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2122    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:13 1, 0->3 VC 0) collected from Input[4][0]
2123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:13 0, 0->3 VC 0) collected from Input[3][0]
2123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2123    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2123    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2123    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:13 1, 0->3 VC 0)
2124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:13 0, 0->3 VC 0)
2124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:13 0, 0->3 VC 0)
2124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:13 0, 0->3 VC 0)
2124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2124    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2124    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2124    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2125    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:13 1, 0->3 VC 0) collected from Input[3][0]
2125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2125    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2125    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2125    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2125    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2125    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:13 0, 0->3 VC 0) collected from Input[0][0]
2126    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:13 1, 0->3 VC 0)
2126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2126    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2126    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2126    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:13 0, 0->3 VC 0)
2126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:13 0, 0->3 VC 0)
2126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:13 0, 0->3 VC 0)
2126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:13 0, 0->3 VC 0)
2126    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2127    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2127    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2127    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2127    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2127    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2127    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:13 1, 0->3 VC 0) collected from Input[0][0]
2128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2128    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2128    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2128    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2128    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:13 1, 0->3 VC 0)
2128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:13 1, 0->3 VC 0)
2128    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2129    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2129    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2129    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2129    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2129    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2129    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:13 1, 0->3 VC 0) dataAvailable = 0
2129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #13 in attack.
2130    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2130    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2130    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2130    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2130    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2130    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2131    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2131    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2131    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2131    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2131    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2131    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:14 0, 3->0 VC 0) collected from Input[4][0]
2132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2132    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2132    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2132    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2132    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:14 0, 3->0 VC 0)
2132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:14 0, 3->0 VC 0)
2132    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:14 0, 3->0 VC 0)
2132    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2133    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2133    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2133    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:14 0, 3->0 VC 0) collected from Input[1][0]
2133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2133    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2133    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2133    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:14 1, 3->0 VC 0) collected from Input[4][0]
2134    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2134    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2134    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2134    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:14 0, 3->0 VC 0)
2134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:14 0, 3->0 VC 0)
2134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:14 0, 3->0 VC 0)
2134    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2134    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:14 1, 3->0 VC 0)
2134    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:14 0, 3->0 VC 0) collected from Input[2][0]
2135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2135    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2135    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:14 1, 3->0 VC 0) collected from Input[1][0]
2135    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:14 0, 3->0 VC 0)
2136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:14 0, 3->0 VC 0)
2136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:14 0, 3->0 VC 0)
2136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:14 0, 3->0 VC 0)
2136    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2136    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:14 1, 3->0 VC 0)
2136    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2136    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:14 1, 3->0 VC 0) collected from Input[2][0]
2137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2137    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2137    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2137    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2137    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2137    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:14 1, 3->0 VC 0)
2138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:14 1, 3->0 VC 0)
2138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2138    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2138    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2138    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2138    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2138    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2139    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:14 1, 3->0 VC 0) dataAvailable = 0
2139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #14 in attack.
2139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2139    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2139    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2139    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2139    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2140    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2140    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2140    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2140    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2140    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:15 0, 0->3 VC 0) collected from Input[4][0]
2141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2141    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
2141    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2141    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2141    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2141    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:15 0, 0->3 VC 0)
2142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:15 0, 0->3 VC 0)
2142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:15 0, 0->3 VC 0)
2142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
2142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
2142    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
2142    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2142    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2142    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2142    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
2143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:15 1, 0->3 VC 0) collected from Input[4][0]
2143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:15 0, 0->3 VC 0) collected from Input[3][0]
2143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
2143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2143    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2143    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2143    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
2144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
2144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
2144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:15 1, 0->3 VC 0)
2144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:15 0, 0->3 VC 0)
2144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:15 0, 0->3 VC 0)
2144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:15 0, 0->3 VC 0)
2144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
2144    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2144    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2144    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2145    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
2145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2145    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:15 1, 0->3 VC 0) collected from Input[3][0]
2145    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2145    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
2145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2145    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2145    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2145    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:15 0, 0->3 VC 0) collected from Input[0][0]
2146    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
2146    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:15 1, 0->3 VC 0)
2146    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2146    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
2146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
2146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
2146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
2146    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
2146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:15 0, 0->3 VC 0)
2146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:15 0, 0->3 VC 0)
2146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:15 0, 0->3 VC 0)
2146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:15 0, 0->3 VC 0)
2146    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
2147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
2147    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
2147    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
2147    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2147    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:15 1, 0->3 VC 0) collected from Input[0][0]
2148    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
2148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
2148    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
2148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:15 1, 0->3 VC 0)
2148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:15 1, 0->3 VC 0)
2148    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
2149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2149    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
2149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
2149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
2149    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
2149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
2149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
2149    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
2149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:15 1, 0->3 VC 0) dataAvailable = 0
2149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #15 in attack.
2150    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
2150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2150    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2150    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
2151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
2151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
2151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
2151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
2151    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
2151    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:16 0, 3->0 VC 0) collected from Input[4][0]
2152    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
2152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:16 0, 3->0 VC 0)
2152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:16 0, 3->0 VC 0)
2152    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:16 0, 3->0 VC 0)
2153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
2153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
2153    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:16 0, 3->0 VC 0) collected from Input[1][0]
2153    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:16 1, 3->0 VC 0) collected from Input[4][0]
2154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
2154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
2154    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
2154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:16 0, 3->0 VC 0)
2154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:16 0, 3->0 VC 0)
2154    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:16 0, 3->0 VC 0)
2154    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:16 1, 3->0 VC 0)
2155    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:16 0, 3->0 VC 0) collected from Input[2][0]
2155    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:16 1, 3->0 VC 0) collected from Input[1][0]
2156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:16 0, 3->0 VC 0)
2156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:16 0, 3->0 VC 0)
2156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:16 0, 3->0 VC 0)
2156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:16 0, 3->0 VC 0)
2156    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:16 1, 3->0 VC 0)
2157    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:16 1, 3->0 VC 0) collected from Input[2][0]
2158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:16 1, 3->0 VC 0)
2158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:16 1, 3->0 VC 0)
2159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:16 1, 3->0 VC 0) dataAvailable = 0
2159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #16 in attack.
2161    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:17 0, 0->3 VC 0) collected from Input[4][0]
2162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:17 0, 0->3 VC 0)
2162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:17 0, 0->3 VC 0)
2162    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:17 0, 0->3 VC 0)
2163    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:17 1, 0->3 VC 0) collected from Input[4][0]
2163    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:17 0, 0->3 VC 0) collected from Input[3][0]
2164    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:17 1, 0->3 VC 0)
2164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:17 0, 0->3 VC 0)
2164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:17 0, 0->3 VC 0)
2164    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:17 0, 0->3 VC 0)
2165    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:17 1, 0->3 VC 0) collected from Input[3][0]
2165    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:17 0, 0->3 VC 0) collected from Input[0][0]
2166    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:17 1, 0->3 VC 0)
2166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:17 0, 0->3 VC 0)
2166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:17 0, 0->3 VC 0)
2166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:17 0, 0->3 VC 0)
2166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:17 0, 0->3 VC 0)
2167    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:17 1, 0->3 VC 0) collected from Input[0][0]
2168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:17 1, 0->3 VC 0)
2168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:17 1, 0->3 VC 0)
2169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:17 1, 0->3 VC 0) dataAvailable = 0
2169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #17 in attack.
2171    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:18 0, 3->0 VC 0) collected from Input[4][0]
2172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:18 0, 3->0 VC 0)
2172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:18 0, 3->0 VC 0)
2172    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:18 0, 3->0 VC 0)
2173    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:18 0, 3->0 VC 0) collected from Input[1][0]
2173    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:18 1, 3->0 VC 0) collected from Input[4][0]
2174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:18 0, 3->0 VC 0)
2174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:18 0, 3->0 VC 0)
2174    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:18 0, 3->0 VC 0)
2174    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:18 1, 3->0 VC 0)
2175    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:18 0, 3->0 VC 0) collected from Input[2][0]
2175    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:18 1, 3->0 VC 0) collected from Input[1][0]
2176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:18 0, 3->0 VC 0)
2176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:18 0, 3->0 VC 0)
2176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:18 0, 3->0 VC 0)
2176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:18 0, 3->0 VC 0)
2176    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:18 1, 3->0 VC 0)
2177    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:18 1, 3->0 VC 0) collected from Input[2][0]
2178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:18 1, 3->0 VC 0)
2178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:18 1, 3->0 VC 0)
2179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:18 1, 3->0 VC 0) dataAvailable = 0
2179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #18 in attack.
2181    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:19 0, 0->3 VC 0) collected from Input[4][0]
2182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:19 0, 0->3 VC 0)
2182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:19 0, 0->3 VC 0)
2182    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:19 0, 0->3 VC 0)
2183    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:19 1, 0->3 VC 0) collected from Input[4][0]
2183    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:19 0, 0->3 VC 0) collected from Input[3][0]
2184    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:19 1, 0->3 VC 0)
2184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:19 0, 0->3 VC 0)
2184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:19 0, 0->3 VC 0)
2184    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:19 0, 0->3 VC 0)
2185    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:19 1, 0->3 VC 0) collected from Input[3][0]
2185    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:19 0, 0->3 VC 0) collected from Input[0][0]
2186    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:19 1, 0->3 VC 0)
2186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:19 0, 0->3 VC 0)
2186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:19 0, 0->3 VC 0)
2186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:19 0, 0->3 VC 0)
2186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:19 0, 0->3 VC 0)
2187    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:19 1, 0->3 VC 0) collected from Input[0][0]
2188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:19 1, 0->3 VC 0)
2188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:19 1, 0->3 VC 0)
2189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:19 1, 0->3 VC 0) dataAvailable = 0
2189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #19 in attack.
2191    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:20 0, 3->0 VC 0) collected from Input[4][0]
2192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:20 0, 3->0 VC 0)
2192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:20 0, 3->0 VC 0)
2192    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:20 0, 3->0 VC 0)
2193    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:20 0, 3->0 VC 0) collected from Input[1][0]
2193    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:20 1, 3->0 VC 0) collected from Input[4][0]
2194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:20 0, 3->0 VC 0)
2194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:20 0, 3->0 VC 0)
2194    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:20 0, 3->0 VC 0)
2194    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:20 1, 3->0 VC 0)
2195    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:20 0, 3->0 VC 0) collected from Input[2][0]
2195    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:20 1, 3->0 VC 0) collected from Input[1][0]
2196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:20 0, 3->0 VC 0)
2196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:20 0, 3->0 VC 0)
2196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:20 0, 3->0 VC 0)
2196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:20 0, 3->0 VC 0)
2196    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:20 1, 3->0 VC 0)
2197    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:20 1, 3->0 VC 0) collected from Input[2][0]
2198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:20 1, 3->0 VC 0)
2198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:20 1, 3->0 VC 0)
2199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:20 1, 3->0 VC 0) dataAvailable = 0
2199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #20 in attack.
2201    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:21 0, 0->3 VC 0) collected from Input[4][0]
2202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:21 0, 0->3 VC 0)
2202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:21 0, 0->3 VC 0)
2202    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:21 0, 0->3 VC 0)
2203    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:21 1, 0->3 VC 0) collected from Input[4][0]
2203    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:21 0, 0->3 VC 0) collected from Input[3][0]
2204    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:21 1, 0->3 VC 0)
2204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:21 0, 0->3 VC 0)
2204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:21 0, 0->3 VC 0)
2204    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:21 0, 0->3 VC 0)
2205    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:21 1, 0->3 VC 0) collected from Input[3][0]
2205    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:21 0, 0->3 VC 0) collected from Input[0][0]
2206    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:21 1, 0->3 VC 0)
2206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:21 0, 0->3 VC 0)
2206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:21 0, 0->3 VC 0)
2206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:21 0, 0->3 VC 0)
2206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:21 0, 0->3 VC 0)
2207    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:21 1, 0->3 VC 0) collected from Input[0][0]
2208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:21 1, 0->3 VC 0)
2208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:21 1, 0->3 VC 0)
2209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:21 1, 0->3 VC 0) dataAvailable = 0
2209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #21 in attack.
2211    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:22 0, 3->0 VC 0) collected from Input[4][0]
2212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:22 0, 3->0 VC 0)
2212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:22 0, 3->0 VC 0)
2212    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:22 0, 3->0 VC 0)
2213    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:22 0, 3->0 VC 0) collected from Input[1][0]
2213    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:22 1, 3->0 VC 0) collected from Input[4][0]
2214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:22 0, 3->0 VC 0)
2214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:22 0, 3->0 VC 0)
2214    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:22 0, 3->0 VC 0)
2214    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:22 1, 3->0 VC 0)
2215    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:22 0, 3->0 VC 0) collected from Input[2][0]
2215    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:22 1, 3->0 VC 0) collected from Input[1][0]
2216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:22 0, 3->0 VC 0)
2216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:22 0, 3->0 VC 0)
2216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:22 0, 3->0 VC 0)
2216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:22 0, 3->0 VC 0)
2216    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:22 1, 3->0 VC 0)
2217    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:22 1, 3->0 VC 0) collected from Input[2][0]
2218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:22 1, 3->0 VC 0)
2218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:22 1, 3->0 VC 0)
2219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:22 1, 3->0 VC 0) dataAvailable = 0
2219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #22 in attack.
2221    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:23 0, 0->3 VC 0) collected from Input[4][0]
2222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:23 0, 0->3 VC 0)
2222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:23 0, 0->3 VC 0)
2222    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:23 0, 0->3 VC 0)
2223    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:23 1, 0->3 VC 0) collected from Input[4][0]
2223    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:23 0, 0->3 VC 0) collected from Input[3][0]
2224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:23 1, 0->3 VC 0)
2224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:23 0, 0->3 VC 0)
2224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:23 0, 0->3 VC 0)
2224    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:23 0, 0->3 VC 0)
2225    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:23 1, 0->3 VC 0) collected from Input[3][0]
2225    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:23 0, 0->3 VC 0) collected from Input[0][0]
2226    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:23 1, 0->3 VC 0)
2226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:23 0, 0->3 VC 0)
2226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:23 0, 0->3 VC 0)
2226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:23 0, 0->3 VC 0)
2226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:23 0, 0->3 VC 0)
2227    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:23 1, 0->3 VC 0) collected from Input[0][0]
2228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:23 1, 0->3 VC 0)
2228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:23 1, 0->3 VC 0)
2229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:23 1, 0->3 VC 0) dataAvailable = 0
2229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #23 in attack.
2231    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:24 0, 3->0 VC 0) collected from Input[4][0]
2232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:24 0, 3->0 VC 0)
2232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:24 0, 3->0 VC 0)
2232    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:24 0, 3->0 VC 0)
2233    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:24 0, 3->0 VC 0) collected from Input[1][0]
2233    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:24 1, 3->0 VC 0) collected from Input[4][0]
2234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:24 0, 3->0 VC 0)
2234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:24 0, 3->0 VC 0)
2234    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:24 0, 3->0 VC 0)
2234    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:24 1, 3->0 VC 0)
2235    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:24 0, 3->0 VC 0) collected from Input[2][0]
2235    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:24 1, 3->0 VC 0) collected from Input[1][0]
2236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:24 0, 3->0 VC 0)
2236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:24 0, 3->0 VC 0)
2236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:24 0, 3->0 VC 0)
2236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:24 0, 3->0 VC 0)
2236    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:24 1, 3->0 VC 0)
2237    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:24 1, 3->0 VC 0) collected from Input[2][0]
2238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:24 1, 3->0 VC 0)
2238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:24 1, 3->0 VC 0)
2239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:24 1, 3->0 VC 0) dataAvailable = 0
2239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #24 in attack.
2241    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:25 0, 0->3 VC 0) collected from Input[4][0]
2242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:25 0, 0->3 VC 0)
2242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:25 0, 0->3 VC 0)
2242    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:25 0, 0->3 VC 0)
2243    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:25 1, 0->3 VC 0) collected from Input[4][0]
2243    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:25 0, 0->3 VC 0) collected from Input[3][0]
2244    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:25 1, 0->3 VC 0)
2244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:25 0, 0->3 VC 0)
2244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:25 0, 0->3 VC 0)
2244    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:25 0, 0->3 VC 0)
2245    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:25 1, 0->3 VC 0) collected from Input[3][0]
2245    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:25 0, 0->3 VC 0) collected from Input[0][0]
2246    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:25 1, 0->3 VC 0)
2246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:25 0, 0->3 VC 0)
2246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:25 0, 0->3 VC 0)
2246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:25 0, 0->3 VC 0)
2246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:25 0, 0->3 VC 0)
2247    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:25 1, 0->3 VC 0) collected from Input[0][0]
2248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:25 1, 0->3 VC 0)
2248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:25 1, 0->3 VC 0)
2249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:25 1, 0->3 VC 0) dataAvailable = 0
2249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #25 in attack.
2251    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:26 0, 3->0 VC 0) collected from Input[4][0]
2252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:26 0, 3->0 VC 0)
2252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:26 0, 3->0 VC 0)
2252    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:26 0, 3->0 VC 0)
2253    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:26 0, 3->0 VC 0) collected from Input[1][0]
2253    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:26 1, 3->0 VC 0) collected from Input[4][0]
2254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:26 0, 3->0 VC 0)
2254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:26 0, 3->0 VC 0)
2254    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:26 0, 3->0 VC 0)
2254    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:26 1, 3->0 VC 0)
2255    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:26 0, 3->0 VC 0) collected from Input[2][0]
2255    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:26 1, 3->0 VC 0) collected from Input[1][0]
2256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:26 0, 3->0 VC 0)
2256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:26 0, 3->0 VC 0)
2256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:26 0, 3->0 VC 0)
2256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:26 0, 3->0 VC 0)
2256    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:26 1, 3->0 VC 0)
2257    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:26 1, 3->0 VC 0) collected from Input[2][0]
2258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:26 1, 3->0 VC 0)
2258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:26 1, 3->0 VC 0)
2259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:26 1, 3->0 VC 0) dataAvailable = 0
2259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #26 in attack.
2261    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:27 0, 0->3 VC 0) collected from Input[4][0]
2262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:27 0, 0->3 VC 0)
2262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:27 0, 0->3 VC 0)
2262    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:27 0, 0->3 VC 0)
2263    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:27 1, 0->3 VC 0) collected from Input[4][0]
2263    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:27 0, 0->3 VC 0) collected from Input[3][0]
2264    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:27 1, 0->3 VC 0)
2264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:27 0, 0->3 VC 0)
2264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:27 0, 0->3 VC 0)
2264    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:27 0, 0->3 VC 0)
2265    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:27 1, 0->3 VC 0) collected from Input[3][0]
2265    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:27 0, 0->3 VC 0) collected from Input[0][0]
2266    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:27 1, 0->3 VC 0)
2266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:27 0, 0->3 VC 0)
2266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:27 0, 0->3 VC 0)
2266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:27 0, 0->3 VC 0)
2266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:27 0, 0->3 VC 0)
2267    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:27 1, 0->3 VC 0) collected from Input[0][0]
2268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:27 1, 0->3 VC 0)
2268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:27 1, 0->3 VC 0)
2269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:27 1, 0->3 VC 0) dataAvailable = 0
2269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #27 in attack.
2271    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:28 0, 3->0 VC 0) collected from Input[4][0]
2272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:28 0, 3->0 VC 0)
2272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:28 0, 3->0 VC 0)
2272    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:28 0, 3->0 VC 0)
2273    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:28 0, 3->0 VC 0) collected from Input[1][0]
2273    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:28 1, 3->0 VC 0) collected from Input[4][0]
2274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:28 0, 3->0 VC 0)
2274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:28 0, 3->0 VC 0)
2274    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:28 0, 3->0 VC 0)
2274    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:28 1, 3->0 VC 0)
2275    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:28 0, 3->0 VC 0) collected from Input[2][0]
2275    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:28 1, 3->0 VC 0) collected from Input[1][0]
2276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:28 0, 3->0 VC 0)
2276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:28 0, 3->0 VC 0)
2276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:28 0, 3->0 VC 0)
2276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:28 0, 3->0 VC 0)
2276    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:28 1, 3->0 VC 0)
2277    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:28 1, 3->0 VC 0) collected from Input[2][0]
2278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:28 1, 3->0 VC 0)
2278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:28 1, 3->0 VC 0)
2279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:28 1, 3->0 VC 0) dataAvailable = 0
2279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #28 in attack.
2281    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:29 0, 0->3 VC 0) collected from Input[4][0]
2282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:29 0, 0->3 VC 0)
2282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:29 0, 0->3 VC 0)
2282    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:29 0, 0->3 VC 0)
2283    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:29 1, 0->3 VC 0) collected from Input[4][0]
2283    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:29 0, 0->3 VC 0) collected from Input[3][0]
2284    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:29 1, 0->3 VC 0)
2284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:29 0, 0->3 VC 0)
2284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:29 0, 0->3 VC 0)
2284    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:29 0, 0->3 VC 0)
2285    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:29 1, 0->3 VC 0) collected from Input[3][0]
2285    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:29 0, 0->3 VC 0) collected from Input[0][0]
2286    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:29 1, 0->3 VC 0)
2286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:29 0, 0->3 VC 0)
2286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:29 0, 0->3 VC 0)
2286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:29 0, 0->3 VC 0)
2286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:29 0, 0->3 VC 0)
2287    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:29 1, 0->3 VC 0) collected from Input[0][0]
2288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:29 1, 0->3 VC 0)
2288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:29 1, 0->3 VC 0)
2289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:29 1, 0->3 VC 0) dataAvailable = 0
2289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #29 in attack.
2291    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:30 0, 3->0 VC 0) collected from Input[4][0]
2292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:30 0, 3->0 VC 0)
2292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:30 0, 3->0 VC 0)
2292    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:30 0, 3->0 VC 0)
2293    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:30 0, 3->0 VC 0) collected from Input[1][0]
2293    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:30 1, 3->0 VC 0) collected from Input[4][0]
2294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:30 0, 3->0 VC 0)
2294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:30 0, 3->0 VC 0)
2294    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:30 0, 3->0 VC 0)
2294    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:30 1, 3->0 VC 0)
2295    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:30 0, 3->0 VC 0) collected from Input[2][0]
2295    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:30 1, 3->0 VC 0) collected from Input[1][0]
2296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:30 0, 3->0 VC 0)
2296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:30 0, 3->0 VC 0)
2296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:30 0, 3->0 VC 0)
2296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:30 0, 3->0 VC 0)
2296    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:30 1, 3->0 VC 0)
2297    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:30 1, 3->0 VC 0) collected from Input[2][0]
2298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:30 1, 3->0 VC 0)
2298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:30 1, 3->0 VC 0)
2299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:30 1, 3->0 VC 0) dataAvailable = 0
2299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #30 in attack.
2301    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:31 0, 0->3 VC 0) collected from Input[4][0]
2302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:31 0, 0->3 VC 0)
2302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:31 0, 0->3 VC 0)
2302    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:31 0, 0->3 VC 0)
2303    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:31 1, 0->3 VC 0) collected from Input[4][0]
2303    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:31 0, 0->3 VC 0) collected from Input[3][0]
2304    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:31 1, 0->3 VC 0)
2304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:31 0, 0->3 VC 0)
2304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:31 0, 0->3 VC 0)
2304    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:31 0, 0->3 VC 0)
2305    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:31 1, 0->3 VC 0) collected from Input[3][0]
2305    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:31 0, 0->3 VC 0) collected from Input[0][0]
2306    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:31 1, 0->3 VC 0)
2306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:31 0, 0->3 VC 0)
2306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:31 0, 0->3 VC 0)
2306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:31 0, 0->3 VC 0)
2306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:31 0, 0->3 VC 0)
2307    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:31 1, 0->3 VC 0) collected from Input[0][0]
2308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:31 1, 0->3 VC 0)
2308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:31 1, 0->3 VC 0)
2309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:31 1, 0->3 VC 0) dataAvailable = 0
2309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #31 in attack.
2311    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:32 0, 3->0 VC 0) collected from Input[4][0]
2312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:32 0, 3->0 VC 0)
2312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:32 0, 3->0 VC 0)
2312    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:32 0, 3->0 VC 0)
2313    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:32 0, 3->0 VC 0) collected from Input[1][0]
2313    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:32 1, 3->0 VC 0) collected from Input[4][0]
2314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:32 0, 3->0 VC 0)
2314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:32 0, 3->0 VC 0)
2314    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:32 0, 3->0 VC 0)
2314    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:32 1, 3->0 VC 0)
2315    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:32 0, 3->0 VC 0) collected from Input[2][0]
2315    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:32 1, 3->0 VC 0) collected from Input[1][0]
2316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:32 0, 3->0 VC 0)
2316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:32 0, 3->0 VC 0)
2316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:32 0, 3->0 VC 0)
2316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:32 0, 3->0 VC 0)
2316    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:32 1, 3->0 VC 0)
2317    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:32 1, 3->0 VC 0) collected from Input[2][0]
2318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:32 1, 3->0 VC 0)
2318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:32 1, 3->0 VC 0)
2319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:32 1, 3->0 VC 0) dataAvailable = 0
2319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #32 in attack.
2321    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:33 0, 0->3 VC 0) collected from Input[4][0]
2322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:33 0, 0->3 VC 0)
2322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:33 0, 0->3 VC 0)
2322    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:33 0, 0->3 VC 0)
2323    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:33 1, 0->3 VC 0) collected from Input[4][0]
2323    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:33 0, 0->3 VC 0) collected from Input[3][0]
2324    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:33 1, 0->3 VC 0)
2324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:33 0, 0->3 VC 0)
2324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:33 0, 0->3 VC 0)
2324    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:33 0, 0->3 VC 0)
2325    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:33 1, 0->3 VC 0) collected from Input[3][0]
2325    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:33 0, 0->3 VC 0) collected from Input[0][0]
2326    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:33 1, 0->3 VC 0)
2326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:33 0, 0->3 VC 0)
2326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:33 0, 0->3 VC 0)
2326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:33 0, 0->3 VC 0)
2326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:33 0, 0->3 VC 0)
2327    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:33 1, 0->3 VC 0) collected from Input[0][0]
2328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:33 1, 0->3 VC 0)
2328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:33 1, 0->3 VC 0)
2329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:33 1, 0->3 VC 0) dataAvailable = 0
2329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #33 in attack.
2331    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:34 0, 3->0 VC 0) collected from Input[4][0]
2332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:34 0, 3->0 VC 0)
2332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:34 0, 3->0 VC 0)
2332    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:34 0, 3->0 VC 0)
2333    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:34 0, 3->0 VC 0) collected from Input[1][0]
2333    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:34 1, 3->0 VC 0) collected from Input[4][0]
2334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:34 0, 3->0 VC 0)
2334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:34 0, 3->0 VC 0)
2334    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:34 0, 3->0 VC 0)
2334    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:34 1, 3->0 VC 0)
2335    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:34 0, 3->0 VC 0) collected from Input[2][0]
2335    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:34 1, 3->0 VC 0) collected from Input[1][0]
2336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:34 0, 3->0 VC 0)
2336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:34 0, 3->0 VC 0)
2336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:34 0, 3->0 VC 0)
2336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:34 0, 3->0 VC 0)
2336    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:34 1, 3->0 VC 0)
2337    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:34 1, 3->0 VC 0) collected from Input[2][0]
2338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:34 1, 3->0 VC 0)
2338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:34 1, 3->0 VC 0)
2339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:34 1, 3->0 VC 0) dataAvailable = 0
2339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #34 in attack.
2341    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:35 0, 0->3 VC 0) collected from Input[4][0]
2342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:35 0, 0->3 VC 0)
2342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:35 0, 0->3 VC 0)
2342    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:35 0, 0->3 VC 0)
2343    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:35 1, 0->3 VC 0) collected from Input[4][0]
2343    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:35 0, 0->3 VC 0) collected from Input[3][0]
2344    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:35 1, 0->3 VC 0)
2344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:35 0, 0->3 VC 0)
2344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:35 0, 0->3 VC 0)
2344    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:35 0, 0->3 VC 0)
2345    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:35 1, 0->3 VC 0) collected from Input[3][0]
2345    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:35 0, 0->3 VC 0) collected from Input[0][0]
2346    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:35 1, 0->3 VC 0)
2346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:35 0, 0->3 VC 0)
2346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:35 0, 0->3 VC 0)
2346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:35 0, 0->3 VC 0)
2346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:35 0, 0->3 VC 0)
2347    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:35 1, 0->3 VC 0) collected from Input[0][0]
2348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:35 1, 0->3 VC 0)
2348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:35 1, 0->3 VC 0)
2349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:35 1, 0->3 VC 0) dataAvailable = 0
2349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #35 in attack.
2351    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:36 0, 3->0 VC 0) collected from Input[4][0]
2352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:36 0, 3->0 VC 0)
2352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:36 0, 3->0 VC 0)
2352    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:36 0, 3->0 VC 0)
2353    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:36 0, 3->0 VC 0) collected from Input[1][0]
2353    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:36 1, 3->0 VC 0) collected from Input[4][0]
2354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:36 0, 3->0 VC 0)
2354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:36 0, 3->0 VC 0)
2354    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:36 0, 3->0 VC 0)
2354    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:36 1, 3->0 VC 0)
2355    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:36 0, 3->0 VC 0) collected from Input[2][0]
2355    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:36 1, 3->0 VC 0) collected from Input[1][0]
2356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:36 0, 3->0 VC 0)
2356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:36 0, 3->0 VC 0)
2356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:36 0, 3->0 VC 0)
2356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:36 0, 3->0 VC 0)
2356    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:36 1, 3->0 VC 0)
2357    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:36 1, 3->0 VC 0) collected from Input[2][0]
2358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:36 1, 3->0 VC 0)
2358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:36 1, 3->0 VC 0)
2359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:36 1, 3->0 VC 0) dataAvailable = 0
2359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #36 in attack.
2361    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:37 0, 0->3 VC 0) collected from Input[4][0]
2362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:37 0, 0->3 VC 0)
2362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:37 0, 0->3 VC 0)
2362    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:37 0, 0->3 VC 0)
2363    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:37 1, 0->3 VC 0) collected from Input[4][0]
2363    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:37 0, 0->3 VC 0) collected from Input[3][0]
2364    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:37 1, 0->3 VC 0)
2364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:37 0, 0->3 VC 0)
2364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:37 0, 0->3 VC 0)
2364    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:37 0, 0->3 VC 0)
2365    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:37 1, 0->3 VC 0) collected from Input[3][0]
2365    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:37 0, 0->3 VC 0) collected from Input[0][0]
2366    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:37 1, 0->3 VC 0)
2366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:37 0, 0->3 VC 0)
2366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:37 0, 0->3 VC 0)
2366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:37 0, 0->3 VC 0)
2366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:37 0, 0->3 VC 0)
2367    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:37 1, 0->3 VC 0) collected from Input[0][0]
2368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:37 1, 0->3 VC 0)
2368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:37 1, 0->3 VC 0)
2369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:37 1, 0->3 VC 0) dataAvailable = 0
2369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #37 in attack.
2371    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:38 0, 3->0 VC 0) collected from Input[4][0]
2372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:38 0, 3->0 VC 0)
2372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:38 0, 3->0 VC 0)
2372    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:38 0, 3->0 VC 0)
2373    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:38 0, 3->0 VC 0) collected from Input[1][0]
2373    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:38 1, 3->0 VC 0) collected from Input[4][0]
2374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:38 0, 3->0 VC 0)
2374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:38 0, 3->0 VC 0)
2374    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:38 0, 3->0 VC 0)
2374    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:38 1, 3->0 VC 0)
2375    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:38 0, 3->0 VC 0) collected from Input[2][0]
2375    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:38 1, 3->0 VC 0) collected from Input[1][0]
2376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:38 0, 3->0 VC 0)
2376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:38 0, 3->0 VC 0)
2376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:38 0, 3->0 VC 0)
2376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:38 0, 3->0 VC 0)
2376    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:38 1, 3->0 VC 0)
2377    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:38 1, 3->0 VC 0) collected from Input[2][0]
2378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:38 1, 3->0 VC 0)
2378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:38 1, 3->0 VC 0)
2379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:38 1, 3->0 VC 0) dataAvailable = 0
2379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #38 in attack.
2381    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:39 0, 0->3 VC 0) collected from Input[4][0]
2382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:39 0, 0->3 VC 0)
2382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:39 0, 0->3 VC 0)
2382    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:39 0, 0->3 VC 0)
2383    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:39 1, 0->3 VC 0) collected from Input[4][0]
2383    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:39 0, 0->3 VC 0) collected from Input[3][0]
2384    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:39 1, 0->3 VC 0)
2384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:39 0, 0->3 VC 0)
2384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:39 0, 0->3 VC 0)
2384    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:39 0, 0->3 VC 0)
2385    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:39 1, 0->3 VC 0) collected from Input[3][0]
2385    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:39 0, 0->3 VC 0) collected from Input[0][0]
2386    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:39 1, 0->3 VC 0)
2386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:39 0, 0->3 VC 0)
2386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:39 0, 0->3 VC 0)
2386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:39 0, 0->3 VC 0)
2386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:39 0, 0->3 VC 0)
2387    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:39 1, 0->3 VC 0) collected from Input[0][0]
2388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:39 1, 0->3 VC 0)
2388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:39 1, 0->3 VC 0)
2389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:39 1, 0->3 VC 0) dataAvailable = 0
2389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #39 in attack.
2391    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:40 0, 3->0 VC 0) collected from Input[4][0]
2392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:40 0, 3->0 VC 0)
2392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:40 0, 3->0 VC 0)
2392    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:40 0, 3->0 VC 0)
2393    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:40 0, 3->0 VC 0) collected from Input[1][0]
2393    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:40 1, 3->0 VC 0) collected from Input[4][0]
2394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:40 0, 3->0 VC 0)
2394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:40 0, 3->0 VC 0)
2394    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:40 0, 3->0 VC 0)
2394    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:40 1, 3->0 VC 0)
2395    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:40 0, 3->0 VC 0) collected from Input[2][0]
2395    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:40 1, 3->0 VC 0) collected from Input[1][0]
2396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:40 0, 3->0 VC 0)
2396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:40 0, 3->0 VC 0)
2396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:40 0, 3->0 VC 0)
2396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:40 0, 3->0 VC 0)
2396    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:40 1, 3->0 VC 0)
2397    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:40 1, 3->0 VC 0) collected from Input[2][0]
2398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:40 1, 3->0 VC 0)
2398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:40 1, 3->0 VC 0)
2399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:40 1, 3->0 VC 0) dataAvailable = 0
2399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #40 in attack.
2401    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:41 0, 0->3 VC 0) collected from Input[4][0]
2402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:41 0, 0->3 VC 0)
2402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:41 0, 0->3 VC 0)
2402    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:41 0, 0->3 VC 0)
2403    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:41 1, 0->3 VC 0) collected from Input[4][0]
2403    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:41 0, 0->3 VC 0) collected from Input[3][0]
2404    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:41 1, 0->3 VC 0)
2404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:41 0, 0->3 VC 0)
2404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:41 0, 0->3 VC 0)
2404    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:41 0, 0->3 VC 0)
2405    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:41 1, 0->3 VC 0) collected from Input[3][0]
2405    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:41 0, 0->3 VC 0) collected from Input[0][0]
2406    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:41 1, 0->3 VC 0)
2406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:41 0, 0->3 VC 0)
2406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:41 0, 0->3 VC 0)
2406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:41 0, 0->3 VC 0)
2406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:41 0, 0->3 VC 0)
2407    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:41 1, 0->3 VC 0) collected from Input[0][0]
2408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:41 1, 0->3 VC 0)
2408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:41 1, 0->3 VC 0)
2409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:41 1, 0->3 VC 0) dataAvailable = 0
2409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #41 in attack.
2411    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:42 0, 3->0 VC 0) collected from Input[4][0]
2412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:42 0, 3->0 VC 0)
2412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:42 0, 3->0 VC 0)
2412    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:42 0, 3->0 VC 0)
2413    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:42 0, 3->0 VC 0) collected from Input[1][0]
2413    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:42 1, 3->0 VC 0) collected from Input[4][0]
2414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:42 0, 3->0 VC 0)
2414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:42 0, 3->0 VC 0)
2414    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:42 0, 3->0 VC 0)
2414    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:42 1, 3->0 VC 0)
2415    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:42 0, 3->0 VC 0) collected from Input[2][0]
2415    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:42 1, 3->0 VC 0) collected from Input[1][0]
2416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:42 0, 3->0 VC 0)
2416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:42 0, 3->0 VC 0)
2416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:42 0, 3->0 VC 0)
2416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:42 0, 3->0 VC 0)
2416    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:42 1, 3->0 VC 0)
2417    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:42 1, 3->0 VC 0) collected from Input[2][0]
2418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:42 1, 3->0 VC 0)
2418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:42 1, 3->0 VC 0)
2419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:42 1, 3->0 VC 0) dataAvailable = 0
2419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #42 in attack.
2421    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:43 0, 0->3 VC 0) collected from Input[4][0]
2422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:43 0, 0->3 VC 0)
2422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:43 0, 0->3 VC 0)
2422    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:43 0, 0->3 VC 0)
2423    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:43 1, 0->3 VC 0) collected from Input[4][0]
2423    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:43 0, 0->3 VC 0) collected from Input[3][0]
2424    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:43 1, 0->3 VC 0)
2424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:43 0, 0->3 VC 0)
2424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:43 0, 0->3 VC 0)
2424    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:43 0, 0->3 VC 0)
2425    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:43 1, 0->3 VC 0) collected from Input[3][0]
2425    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:43 0, 0->3 VC 0) collected from Input[0][0]
2426    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:43 1, 0->3 VC 0)
2426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:43 0, 0->3 VC 0)
2426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:43 0, 0->3 VC 0)
2426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:43 0, 0->3 VC 0)
2426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:43 0, 0->3 VC 0)
2427    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:43 1, 0->3 VC 0) collected from Input[0][0]
2428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:43 1, 0->3 VC 0)
2428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:43 1, 0->3 VC 0)
2429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:43 1, 0->3 VC 0) dataAvailable = 0
2429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #43 in attack.
2431    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:44 0, 3->0 VC 0) collected from Input[4][0]
2432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:44 0, 3->0 VC 0)
2432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:44 0, 3->0 VC 0)
2432    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:44 0, 3->0 VC 0)
2433    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:44 0, 3->0 VC 0) collected from Input[1][0]
2433    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:44 1, 3->0 VC 0) collected from Input[4][0]
2434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:44 0, 3->0 VC 0)
2434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:44 0, 3->0 VC 0)
2434    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:44 0, 3->0 VC 0)
2434    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:44 1, 3->0 VC 0)
2435    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:44 0, 3->0 VC 0) collected from Input[2][0]
2435    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:44 1, 3->0 VC 0) collected from Input[1][0]
2436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:44 0, 3->0 VC 0)
2436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:44 0, 3->0 VC 0)
2436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:44 0, 3->0 VC 0)
2436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:44 0, 3->0 VC 0)
2436    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:44 1, 3->0 VC 0)
2437    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:44 1, 3->0 VC 0) collected from Input[2][0]
2438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:44 1, 3->0 VC 0)
2438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:44 1, 3->0 VC 0)
2439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:44 1, 3->0 VC 0) dataAvailable = 0
2439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #44 in attack.
2441    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:45 0, 0->3 VC 0) collected from Input[4][0]
2442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:45 0, 0->3 VC 0)
2442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:45 0, 0->3 VC 0)
2442    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:45 0, 0->3 VC 0)
2443    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:45 1, 0->3 VC 0) collected from Input[4][0]
2443    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:45 0, 0->3 VC 0) collected from Input[3][0]
2444    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:45 1, 0->3 VC 0)
2444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:45 0, 0->3 VC 0)
2444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:45 0, 0->3 VC 0)
2444    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:45 0, 0->3 VC 0)
2445    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:45 1, 0->3 VC 0) collected from Input[3][0]
2445    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:45 0, 0->3 VC 0) collected from Input[0][0]
2446    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:45 1, 0->3 VC 0)
2446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:45 0, 0->3 VC 0)
2446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:45 0, 0->3 VC 0)
2446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:45 0, 0->3 VC 0)
2446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:45 0, 0->3 VC 0)
2447    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:45 1, 0->3 VC 0) collected from Input[0][0]
2448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:45 1, 0->3 VC 0)
2448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:45 1, 0->3 VC 0)
2449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:45 1, 0->3 VC 0) dataAvailable = 0
2449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #45 in attack.
2451    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:46 0, 3->0 VC 0) collected from Input[4][0]
2452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:46 0, 3->0 VC 0)
2452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:46 0, 3->0 VC 0)
2452    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:46 0, 3->0 VC 0)
2453    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:46 0, 3->0 VC 0) collected from Input[1][0]
2453    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:46 1, 3->0 VC 0) collected from Input[4][0]
2454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:46 0, 3->0 VC 0)
2454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:46 0, 3->0 VC 0)
2454    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:46 0, 3->0 VC 0)
2454    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:46 1, 3->0 VC 0)
2455    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:46 0, 3->0 VC 0) collected from Input[2][0]
2455    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:46 1, 3->0 VC 0) collected from Input[1][0]
2456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:46 0, 3->0 VC 0)
2456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:46 0, 3->0 VC 0)
2456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:46 0, 3->0 VC 0)
2456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:46 0, 3->0 VC 0)
2456    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:46 1, 3->0 VC 0)
2457    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:46 1, 3->0 VC 0) collected from Input[2][0]
2458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:46 1, 3->0 VC 0)
2458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:46 1, 3->0 VC 0)
2459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:46 1, 3->0 VC 0) dataAvailable = 0
2459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #46 in attack.
2461    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:47 0, 0->3 VC 0) collected from Input[4][0]
2462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:47 0, 0->3 VC 0)
2462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:47 0, 0->3 VC 0)
2462    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:47 0, 0->3 VC 0)
2463    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:47 1, 0->3 VC 0) collected from Input[4][0]
2463    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:47 0, 0->3 VC 0) collected from Input[3][0]
2464    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:47 1, 0->3 VC 0)
2464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:47 0, 0->3 VC 0)
2464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:47 0, 0->3 VC 0)
2464    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:47 0, 0->3 VC 0)
2465    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:47 1, 0->3 VC 0) collected from Input[3][0]
2465    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:47 0, 0->3 VC 0) collected from Input[0][0]
2466    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:47 1, 0->3 VC 0)
2466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:47 0, 0->3 VC 0)
2466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:47 0, 0->3 VC 0)
2466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:47 0, 0->3 VC 0)
2466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:47 0, 0->3 VC 0)
2467    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:47 1, 0->3 VC 0) collected from Input[0][0]
2468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:47 1, 0->3 VC 0)
2468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:47 1, 0->3 VC 0)
2469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:47 1, 0->3 VC 0) dataAvailable = 0
2469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #47 in attack.
2471    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:48 0, 3->0 VC 0) collected from Input[4][0]
2472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:48 0, 3->0 VC 0)
2472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:48 0, 3->0 VC 0)
2472    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:48 0, 3->0 VC 0)
2473    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:48 0, 3->0 VC 0) collected from Input[1][0]
2473    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:48 1, 3->0 VC 0) collected from Input[4][0]
2474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:48 0, 3->0 VC 0)
2474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:48 0, 3->0 VC 0)
2474    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:48 0, 3->0 VC 0)
2474    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:48 1, 3->0 VC 0)
2475    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:48 0, 3->0 VC 0) collected from Input[2][0]
2475    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:48 1, 3->0 VC 0) collected from Input[1][0]
2476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:48 0, 3->0 VC 0)
2476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:48 0, 3->0 VC 0)
2476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:48 0, 3->0 VC 0)
2476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:48 0, 3->0 VC 0)
2476    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:48 1, 3->0 VC 0)
2477    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:48 1, 3->0 VC 0) collected from Input[2][0]
2478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:48 1, 3->0 VC 0)
2478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:48 1, 3->0 VC 0)
2479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:48 1, 3->0 VC 0) dataAvailable = 0
2479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #48 in attack.
2481    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:49 0, 0->3 VC 0) collected from Input[4][0]
2482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:49 0, 0->3 VC 0)
2482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:49 0, 0->3 VC 0)
2482    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:49 0, 0->3 VC 0)
2483    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:49 1, 0->3 VC 0) collected from Input[4][0]
2483    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:49 0, 0->3 VC 0) collected from Input[3][0]
2484    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:49 1, 0->3 VC 0)
2484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:49 0, 0->3 VC 0)
2484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:49 0, 0->3 VC 0)
2484    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:49 0, 0->3 VC 0)
2485    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:49 1, 0->3 VC 0) collected from Input[3][0]
2485    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:49 0, 0->3 VC 0) collected from Input[0][0]
2486    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:49 1, 0->3 VC 0)
2486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:49 0, 0->3 VC 0)
2486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:49 0, 0->3 VC 0)
2486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:49 0, 0->3 VC 0)
2486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:49 0, 0->3 VC 0)
2487    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:49 1, 0->3 VC 0) collected from Input[0][0]
2488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:49 1, 0->3 VC 0)
2488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:49 1, 0->3 VC 0)
2489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:49 1, 0->3 VC 0) dataAvailable = 0
2489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #49 in attack.
2491    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:50 0, 3->0 VC 0) collected from Input[4][0]
2492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:50 0, 3->0 VC 0)
2492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:50 0, 3->0 VC 0)
2492    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:50 0, 3->0 VC 0)
2493    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:50 0, 3->0 VC 0) collected from Input[1][0]
2493    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:50 1, 3->0 VC 0) collected from Input[4][0]
2494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:50 0, 3->0 VC 0)
2494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:50 0, 3->0 VC 0)
2494    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:50 0, 3->0 VC 0)
2494    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:50 1, 3->0 VC 0)
2495    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:50 0, 3->0 VC 0) collected from Input[2][0]
2495    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:50 1, 3->0 VC 0) collected from Input[1][0]
2496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:50 0, 3->0 VC 0)
2496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:50 0, 3->0 VC 0)
2496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:50 0, 3->0 VC 0)
2496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:50 0, 3->0 VC 0)
2496    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:50 1, 3->0 VC 0)
2497    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:50 1, 3->0 VC 0) collected from Input[2][0]
2498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:50 1, 3->0 VC 0)
2498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:50 1, 3->0 VC 0)
2499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:50 1, 3->0 VC 0) dataAvailable = 0
2499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #50 in attack.
2501    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:51 0, 0->3 VC 0) collected from Input[4][0]
2502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:51 0, 0->3 VC 0)
2502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:51 0, 0->3 VC 0)
2502    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:51 0, 0->3 VC 0)
2503    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:51 1, 0->3 VC 0) collected from Input[4][0]
2503    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:51 0, 0->3 VC 0) collected from Input[3][0]
2504    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:51 1, 0->3 VC 0)
2504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:51 0, 0->3 VC 0)
2504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:51 0, 0->3 VC 0)
2504    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:51 0, 0->3 VC 0)
2505    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:51 1, 0->3 VC 0) collected from Input[3][0]
2505    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:51 0, 0->3 VC 0) collected from Input[0][0]
2506    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:51 1, 0->3 VC 0)
2506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:51 0, 0->3 VC 0)
2506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:51 0, 0->3 VC 0)
2506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:51 0, 0->3 VC 0)
2506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:51 0, 0->3 VC 0)
2507    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:51 1, 0->3 VC 0) collected from Input[0][0]
2508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:51 1, 0->3 VC 0)
2508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:51 1, 0->3 VC 0)
2509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:51 1, 0->3 VC 0) dataAvailable = 0
2509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #51 in attack.
2511    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:52 0, 3->0 VC 0) collected from Input[4][0]
2512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:52 0, 3->0 VC 0)
2512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:52 0, 3->0 VC 0)
2512    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:52 0, 3->0 VC 0)
2513    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:52 0, 3->0 VC 0) collected from Input[1][0]
2513    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:52 1, 3->0 VC 0) collected from Input[4][0]
2514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:52 0, 3->0 VC 0)
2514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:52 0, 3->0 VC 0)
2514    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:52 0, 3->0 VC 0)
2514    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:52 1, 3->0 VC 0)
2515    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:52 0, 3->0 VC 0) collected from Input[2][0]
2515    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:52 1, 3->0 VC 0) collected from Input[1][0]
2516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:52 0, 3->0 VC 0)
2516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:52 0, 3->0 VC 0)
2516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:52 0, 3->0 VC 0)
2516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:52 0, 3->0 VC 0)
2516    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:52 1, 3->0 VC 0)
2517    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:52 1, 3->0 VC 0) collected from Input[2][0]
2518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:52 1, 3->0 VC 0)
2518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:52 1, 3->0 VC 0)
2519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:52 1, 3->0 VC 0) dataAvailable = 0
2519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #52 in attack.
2521    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:53 0, 0->3 VC 0) collected from Input[4][0]
2522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:53 0, 0->3 VC 0)
2522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:53 0, 0->3 VC 0)
2522    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:53 0, 0->3 VC 0)
2523    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:53 1, 0->3 VC 0) collected from Input[4][0]
2523    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:53 0, 0->3 VC 0) collected from Input[3][0]
2524    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:53 1, 0->3 VC 0)
2524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:53 0, 0->3 VC 0)
2524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:53 0, 0->3 VC 0)
2524    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:53 0, 0->3 VC 0)
2525    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:53 1, 0->3 VC 0) collected from Input[3][0]
2525    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:53 0, 0->3 VC 0) collected from Input[0][0]
2526    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:53 1, 0->3 VC 0)
2526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:53 0, 0->3 VC 0)
2526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:53 0, 0->3 VC 0)
2526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:53 0, 0->3 VC 0)
2526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:53 0, 0->3 VC 0)
2527    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:53 1, 0->3 VC 0) collected from Input[0][0]
2528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:53 1, 0->3 VC 0)
2528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:53 1, 0->3 VC 0)
2529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:53 1, 0->3 VC 0) dataAvailable = 0
2529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #53 in attack.
2531    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:54 0, 3->0 VC 0) collected from Input[4][0]
2532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:54 0, 3->0 VC 0)
2532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:54 0, 3->0 VC 0)
2532    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:54 0, 3->0 VC 0)
2533    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:54 0, 3->0 VC 0) collected from Input[1][0]
2533    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:54 1, 3->0 VC 0) collected from Input[4][0]
2534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:54 0, 3->0 VC 0)
2534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:54 0, 3->0 VC 0)
2534    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:54 0, 3->0 VC 0)
2534    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:54 1, 3->0 VC 0)
2535    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:54 0, 3->0 VC 0) collected from Input[2][0]
2535    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:54 1, 3->0 VC 0) collected from Input[1][0]
2536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:54 0, 3->0 VC 0)
2536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:54 0, 3->0 VC 0)
2536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:54 0, 3->0 VC 0)
2536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:54 0, 3->0 VC 0)
2536    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:54 1, 3->0 VC 0)
2537    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:54 1, 3->0 VC 0) collected from Input[2][0]
2538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:54 1, 3->0 VC 0)
2538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:54 1, 3->0 VC 0)
2539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:54 1, 3->0 VC 0) dataAvailable = 0
2539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #54 in attack.
2541    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:55 0, 0->3 VC 0) collected from Input[4][0]
2542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:55 0, 0->3 VC 0)
2542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:55 0, 0->3 VC 0)
2542    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:55 0, 0->3 VC 0)
2543    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:55 1, 0->3 VC 0) collected from Input[4][0]
2543    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:55 0, 0->3 VC 0) collected from Input[3][0]
2544    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:55 1, 0->3 VC 0)
2544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:55 0, 0->3 VC 0)
2544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:55 0, 0->3 VC 0)
2544    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:55 0, 0->3 VC 0)
2545    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:55 1, 0->3 VC 0) collected from Input[3][0]
2545    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:55 0, 0->3 VC 0) collected from Input[0][0]
2546    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:55 1, 0->3 VC 0)
2546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:55 0, 0->3 VC 0)
2546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:55 0, 0->3 VC 0)
2546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:55 0, 0->3 VC 0)
2546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:55 0, 0->3 VC 0)
2547    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:55 1, 0->3 VC 0) collected from Input[0][0]
2548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:55 1, 0->3 VC 0)
2548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:55 1, 0->3 VC 0)
2549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:55 1, 0->3 VC 0) dataAvailable = 0
2549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #55 in attack.
2551    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:56 0, 3->0 VC 0) collected from Input[4][0]
2552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:56 0, 3->0 VC 0)
2552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:56 0, 3->0 VC 0)
2552    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:56 0, 3->0 VC 0)
2553    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:56 0, 3->0 VC 0) collected from Input[1][0]
2553    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:56 1, 3->0 VC 0) collected from Input[4][0]
2554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:56 0, 3->0 VC 0)
2554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:56 0, 3->0 VC 0)
2554    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:56 0, 3->0 VC 0)
2554    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:56 1, 3->0 VC 0)
2555    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:56 0, 3->0 VC 0) collected from Input[2][0]
2555    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:56 1, 3->0 VC 0) collected from Input[1][0]
2556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:56 0, 3->0 VC 0)
2556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:56 0, 3->0 VC 0)
2556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:56 0, 3->0 VC 0)
2556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:56 0, 3->0 VC 0)
2556    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:56 1, 3->0 VC 0)
2557    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:56 1, 3->0 VC 0) collected from Input[2][0]
2558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:56 1, 3->0 VC 0)
2558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:56 1, 3->0 VC 0)
2559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:56 1, 3->0 VC 0) dataAvailable = 0
2559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #56 in attack.
2561    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:57 0, 0->3 VC 0) collected from Input[4][0]
2562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:57 0, 0->3 VC 0)
2562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:57 0, 0->3 VC 0)
2562    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:57 0, 0->3 VC 0)
2563    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:57 1, 0->3 VC 0) collected from Input[4][0]
2563    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:57 0, 0->3 VC 0) collected from Input[3][0]
2564    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:57 1, 0->3 VC 0)
2564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:57 0, 0->3 VC 0)
2564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:57 0, 0->3 VC 0)
2564    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:57 0, 0->3 VC 0)
2565    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:57 1, 0->3 VC 0) collected from Input[3][0]
2565    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:57 0, 0->3 VC 0) collected from Input[0][0]
2566    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:57 1, 0->3 VC 0)
2566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:57 0, 0->3 VC 0)
2566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:57 0, 0->3 VC 0)
2566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:57 0, 0->3 VC 0)
2566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:57 0, 0->3 VC 0)
2567    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:57 1, 0->3 VC 0) collected from Input[0][0]
2568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:57 1, 0->3 VC 0)
2568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:57 1, 0->3 VC 0)
2569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:57 1, 0->3 VC 0) dataAvailable = 0
2569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #57 in attack.
2571    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:58 0, 3->0 VC 0) collected from Input[4][0]
2572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:58 0, 3->0 VC 0)
2572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:58 0, 3->0 VC 0)
2572    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:58 0, 3->0 VC 0)
2573    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:58 0, 3->0 VC 0) collected from Input[1][0]
2573    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:58 1, 3->0 VC 0) collected from Input[4][0]
2574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:58 0, 3->0 VC 0)
2574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:58 0, 3->0 VC 0)
2574    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:58 0, 3->0 VC 0)
2574    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:58 1, 3->0 VC 0)
2575    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:58 0, 3->0 VC 0) collected from Input[2][0]
2575    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:58 1, 3->0 VC 0) collected from Input[1][0]
2576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:58 0, 3->0 VC 0)
2576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:58 0, 3->0 VC 0)
2576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:58 0, 3->0 VC 0)
2576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:58 0, 3->0 VC 0)
2576    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:58 1, 3->0 VC 0)
2577    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:58 1, 3->0 VC 0) collected from Input[2][0]
2578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:58 1, 3->0 VC 0)
2578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:58 1, 3->0 VC 0)
2579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:58 1, 3->0 VC 0) dataAvailable = 0
2579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #58 in attack.
2581    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:59 0, 0->3 VC 0) collected from Input[4][0]
2582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:59 0, 0->3 VC 0)
2582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:59 0, 0->3 VC 0)
2582    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:59 0, 0->3 VC 0)
2583    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:59 1, 0->3 VC 0) collected from Input[4][0]
2583    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:59 0, 0->3 VC 0) collected from Input[3][0]
2584    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:59 1, 0->3 VC 0)
2584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:59 0, 0->3 VC 0)
2584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:59 0, 0->3 VC 0)
2584    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:59 0, 0->3 VC 0)
2585    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:59 1, 0->3 VC 0) collected from Input[3][0]
2585    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:59 0, 0->3 VC 0) collected from Input[0][0]
2586    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:59 1, 0->3 VC 0)
2586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:59 0, 0->3 VC 0)
2586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:59 0, 0->3 VC 0)
2586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:59 0, 0->3 VC 0)
2586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:59 0, 0->3 VC 0)
2587    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:59 1, 0->3 VC 0) collected from Input[0][0]
2588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:59 1, 0->3 VC 0)
2588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:59 1, 0->3 VC 0)
2589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:59 1, 0->3 VC 0) dataAvailable = 0
2589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #59 in attack.
2591    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:60 0, 3->0 VC 0) collected from Input[4][0]
2592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:60 0, 3->0 VC 0)
2592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:60 0, 3->0 VC 0)
2592    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:60 0, 3->0 VC 0)
2593    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:60 0, 3->0 VC 0) collected from Input[1][0]
2593    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:60 1, 3->0 VC 0) collected from Input[4][0]
2594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:60 0, 3->0 VC 0)
2594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:60 0, 3->0 VC 0)
2594    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:60 0, 3->0 VC 0)
2594    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:60 1, 3->0 VC 0)
2595    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:60 0, 3->0 VC 0) collected from Input[2][0]
2595    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:60 1, 3->0 VC 0) collected from Input[1][0]
2596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:60 0, 3->0 VC 0)
2596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:60 0, 3->0 VC 0)
2596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:60 0, 3->0 VC 0)
2596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:60 0, 3->0 VC 0)
2596    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:60 1, 3->0 VC 0)
2597    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:60 1, 3->0 VC 0) collected from Input[2][0]
2598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:60 1, 3->0 VC 0)
2598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:60 1, 3->0 VC 0)
2599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:60 1, 3->0 VC 0) dataAvailable = 0
2599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #60 in attack.
2601    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:61 0, 0->3 VC 0) collected from Input[4][0]
2602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:61 0, 0->3 VC 0)
2602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:61 0, 0->3 VC 0)
2602    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:61 0, 0->3 VC 0)
2603    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:61 1, 0->3 VC 0) collected from Input[4][0]
2603    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:61 0, 0->3 VC 0) collected from Input[3][0]
2604    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:61 1, 0->3 VC 0)
2604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:61 0, 0->3 VC 0)
2604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:61 0, 0->3 VC 0)
2604    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:61 0, 0->3 VC 0)
2605    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:61 1, 0->3 VC 0) collected from Input[3][0]
2605    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:61 0, 0->3 VC 0) collected from Input[0][0]
2606    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:61 1, 0->3 VC 0)
2606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:61 0, 0->3 VC 0)
2606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:61 0, 0->3 VC 0)
2606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:61 0, 0->3 VC 0)
2606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:61 0, 0->3 VC 0)
2607    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:61 1, 0->3 VC 0) collected from Input[0][0]
2608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:61 1, 0->3 VC 0)
2608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:61 1, 0->3 VC 0)
2609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:61 1, 0->3 VC 0) dataAvailable = 0
2609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #61 in attack.
2611    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:62 0, 3->0 VC 0) collected from Input[4][0]
2612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:62 0, 3->0 VC 0)
2612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:62 0, 3->0 VC 0)
2612    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:62 0, 3->0 VC 0)
2613    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:62 0, 3->0 VC 0) collected from Input[1][0]
2613    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:62 1, 3->0 VC 0) collected from Input[4][0]
2614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:62 0, 3->0 VC 0)
2614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:62 0, 3->0 VC 0)
2614    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:62 0, 3->0 VC 0)
2614    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:62 1, 3->0 VC 0)
2615    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:62 0, 3->0 VC 0) collected from Input[2][0]
2615    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:62 1, 3->0 VC 0) collected from Input[1][0]
2616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:62 0, 3->0 VC 0)
2616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:62 0, 3->0 VC 0)
2616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:62 0, 3->0 VC 0)
2616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:62 0, 3->0 VC 0)
2616    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:62 1, 3->0 VC 0)
2617    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:62 1, 3->0 VC 0) collected from Input[2][0]
2618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:62 1, 3->0 VC 0)
2618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:62 1, 3->0 VC 0)
2619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:62 1, 3->0 VC 0) dataAvailable = 0
2619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #62 in attack.
2621    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:63 0, 0->3 VC 0) collected from Input[4][0]
2622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:63 0, 0->3 VC 0)
2622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:63 0, 0->3 VC 0)
2622    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:63 0, 0->3 VC 0)
2623    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:63 1, 0->3 VC 0) collected from Input[4][0]
2623    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:63 0, 0->3 VC 0) collected from Input[3][0]
2624    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:63 1, 0->3 VC 0)
2624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:63 0, 0->3 VC 0)
2624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:63 0, 0->3 VC 0)
2624    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:63 0, 0->3 VC 0)
2625    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:63 1, 0->3 VC 0) collected from Input[3][0]
2625    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:63 0, 0->3 VC 0) collected from Input[0][0]
2626    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:63 1, 0->3 VC 0)
2626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:63 0, 0->3 VC 0)
2626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:63 0, 0->3 VC 0)
2626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:63 0, 0->3 VC 0)
2626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:63 0, 0->3 VC 0)
2627    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:63 1, 0->3 VC 0) collected from Input[0][0]
2628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:63 1, 0->3 VC 0)
2628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:63 1, 0->3 VC 0)
2629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:63 1, 0->3 VC 0) dataAvailable = 0
2629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #63 in attack.
2631    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:64 0, 3->0 VC 0) collected from Input[4][0]
2632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:64 0, 3->0 VC 0)
2632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:64 0, 3->0 VC 0)
2632    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:64 0, 3->0 VC 0)
2633    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:64 0, 3->0 VC 0) collected from Input[1][0]
2633    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:64 1, 3->0 VC 0) collected from Input[4][0]
2634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:64 0, 3->0 VC 0)
2634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:64 0, 3->0 VC 0)
2634    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:64 0, 3->0 VC 0)
2634    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:64 1, 3->0 VC 0)
2635    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:64 0, 3->0 VC 0) collected from Input[2][0]
2635    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:64 1, 3->0 VC 0) collected from Input[1][0]
2636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:64 0, 3->0 VC 0)
2636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:64 0, 3->0 VC 0)
2636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:64 0, 3->0 VC 0)
2636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:64 0, 3->0 VC 0)
2636    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:64 1, 3->0 VC 0)
2637    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:64 1, 3->0 VC 0) collected from Input[2][0]
2638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:64 1, 3->0 VC 0)
2638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:64 1, 3->0 VC 0)
2639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:64 1, 3->0 VC 0) dataAvailable = 0
2639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #64 in attack.
2641    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:65 0, 0->3 VC 0) collected from Input[4][0]
2642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:65 0, 0->3 VC 0)
2642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:65 0, 0->3 VC 0)
2642    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:65 0, 0->3 VC 0)
2643    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:65 1, 0->3 VC 0) collected from Input[4][0]
2643    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:65 0, 0->3 VC 0) collected from Input[3][0]
2644    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:65 1, 0->3 VC 0)
2644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:65 0, 0->3 VC 0)
2644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:65 0, 0->3 VC 0)
2644    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:65 0, 0->3 VC 0)
2645    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:65 1, 0->3 VC 0) collected from Input[3][0]
2645    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:65 0, 0->3 VC 0) collected from Input[0][0]
2646    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:65 1, 0->3 VC 0)
2646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:65 0, 0->3 VC 0)
2646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:65 0, 0->3 VC 0)
2646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:65 0, 0->3 VC 0)
2646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:65 0, 0->3 VC 0)
2647    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:65 1, 0->3 VC 0) collected from Input[0][0]
2648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:65 1, 0->3 VC 0)
2648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:65 1, 0->3 VC 0)
2649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:65 1, 0->3 VC 0) dataAvailable = 0
2649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #65 in attack.
2651    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:66 0, 3->0 VC 0) collected from Input[4][0]
2652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:66 0, 3->0 VC 0)
2652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:66 0, 3->0 VC 0)
2652    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:66 0, 3->0 VC 0)
2653    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:66 0, 3->0 VC 0) collected from Input[1][0]
2653    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:66 1, 3->0 VC 0) collected from Input[4][0]
2654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:66 0, 3->0 VC 0)
2654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:66 0, 3->0 VC 0)
2654    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:66 0, 3->0 VC 0)
2654    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:66 1, 3->0 VC 0)
2655    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:66 0, 3->0 VC 0) collected from Input[2][0]
2655    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:66 1, 3->0 VC 0) collected from Input[1][0]
2656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:66 0, 3->0 VC 0)
2656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:66 0, 3->0 VC 0)
2656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:66 0, 3->0 VC 0)
2656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:66 0, 3->0 VC 0)
2656    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:66 1, 3->0 VC 0)
2657    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:66 1, 3->0 VC 0) collected from Input[2][0]
2658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:66 1, 3->0 VC 0)
2658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:66 1, 3->0 VC 0)
2659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:66 1, 3->0 VC 0) dataAvailable = 0
2659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #66 in attack.
2661    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:67 0, 0->3 VC 0) collected from Input[4][0]
2662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:67 0, 0->3 VC 0)
2662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:67 0, 0->3 VC 0)
2662    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:67 0, 0->3 VC 0)
2663    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:67 1, 0->3 VC 0) collected from Input[4][0]
2663    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:67 0, 0->3 VC 0) collected from Input[3][0]
2664    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:67 1, 0->3 VC 0)
2664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:67 0, 0->3 VC 0)
2664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:67 0, 0->3 VC 0)
2664    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:67 0, 0->3 VC 0)
2665    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:67 1, 0->3 VC 0) collected from Input[3][0]
2665    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:67 0, 0->3 VC 0) collected from Input[0][0]
2666    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:67 1, 0->3 VC 0)
2666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:67 0, 0->3 VC 0)
2666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:67 0, 0->3 VC 0)
2666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:67 0, 0->3 VC 0)
2666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:67 0, 0->3 VC 0)
2667    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:67 1, 0->3 VC 0) collected from Input[0][0]
2668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:67 1, 0->3 VC 0)
2668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:67 1, 0->3 VC 0)
2669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:67 1, 0->3 VC 0) dataAvailable = 0
2669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #67 in attack.
2671    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:68 0, 3->0 VC 0) collected from Input[4][0]
2672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:68 0, 3->0 VC 0)
2672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:68 0, 3->0 VC 0)
2672    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:68 0, 3->0 VC 0)
2673    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:68 0, 3->0 VC 0) collected from Input[1][0]
2673    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:68 1, 3->0 VC 0) collected from Input[4][0]
2674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:68 0, 3->0 VC 0)
2674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:68 0, 3->0 VC 0)
2674    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:68 0, 3->0 VC 0)
2674    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:68 1, 3->0 VC 0)
2675    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:68 0, 3->0 VC 0) collected from Input[2][0]
2675    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:68 1, 3->0 VC 0) collected from Input[1][0]
2676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:68 0, 3->0 VC 0)
2676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:68 0, 3->0 VC 0)
2676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:68 0, 3->0 VC 0)
2676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:68 0, 3->0 VC 0)
2676    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:68 1, 3->0 VC 0)
2677    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:68 1, 3->0 VC 0) collected from Input[2][0]
2678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:68 1, 3->0 VC 0)
2678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:68 1, 3->0 VC 0)
2679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:68 1, 3->0 VC 0) dataAvailable = 0
2679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #68 in attack.
2681    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:69 0, 0->3 VC 0) collected from Input[4][0]
2682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:69 0, 0->3 VC 0)
2682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:69 0, 0->3 VC 0)
2682    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:69 0, 0->3 VC 0)
2683    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:69 1, 0->3 VC 0) collected from Input[4][0]
2683    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:69 0, 0->3 VC 0) collected from Input[3][0]
2684    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:69 1, 0->3 VC 0)
2684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:69 0, 0->3 VC 0)
2684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:69 0, 0->3 VC 0)
2684    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:69 0, 0->3 VC 0)
2685    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:69 1, 0->3 VC 0) collected from Input[3][0]
2685    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:69 0, 0->3 VC 0) collected from Input[0][0]
2686    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:69 1, 0->3 VC 0)
2686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:69 0, 0->3 VC 0)
2686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:69 0, 0->3 VC 0)
2686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:69 0, 0->3 VC 0)
2686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:69 0, 0->3 VC 0)
2687    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:69 1, 0->3 VC 0) collected from Input[0][0]
2688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:69 1, 0->3 VC 0)
2688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:69 1, 0->3 VC 0)
2689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:69 1, 0->3 VC 0) dataAvailable = 0
2689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #69 in attack.
2691    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:70 0, 3->0 VC 0) collected from Input[4][0]
2692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:70 0, 3->0 VC 0)
2692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:70 0, 3->0 VC 0)
2692    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:70 0, 3->0 VC 0)
2693    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:70 0, 3->0 VC 0) collected from Input[1][0]
2693    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:70 1, 3->0 VC 0) collected from Input[4][0]
2694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:70 0, 3->0 VC 0)
2694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:70 0, 3->0 VC 0)
2694    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:70 0, 3->0 VC 0)
2694    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:70 1, 3->0 VC 0)
2695    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:70 0, 3->0 VC 0) collected from Input[2][0]
2695    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:70 1, 3->0 VC 0) collected from Input[1][0]
2696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:70 0, 3->0 VC 0)
2696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:70 0, 3->0 VC 0)
2696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:70 0, 3->0 VC 0)
2696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:70 0, 3->0 VC 0)
2696    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:70 1, 3->0 VC 0)
2697    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:70 1, 3->0 VC 0) collected from Input[2][0]
2698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:70 1, 3->0 VC 0)
2698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:70 1, 3->0 VC 0)
2699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:70 1, 3->0 VC 0) dataAvailable = 0
2699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #70 in attack.
2701    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:71 0, 0->3 VC 0) collected from Input[4][0]
2702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:71 0, 0->3 VC 0)
2702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:71 0, 0->3 VC 0)
2702    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:71 0, 0->3 VC 0)
2703    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:71 1, 0->3 VC 0) collected from Input[4][0]
2703    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:71 0, 0->3 VC 0) collected from Input[3][0]
2704    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:71 1, 0->3 VC 0)
2704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:71 0, 0->3 VC 0)
2704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:71 0, 0->3 VC 0)
2704    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:71 0, 0->3 VC 0)
2705    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:71 1, 0->3 VC 0) collected from Input[3][0]
2705    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:71 0, 0->3 VC 0) collected from Input[0][0]
2706    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:71 1, 0->3 VC 0)
2706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:71 0, 0->3 VC 0)
2706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:71 0, 0->3 VC 0)
2706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:71 0, 0->3 VC 0)
2706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:71 0, 0->3 VC 0)
2707    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:71 1, 0->3 VC 0) collected from Input[0][0]
2708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:71 1, 0->3 VC 0)
2708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:71 1, 0->3 VC 0)
2709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:71 1, 0->3 VC 0) dataAvailable = 0
2709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #71 in attack.
2711    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:72 0, 3->0 VC 0) collected from Input[4][0]
2712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:72 0, 3->0 VC 0)
2712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:72 0, 3->0 VC 0)
2712    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:72 0, 3->0 VC 0)
2713    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:72 0, 3->0 VC 0) collected from Input[1][0]
2713    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:72 1, 3->0 VC 0) collected from Input[4][0]
2714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:72 0, 3->0 VC 0)
2714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:72 0, 3->0 VC 0)
2714    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:72 0, 3->0 VC 0)
2714    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:72 1, 3->0 VC 0)
2715    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:72 0, 3->0 VC 0) collected from Input[2][0]
2715    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:72 1, 3->0 VC 0) collected from Input[1][0]
2716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:72 0, 3->0 VC 0)
2716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:72 0, 3->0 VC 0)
2716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:72 0, 3->0 VC 0)
2716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:72 0, 3->0 VC 0)
2716    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:72 1, 3->0 VC 0)
2717    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:72 1, 3->0 VC 0) collected from Input[2][0]
2718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:72 1, 3->0 VC 0)
2718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:72 1, 3->0 VC 0)
2719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:72 1, 3->0 VC 0) dataAvailable = 0
2719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #72 in attack.
2721    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:73 0, 0->3 VC 0) collected from Input[4][0]
2722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:73 0, 0->3 VC 0)
2722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:73 0, 0->3 VC 0)
2722    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:73 0, 0->3 VC 0)
2723    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:73 1, 0->3 VC 0) collected from Input[4][0]
2723    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:73 0, 0->3 VC 0) collected from Input[3][0]
2724    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:73 1, 0->3 VC 0)
2724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:73 0, 0->3 VC 0)
2724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:73 0, 0->3 VC 0)
2724    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:73 0, 0->3 VC 0)
2725    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:73 1, 0->3 VC 0) collected from Input[3][0]
2725    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:73 0, 0->3 VC 0) collected from Input[0][0]
2726    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:73 1, 0->3 VC 0)
2726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:73 0, 0->3 VC 0)
2726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:73 0, 0->3 VC 0)
2726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:73 0, 0->3 VC 0)
2726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:73 0, 0->3 VC 0)
2727    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:73 1, 0->3 VC 0) collected from Input[0][0]
2728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:73 1, 0->3 VC 0)
2728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:73 1, 0->3 VC 0)
2729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:73 1, 0->3 VC 0) dataAvailable = 0
2729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #73 in attack.
2731    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:74 0, 3->0 VC 0) collected from Input[4][0]
2732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:74 0, 3->0 VC 0)
2732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:74 0, 3->0 VC 0)
2732    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:74 0, 3->0 VC 0)
2733    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:74 0, 3->0 VC 0) collected from Input[1][0]
2733    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:74 1, 3->0 VC 0) collected from Input[4][0]
2734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:74 0, 3->0 VC 0)
2734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:74 0, 3->0 VC 0)
2734    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:74 0, 3->0 VC 0)
2734    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:74 1, 3->0 VC 0)
2735    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:74 0, 3->0 VC 0) collected from Input[2][0]
2735    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:74 1, 3->0 VC 0) collected from Input[1][0]
2736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:74 0, 3->0 VC 0)
2736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:74 0, 3->0 VC 0)
2736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:74 0, 3->0 VC 0)
2736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:74 0, 3->0 VC 0)
2736    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:74 1, 3->0 VC 0)
2737    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:74 1, 3->0 VC 0) collected from Input[2][0]
2738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:74 1, 3->0 VC 0)
2738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:74 1, 3->0 VC 0)
2739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:74 1, 3->0 VC 0) dataAvailable = 0
2739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #74 in attack.
2741    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:75 0, 0->3 VC 0) collected from Input[4][0]
2742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:75 0, 0->3 VC 0)
2742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:75 0, 0->3 VC 0)
2742    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:75 0, 0->3 VC 0)
2743    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:75 1, 0->3 VC 0) collected from Input[4][0]
2743    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:75 0, 0->3 VC 0) collected from Input[3][0]
2744    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:75 1, 0->3 VC 0)
2744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:75 0, 0->3 VC 0)
2744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:75 0, 0->3 VC 0)
2744    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:75 0, 0->3 VC 0)
2745    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:75 1, 0->3 VC 0) collected from Input[3][0]
2745    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:75 0, 0->3 VC 0) collected from Input[0][0]
2746    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:75 1, 0->3 VC 0)
2746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:75 0, 0->3 VC 0)
2746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:75 0, 0->3 VC 0)
2746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:75 0, 0->3 VC 0)
2746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:75 0, 0->3 VC 0)
2747    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:75 1, 0->3 VC 0) collected from Input[0][0]
2748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:75 1, 0->3 VC 0)
2748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:75 1, 0->3 VC 0)
2749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:75 1, 0->3 VC 0) dataAvailable = 0
2749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #75 in attack.
2751    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:76 0, 3->0 VC 0) collected from Input[4][0]
2752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:76 0, 3->0 VC 0)
2752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:76 0, 3->0 VC 0)
2752    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:76 0, 3->0 VC 0)
2753    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:76 0, 3->0 VC 0) collected from Input[1][0]
2753    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:76 1, 3->0 VC 0) collected from Input[4][0]
2754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:76 0, 3->0 VC 0)
2754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:76 0, 3->0 VC 0)
2754    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:76 0, 3->0 VC 0)
2754    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:76 1, 3->0 VC 0)
2755    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:76 0, 3->0 VC 0) collected from Input[2][0]
2755    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:76 1, 3->0 VC 0) collected from Input[1][0]
2756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:76 0, 3->0 VC 0)
2756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:76 0, 3->0 VC 0)
2756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:76 0, 3->0 VC 0)
2756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:76 0, 3->0 VC 0)
2756    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:76 1, 3->0 VC 0)
2757    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:76 1, 3->0 VC 0) collected from Input[2][0]
2758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:76 1, 3->0 VC 0)
2758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:76 1, 3->0 VC 0)
2759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:76 1, 3->0 VC 0) dataAvailable = 0
2759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #76 in attack.
2761    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:77 0, 0->3 VC 0) collected from Input[4][0]
2762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:77 0, 0->3 VC 0)
2762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:77 0, 0->3 VC 0)
2762    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:77 0, 0->3 VC 0)
2763    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:77 1, 0->3 VC 0) collected from Input[4][0]
2763    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:77 0, 0->3 VC 0) collected from Input[3][0]
2764    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:77 1, 0->3 VC 0)
2764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:77 0, 0->3 VC 0)
2764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:77 0, 0->3 VC 0)
2764    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:77 0, 0->3 VC 0)
2765    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:77 1, 0->3 VC 0) collected from Input[3][0]
2765    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:77 0, 0->3 VC 0) collected from Input[0][0]
2766    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:77 1, 0->3 VC 0)
2766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:77 0, 0->3 VC 0)
2766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:77 0, 0->3 VC 0)
2766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:77 0, 0->3 VC 0)
2766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:77 0, 0->3 VC 0)
2767    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:77 1, 0->3 VC 0) collected from Input[0][0]
2768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:77 1, 0->3 VC 0)
2768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:77 1, 0->3 VC 0)
2769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:77 1, 0->3 VC 0) dataAvailable = 0
2769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #77 in attack.
2771    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:78 0, 3->0 VC 0) collected from Input[4][0]
2772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:78 0, 3->0 VC 0)
2772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:78 0, 3->0 VC 0)
2772    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:78 0, 3->0 VC 0)
2773    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:78 0, 3->0 VC 0) collected from Input[1][0]
2773    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:78 1, 3->0 VC 0) collected from Input[4][0]
2774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:78 0, 3->0 VC 0)
2774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:78 0, 3->0 VC 0)
2774    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:78 0, 3->0 VC 0)
2774    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:78 1, 3->0 VC 0)
2775    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:78 0, 3->0 VC 0) collected from Input[2][0]
2775    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:78 1, 3->0 VC 0) collected from Input[1][0]
2776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:78 0, 3->0 VC 0)
2776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:78 0, 3->0 VC 0)
2776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:78 0, 3->0 VC 0)
2776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:78 0, 3->0 VC 0)
2776    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:78 1, 3->0 VC 0)
2777    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:78 1, 3->0 VC 0) collected from Input[2][0]
2778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:78 1, 3->0 VC 0)
2778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:78 1, 3->0 VC 0)
2779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:78 1, 3->0 VC 0) dataAvailable = 0
2779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #78 in attack.
2781    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:79 0, 0->3 VC 0) collected from Input[4][0]
2782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:79 0, 0->3 VC 0)
2782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:79 0, 0->3 VC 0)
2782    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:79 0, 0->3 VC 0)
2783    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:79 1, 0->3 VC 0) collected from Input[4][0]
2783    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:79 0, 0->3 VC 0) collected from Input[3][0]
2784    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:79 1, 0->3 VC 0)
2784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:79 0, 0->3 VC 0)
2784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:79 0, 0->3 VC 0)
2784    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:79 0, 0->3 VC 0)
2785    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:79 1, 0->3 VC 0) collected from Input[3][0]
2785    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:79 0, 0->3 VC 0) collected from Input[0][0]
2786    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:79 1, 0->3 VC 0)
2786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:79 0, 0->3 VC 0)
2786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:79 0, 0->3 VC 0)
2786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:79 0, 0->3 VC 0)
2786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:79 0, 0->3 VC 0)
2787    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:79 1, 0->3 VC 0) collected from Input[0][0]
2788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:79 1, 0->3 VC 0)
2788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:79 1, 0->3 VC 0)
2789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:79 1, 0->3 VC 0) dataAvailable = 0
2789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #79 in attack.
2791    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:80 0, 3->0 VC 0) collected from Input[4][0]
2792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:80 0, 3->0 VC 0)
2792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:80 0, 3->0 VC 0)
2792    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:80 0, 3->0 VC 0)
2793    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:80 0, 3->0 VC 0) collected from Input[1][0]
2793    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:80 1, 3->0 VC 0) collected from Input[4][0]
2794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:80 0, 3->0 VC 0)
2794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:80 0, 3->0 VC 0)
2794    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:80 0, 3->0 VC 0)
2794    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:80 1, 3->0 VC 0)
2795    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:80 0, 3->0 VC 0) collected from Input[2][0]
2795    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:80 1, 3->0 VC 0) collected from Input[1][0]
2796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:80 0, 3->0 VC 0)
2796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:80 0, 3->0 VC 0)
2796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:80 0, 3->0 VC 0)
2796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:80 0, 3->0 VC 0)
2796    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:80 1, 3->0 VC 0)
2797    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:80 1, 3->0 VC 0) collected from Input[2][0]
2798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:80 1, 3->0 VC 0)
2798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:80 1, 3->0 VC 0)
2799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:80 1, 3->0 VC 0) dataAvailable = 0
2799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #80 in attack.
2801    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:81 0, 0->3 VC 0) collected from Input[4][0]
2802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:81 0, 0->3 VC 0)
2802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:81 0, 0->3 VC 0)
2802    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:81 0, 0->3 VC 0)
2803    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:81 1, 0->3 VC 0) collected from Input[4][0]
2803    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:81 0, 0->3 VC 0) collected from Input[3][0]
2804    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:81 1, 0->3 VC 0)
2804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:81 0, 0->3 VC 0)
2804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:81 0, 0->3 VC 0)
2804    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:81 0, 0->3 VC 0)
2805    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:81 1, 0->3 VC 0) collected from Input[3][0]
2805    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:81 0, 0->3 VC 0) collected from Input[0][0]
2806    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:81 1, 0->3 VC 0)
2806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:81 0, 0->3 VC 0)
2806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:81 0, 0->3 VC 0)
2806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:81 0, 0->3 VC 0)
2806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:81 0, 0->3 VC 0)
2807    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:81 1, 0->3 VC 0) collected from Input[0][0]
2808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:81 1, 0->3 VC 0)
2808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:81 1, 0->3 VC 0)
2809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:81 1, 0->3 VC 0) dataAvailable = 0
2809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #81 in attack.
2811    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:82 0, 3->0 VC 0) collected from Input[4][0]
2812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:82 0, 3->0 VC 0)
2812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:82 0, 3->0 VC 0)
2812    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:82 0, 3->0 VC 0)
2813    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:82 0, 3->0 VC 0) collected from Input[1][0]
2813    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:82 1, 3->0 VC 0) collected from Input[4][0]
2814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:82 0, 3->0 VC 0)
2814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:82 0, 3->0 VC 0)
2814    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:82 0, 3->0 VC 0)
2814    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:82 1, 3->0 VC 0)
2815    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:82 0, 3->0 VC 0) collected from Input[2][0]
2815    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:82 1, 3->0 VC 0) collected from Input[1][0]
2816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:82 0, 3->0 VC 0)
2816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:82 0, 3->0 VC 0)
2816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:82 0, 3->0 VC 0)
2816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:82 0, 3->0 VC 0)
2816    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:82 1, 3->0 VC 0)
2817    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:82 1, 3->0 VC 0) collected from Input[2][0]
2818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:82 1, 3->0 VC 0)
2818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:82 1, 3->0 VC 0)
2819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:82 1, 3->0 VC 0) dataAvailable = 0
2819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #82 in attack.
2821    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:83 0, 0->3 VC 0) collected from Input[4][0]
2822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:83 0, 0->3 VC 0)
2822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:83 0, 0->3 VC 0)
2822    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:83 0, 0->3 VC 0)
2823    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:83 1, 0->3 VC 0) collected from Input[4][0]
2823    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:83 0, 0->3 VC 0) collected from Input[3][0]
2824    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:83 1, 0->3 VC 0)
2824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:83 0, 0->3 VC 0)
2824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:83 0, 0->3 VC 0)
2824    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:83 0, 0->3 VC 0)
2825    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:83 1, 0->3 VC 0) collected from Input[3][0]
2825    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:83 0, 0->3 VC 0) collected from Input[0][0]
2826    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:83 1, 0->3 VC 0)
2826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:83 0, 0->3 VC 0)
2826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:83 0, 0->3 VC 0)
2826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:83 0, 0->3 VC 0)
2826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:83 0, 0->3 VC 0)
2827    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:83 1, 0->3 VC 0) collected from Input[0][0]
2828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:83 1, 0->3 VC 0)
2828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:83 1, 0->3 VC 0)
2829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:83 1, 0->3 VC 0) dataAvailable = 0
2829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #83 in attack.
2831    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:84 0, 3->0 VC 0) collected from Input[4][0]
2832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:84 0, 3->0 VC 0)
2832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:84 0, 3->0 VC 0)
2832    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:84 0, 3->0 VC 0)
2833    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:84 0, 3->0 VC 0) collected from Input[1][0]
2833    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:84 1, 3->0 VC 0) collected from Input[4][0]
2834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:84 0, 3->0 VC 0)
2834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:84 0, 3->0 VC 0)
2834    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:84 0, 3->0 VC 0)
2834    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:84 1, 3->0 VC 0)
2835    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:84 0, 3->0 VC 0) collected from Input[2][0]
2835    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:84 1, 3->0 VC 0) collected from Input[1][0]
2836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:84 0, 3->0 VC 0)
2836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:84 0, 3->0 VC 0)
2836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:84 0, 3->0 VC 0)
2836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:84 0, 3->0 VC 0)
2836    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:84 1, 3->0 VC 0)
2837    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:84 1, 3->0 VC 0) collected from Input[2][0]
2838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:84 1, 3->0 VC 0)
2838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:84 1, 3->0 VC 0)
2839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:84 1, 3->0 VC 0) dataAvailable = 0
2839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #84 in attack.
2841    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:85 0, 0->3 VC 0) collected from Input[4][0]
2842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:85 0, 0->3 VC 0)
2842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:85 0, 0->3 VC 0)
2842    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:85 0, 0->3 VC 0)
2843    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:85 1, 0->3 VC 0) collected from Input[4][0]
2843    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:85 0, 0->3 VC 0) collected from Input[3][0]
2844    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:85 1, 0->3 VC 0)
2844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:85 0, 0->3 VC 0)
2844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:85 0, 0->3 VC 0)
2844    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:85 0, 0->3 VC 0)
2845    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:85 1, 0->3 VC 0) collected from Input[3][0]
2845    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:85 0, 0->3 VC 0) collected from Input[0][0]
2846    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:85 1, 0->3 VC 0)
2846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:85 0, 0->3 VC 0)
2846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:85 0, 0->3 VC 0)
2846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:85 0, 0->3 VC 0)
2846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:85 0, 0->3 VC 0)
2847    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:85 1, 0->3 VC 0) collected from Input[0][0]
2848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:85 1, 0->3 VC 0)
2848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:85 1, 0->3 VC 0)
2849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:85 1, 0->3 VC 0) dataAvailable = 0
2849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #85 in attack.
2851    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:86 0, 3->0 VC 0) collected from Input[4][0]
2852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:86 0, 3->0 VC 0)
2852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:86 0, 3->0 VC 0)
2852    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:86 0, 3->0 VC 0)
2853    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:86 0, 3->0 VC 0) collected from Input[1][0]
2853    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:86 1, 3->0 VC 0) collected from Input[4][0]
2854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:86 0, 3->0 VC 0)
2854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:86 0, 3->0 VC 0)
2854    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:86 0, 3->0 VC 0)
2854    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:86 1, 3->0 VC 0)
2855    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:86 0, 3->0 VC 0) collected from Input[2][0]
2855    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:86 1, 3->0 VC 0) collected from Input[1][0]
2856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:86 0, 3->0 VC 0)
2856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:86 0, 3->0 VC 0)
2856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:86 0, 3->0 VC 0)
2856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:86 0, 3->0 VC 0)
2856    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:86 1, 3->0 VC 0)
2857    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:86 1, 3->0 VC 0) collected from Input[2][0]
2858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:86 1, 3->0 VC 0)
2858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:86 1, 3->0 VC 0)
2859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:86 1, 3->0 VC 0) dataAvailable = 0
2859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #86 in attack.
2861    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:87 0, 0->3 VC 0) collected from Input[4][0]
2862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:87 0, 0->3 VC 0)
2862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:87 0, 0->3 VC 0)
2862    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:87 0, 0->3 VC 0)
2863    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:87 1, 0->3 VC 0) collected from Input[4][0]
2863    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:87 0, 0->3 VC 0) collected from Input[3][0]
2864    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:87 1, 0->3 VC 0)
2864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:87 0, 0->3 VC 0)
2864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:87 0, 0->3 VC 0)
2864    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:87 0, 0->3 VC 0)
2865    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:87 1, 0->3 VC 0) collected from Input[3][0]
2865    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:87 0, 0->3 VC 0) collected from Input[0][0]
2866    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:87 1, 0->3 VC 0)
2866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:87 0, 0->3 VC 0)
2866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:87 0, 0->3 VC 0)
2866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:87 0, 0->3 VC 0)
2866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:87 0, 0->3 VC 0)
2867    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:87 1, 0->3 VC 0) collected from Input[0][0]
2868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:87 1, 0->3 VC 0)
2868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:87 1, 0->3 VC 0)
2869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:87 1, 0->3 VC 0) dataAvailable = 0
2869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #87 in attack.
2871    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:88 0, 3->0 VC 0) collected from Input[4][0]
2872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:88 0, 3->0 VC 0)
2872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:88 0, 3->0 VC 0)
2872    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:88 0, 3->0 VC 0)
2873    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:88 0, 3->0 VC 0) collected from Input[1][0]
2873    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:88 1, 3->0 VC 0) collected from Input[4][0]
2874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:88 0, 3->0 VC 0)
2874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:88 0, 3->0 VC 0)
2874    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:88 0, 3->0 VC 0)
2874    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:88 1, 3->0 VC 0)
2875    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:88 0, 3->0 VC 0) collected from Input[2][0]
2875    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:88 1, 3->0 VC 0) collected from Input[1][0]
2876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:88 0, 3->0 VC 0)
2876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:88 0, 3->0 VC 0)
2876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:88 0, 3->0 VC 0)
2876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:88 0, 3->0 VC 0)
2876    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:88 1, 3->0 VC 0)
2877    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:88 1, 3->0 VC 0) collected from Input[2][0]
2878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:88 1, 3->0 VC 0)
2878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:88 1, 3->0 VC 0)
2879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:88 1, 3->0 VC 0) dataAvailable = 0
2879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #88 in attack.
2881    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:89 0, 0->3 VC 0) collected from Input[4][0]
2882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:89 0, 0->3 VC 0)
2882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:89 0, 0->3 VC 0)
2882    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:89 0, 0->3 VC 0)
2883    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:89 1, 0->3 VC 0) collected from Input[4][0]
2883    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:89 0, 0->3 VC 0) collected from Input[3][0]
2884    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:89 1, 0->3 VC 0)
2884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:89 0, 0->3 VC 0)
2884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:89 0, 0->3 VC 0)
2884    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:89 0, 0->3 VC 0)
2885    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:89 1, 0->3 VC 0) collected from Input[3][0]
2885    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:89 0, 0->3 VC 0) collected from Input[0][0]
2886    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:89 1, 0->3 VC 0)
2886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:89 0, 0->3 VC 0)
2886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:89 0, 0->3 VC 0)
2886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:89 0, 0->3 VC 0)
2886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:89 0, 0->3 VC 0)
2887    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:89 1, 0->3 VC 0) collected from Input[0][0]
2888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:89 1, 0->3 VC 0)
2888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:89 1, 0->3 VC 0)
2889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:89 1, 0->3 VC 0) dataAvailable = 0
2889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #89 in attack.
2891    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:90 0, 3->0 VC 0) collected from Input[4][0]
2892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:90 0, 3->0 VC 0)
2892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:90 0, 3->0 VC 0)
2892    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:90 0, 3->0 VC 0)
2893    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:90 0, 3->0 VC 0) collected from Input[1][0]
2893    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:90 1, 3->0 VC 0) collected from Input[4][0]
2894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:90 0, 3->0 VC 0)
2894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:90 0, 3->0 VC 0)
2894    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:90 0, 3->0 VC 0)
2894    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:90 1, 3->0 VC 0)
2895    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:90 0, 3->0 VC 0) collected from Input[2][0]
2895    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:90 1, 3->0 VC 0) collected from Input[1][0]
2896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:90 0, 3->0 VC 0)
2896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:90 0, 3->0 VC 0)
2896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:90 0, 3->0 VC 0)
2896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:90 0, 3->0 VC 0)
2896    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:90 1, 3->0 VC 0)
2897    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:90 1, 3->0 VC 0) collected from Input[2][0]
2898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:90 1, 3->0 VC 0)
2898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:90 1, 3->0 VC 0)
2899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:90 1, 3->0 VC 0) dataAvailable = 0
2899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #90 in attack.
2901    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:91 0, 0->3 VC 0) collected from Input[4][0]
2902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:91 0, 0->3 VC 0)
2902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:91 0, 0->3 VC 0)
2902    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:91 0, 0->3 VC 0)
2903    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:91 1, 0->3 VC 0) collected from Input[4][0]
2903    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:91 0, 0->3 VC 0) collected from Input[3][0]
2904    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:91 1, 0->3 VC 0)
2904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:91 0, 0->3 VC 0)
2904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:91 0, 0->3 VC 0)
2904    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:91 0, 0->3 VC 0)
2905    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:91 1, 0->3 VC 0) collected from Input[3][0]
2905    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:91 0, 0->3 VC 0) collected from Input[0][0]
2906    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:91 1, 0->3 VC 0)
2906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:91 0, 0->3 VC 0)
2906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:91 0, 0->3 VC 0)
2906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:91 0, 0->3 VC 0)
2906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:91 0, 0->3 VC 0)
2907    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:91 1, 0->3 VC 0) collected from Input[0][0]
2908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:91 1, 0->3 VC 0)
2908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:91 1, 0->3 VC 0)
2909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:91 1, 0->3 VC 0) dataAvailable = 0
2909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #91 in attack.
2911    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:92 0, 3->0 VC 0) collected from Input[4][0]
2912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:92 0, 3->0 VC 0)
2912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:92 0, 3->0 VC 0)
2912    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:92 0, 3->0 VC 0)
2913    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:92 0, 3->0 VC 0) collected from Input[1][0]
2913    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:92 1, 3->0 VC 0) collected from Input[4][0]
2914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:92 0, 3->0 VC 0)
2914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:92 0, 3->0 VC 0)
2914    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:92 0, 3->0 VC 0)
2914    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:92 1, 3->0 VC 0)
2915    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:92 0, 3->0 VC 0) collected from Input[2][0]
2915    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:92 1, 3->0 VC 0) collected from Input[1][0]
2916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:92 0, 3->0 VC 0)
2916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:92 0, 3->0 VC 0)
2916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:92 0, 3->0 VC 0)
2916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:92 0, 3->0 VC 0)
2916    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:92 1, 3->0 VC 0)
2917    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:92 1, 3->0 VC 0) collected from Input[2][0]
2918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:92 1, 3->0 VC 0)
2918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:92 1, 3->0 VC 0)
2919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:92 1, 3->0 VC 0) dataAvailable = 0
2919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #92 in attack.
2921    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:93 0, 0->3 VC 0) collected from Input[4][0]
2922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:93 0, 0->3 VC 0)
2922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:93 0, 0->3 VC 0)
2922    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:93 0, 0->3 VC 0)
2923    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:93 1, 0->3 VC 0) collected from Input[4][0]
2923    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:93 0, 0->3 VC 0) collected from Input[3][0]
2924    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:93 1, 0->3 VC 0)
2924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:93 0, 0->3 VC 0)
2924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:93 0, 0->3 VC 0)
2924    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:93 0, 0->3 VC 0)
2925    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:93 1, 0->3 VC 0) collected from Input[3][0]
2925    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:93 0, 0->3 VC 0) collected from Input[0][0]
2926    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:93 1, 0->3 VC 0)
2926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:93 0, 0->3 VC 0)
2926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:93 0, 0->3 VC 0)
2926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:93 0, 0->3 VC 0)
2926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:93 0, 0->3 VC 0)
2927    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:93 1, 0->3 VC 0) collected from Input[0][0]
2928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:93 1, 0->3 VC 0)
2928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:93 1, 0->3 VC 0)
2929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:93 1, 0->3 VC 0) dataAvailable = 0
2929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #93 in attack.
2931    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:94 0, 3->0 VC 0) collected from Input[4][0]
2932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:94 0, 3->0 VC 0)
2932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:94 0, 3->0 VC 0)
2932    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:94 0, 3->0 VC 0)
2933    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:94 0, 3->0 VC 0) collected from Input[1][0]
2933    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:94 1, 3->0 VC 0) collected from Input[4][0]
2934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:94 0, 3->0 VC 0)
2934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:94 0, 3->0 VC 0)
2934    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:94 0, 3->0 VC 0)
2934    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:94 1, 3->0 VC 0)
2935    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:94 0, 3->0 VC 0) collected from Input[2][0]
2935    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:94 1, 3->0 VC 0) collected from Input[1][0]
2936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:94 0, 3->0 VC 0)
2936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:94 0, 3->0 VC 0)
2936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:94 0, 3->0 VC 0)
2936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:94 0, 3->0 VC 0)
2936    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:94 1, 3->0 VC 0)
2937    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:94 1, 3->0 VC 0) collected from Input[2][0]
2938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:94 1, 3->0 VC 0)
2938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:94 1, 3->0 VC 0)
2939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:94 1, 3->0 VC 0) dataAvailable = 0
2939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #94 in attack.
2941    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:95 0, 0->3 VC 0) collected from Input[4][0]
2942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:95 0, 0->3 VC 0)
2942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:95 0, 0->3 VC 0)
2942    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:95 0, 0->3 VC 0)
2943    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:95 1, 0->3 VC 0) collected from Input[4][0]
2943    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:95 0, 0->3 VC 0) collected from Input[3][0]
2944    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:95 1, 0->3 VC 0)
2944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:95 0, 0->3 VC 0)
2944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:95 0, 0->3 VC 0)
2944    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:95 0, 0->3 VC 0)
2945    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:95 1, 0->3 VC 0) collected from Input[3][0]
2945    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:95 0, 0->3 VC 0) collected from Input[0][0]
2946    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:95 1, 0->3 VC 0)
2946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:95 0, 0->3 VC 0)
2946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:95 0, 0->3 VC 0)
2946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:95 0, 0->3 VC 0)
2946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:95 0, 0->3 VC 0)
2947    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:95 1, 0->3 VC 0) collected from Input[0][0]
2948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:95 1, 0->3 VC 0)
2948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:95 1, 0->3 VC 0)
2949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:95 1, 0->3 VC 0) dataAvailable = 0
2949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #95 in attack.
2951    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:96 0, 3->0 VC 0) collected from Input[4][0]
2952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:96 0, 3->0 VC 0)
2952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:96 0, 3->0 VC 0)
2952    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:96 0, 3->0 VC 0)
2953    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:96 0, 3->0 VC 0) collected from Input[1][0]
2953    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:96 1, 3->0 VC 0) collected from Input[4][0]
2954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:96 0, 3->0 VC 0)
2954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:96 0, 3->0 VC 0)
2954    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:96 0, 3->0 VC 0)
2954    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:96 1, 3->0 VC 0)
2955    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:96 0, 3->0 VC 0) collected from Input[2][0]
2955    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:96 1, 3->0 VC 0) collected from Input[1][0]
2956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:96 0, 3->0 VC 0)
2956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:96 0, 3->0 VC 0)
2956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:96 0, 3->0 VC 0)
2956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:96 0, 3->0 VC 0)
2956    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:96 1, 3->0 VC 0)
2957    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:96 1, 3->0 VC 0) collected from Input[2][0]
2958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:96 1, 3->0 VC 0)
2958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:96 1, 3->0 VC 0)
2959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:96 1, 3->0 VC 0) dataAvailable = 0
2959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #96 in attack.
2961    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:97 0, 0->3 VC 0) collected from Input[4][0]
2962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:97 0, 0->3 VC 0)
2962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:97 0, 0->3 VC 0)
2962    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:97 0, 0->3 VC 0)
2963    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:97 1, 0->3 VC 0) collected from Input[4][0]
2963    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:97 0, 0->3 VC 0) collected from Input[3][0]
2964    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:97 1, 0->3 VC 0)
2964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:97 0, 0->3 VC 0)
2964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:97 0, 0->3 VC 0)
2964    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:97 0, 0->3 VC 0)
2965    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:97 1, 0->3 VC 0) collected from Input[3][0]
2965    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:97 0, 0->3 VC 0) collected from Input[0][0]
2966    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:97 1, 0->3 VC 0)
2966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:97 0, 0->3 VC 0)
2966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:97 0, 0->3 VC 0)
2966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:97 0, 0->3 VC 0)
2966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:97 0, 0->3 VC 0)
2967    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:97 1, 0->3 VC 0) collected from Input[0][0]
2968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:97 1, 0->3 VC 0)
2968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:97 1, 0->3 VC 0)
2969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:97 1, 0->3 VC 0) dataAvailable = 0
2969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #97 in attack.
2971    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:98 0, 3->0 VC 0) collected from Input[4][0]
2972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:98 0, 3->0 VC 0)
2972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:98 0, 3->0 VC 0)
2972    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:98 0, 3->0 VC 0)
2973    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:98 0, 3->0 VC 0) collected from Input[1][0]
2973    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:98 1, 3->0 VC 0) collected from Input[4][0]
2974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:98 0, 3->0 VC 0)
2974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:98 0, 3->0 VC 0)
2974    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:98 0, 3->0 VC 0)
2974    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:98 1, 3->0 VC 0)
2975    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:98 0, 3->0 VC 0) collected from Input[2][0]
2975    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:98 1, 3->0 VC 0) collected from Input[1][0]
2976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:98 0, 3->0 VC 0)
2976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:98 0, 3->0 VC 0)
2976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:98 0, 3->0 VC 0)
2976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:98 0, 3->0 VC 0)
2976    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:98 1, 3->0 VC 0)
2977    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:98 1, 3->0 VC 0) collected from Input[2][0]
2978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:98 1, 3->0 VC 0)
2978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:98 1, 3->0 VC 0)
2979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:98 1, 3->0 VC 0) dataAvailable = 0
2979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #98 in attack.
2981    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:99 0, 0->3 VC 0) collected from Input[4][0]
2982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:99 0, 0->3 VC 0)
2982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:99 0, 0->3 VC 0)
2982    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:99 0, 0->3 VC 0)
2983    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:99 1, 0->3 VC 0) collected from Input[4][0]
2983    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:99 0, 0->3 VC 0) collected from Input[3][0]
2984    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:99 1, 0->3 VC 0)
2984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:99 0, 0->3 VC 0)
2984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:99 0, 0->3 VC 0)
2984    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:99 0, 0->3 VC 0)
2985    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:99 1, 0->3 VC 0) collected from Input[3][0]
2985    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:99 0, 0->3 VC 0) collected from Input[0][0]
2986    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:99 1, 0->3 VC 0)
2986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:99 0, 0->3 VC 0)
2986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:99 0, 0->3 VC 0)
2986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:99 0, 0->3 VC 0)
2986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:99 0, 0->3 VC 0)
2987    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:99 1, 0->3 VC 0) collected from Input[0][0]
2988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:99 1, 0->3 VC 0)
2988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:99 1, 0->3 VC 0)
2989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:99 1, 0->3 VC 0) dataAvailable = 0
2989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
2989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
2989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #99 in attack.
2991    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:100 0, 3->0 VC 0) collected from Input[4][0]
2992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:100 0, 3->0 VC 0)
2992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:100 0, 3->0 VC 0)
2992    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:100 0, 3->0 VC 0)
2993    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:100 0, 3->0 VC 0) collected from Input[1][0]
2993    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:100 1, 3->0 VC 0) collected from Input[4][0]
2994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:100 0, 3->0 VC 0)
2994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:100 0, 3->0 VC 0)
2994    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:100 0, 3->0 VC 0)
2994    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:100 1, 3->0 VC 0)
2995    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:100 0, 3->0 VC 0) collected from Input[2][0]
2995    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:100 1, 3->0 VC 0) collected from Input[1][0]
2996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:100 0, 3->0 VC 0)
2996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:100 0, 3->0 VC 0)
2996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:100 0, 3->0 VC 0)
2996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:100 0, 3->0 VC 0)
2996    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:100 1, 3->0 VC 0)
2997    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:100 1, 3->0 VC 0) collected from Input[2][0]
2998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:100 1, 3->0 VC 0)
2998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:100 1, 3->0 VC 0)
2999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:100 1, 3->0 VC 0) dataAvailable = 0
2999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
2999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
2999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #100 in attack.
3001    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:101 0, 0->3 VC 0) collected from Input[4][0]
3002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:101 0, 0->3 VC 0)
3002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:101 0, 0->3 VC 0)
3002    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:101 0, 0->3 VC 0)
3003    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:101 1, 0->3 VC 0) collected from Input[4][0]
3003    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:101 0, 0->3 VC 0) collected from Input[3][0]
3004    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:101 1, 0->3 VC 0)
3004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:101 0, 0->3 VC 0)
3004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:101 0, 0->3 VC 0)
3004    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:101 0, 0->3 VC 0)
3005    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:101 1, 0->3 VC 0) collected from Input[3][0]
3005    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:101 0, 0->3 VC 0) collected from Input[0][0]
3006    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:101 1, 0->3 VC 0)
3006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:101 0, 0->3 VC 0)
3006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:101 0, 0->3 VC 0)
3006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:101 0, 0->3 VC 0)
3006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:101 0, 0->3 VC 0)
3007    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:101 1, 0->3 VC 0) collected from Input[0][0]
3008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:101 1, 0->3 VC 0)
3008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:101 1, 0->3 VC 0)
3009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:101 1, 0->3 VC 0) dataAvailable = 0
3009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #101 in attack.
3011    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:102 0, 3->0 VC 0) collected from Input[4][0]
3012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:102 0, 3->0 VC 0)
3012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:102 0, 3->0 VC 0)
3012    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:102 0, 3->0 VC 0)
3013    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:102 0, 3->0 VC 0) collected from Input[1][0]
3013    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:102 1, 3->0 VC 0) collected from Input[4][0]
3014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:102 0, 3->0 VC 0)
3014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:102 0, 3->0 VC 0)
3014    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:102 0, 3->0 VC 0)
3014    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:102 1, 3->0 VC 0)
3015    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:102 0, 3->0 VC 0) collected from Input[2][0]
3015    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:102 1, 3->0 VC 0) collected from Input[1][0]
3016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:102 0, 3->0 VC 0)
3016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:102 0, 3->0 VC 0)
3016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:102 0, 3->0 VC 0)
3016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:102 0, 3->0 VC 0)
3016    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:102 1, 3->0 VC 0)
3017    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:102 1, 3->0 VC 0) collected from Input[2][0]
3018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:102 1, 3->0 VC 0)
3018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:102 1, 3->0 VC 0)
3019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:102 1, 3->0 VC 0) dataAvailable = 0
3019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #102 in attack.
3021    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:103 0, 0->3 VC 0) collected from Input[4][0]
3022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:103 0, 0->3 VC 0)
3022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:103 0, 0->3 VC 0)
3022    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:103 0, 0->3 VC 0)
3023    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:103 1, 0->3 VC 0) collected from Input[4][0]
3023    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:103 0, 0->3 VC 0) collected from Input[3][0]
3024    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:103 1, 0->3 VC 0)
3024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:103 0, 0->3 VC 0)
3024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:103 0, 0->3 VC 0)
3024    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:103 0, 0->3 VC 0)
3025    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:103 1, 0->3 VC 0) collected from Input[3][0]
3025    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:103 0, 0->3 VC 0) collected from Input[0][0]
3026    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:103 1, 0->3 VC 0)
3026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:103 0, 0->3 VC 0)
3026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:103 0, 0->3 VC 0)
3026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:103 0, 0->3 VC 0)
3026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:103 0, 0->3 VC 0)
3027    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:103 1, 0->3 VC 0) collected from Input[0][0]
3028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:103 1, 0->3 VC 0)
3028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:103 1, 0->3 VC 0)
3029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:103 1, 0->3 VC 0) dataAvailable = 0
3029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #103 in attack.
3031    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:104 0, 3->0 VC 0) collected from Input[4][0]
3032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:104 0, 3->0 VC 0)
3032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:104 0, 3->0 VC 0)
3032    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:104 0, 3->0 VC 0)
3033    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:104 0, 3->0 VC 0) collected from Input[1][0]
3033    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:104 1, 3->0 VC 0) collected from Input[4][0]
3034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:104 0, 3->0 VC 0)
3034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:104 0, 3->0 VC 0)
3034    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:104 0, 3->0 VC 0)
3034    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:104 1, 3->0 VC 0)
3035    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:104 0, 3->0 VC 0) collected from Input[2][0]
3035    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:104 1, 3->0 VC 0) collected from Input[1][0]
3036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:104 0, 3->0 VC 0)
3036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:104 0, 3->0 VC 0)
3036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:104 0, 3->0 VC 0)
3036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:104 0, 3->0 VC 0)
3036    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:104 1, 3->0 VC 0)
3037    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:104 1, 3->0 VC 0) collected from Input[2][0]
3038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:104 1, 3->0 VC 0)
3038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:104 1, 3->0 VC 0)
3039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:104 1, 3->0 VC 0) dataAvailable = 0
3039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #104 in attack.
3041    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:105 0, 0->3 VC 0) collected from Input[4][0]
3042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:105 0, 0->3 VC 0)
3042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:105 0, 0->3 VC 0)
3042    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:105 0, 0->3 VC 0)
3043    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:105 1, 0->3 VC 0) collected from Input[4][0]
3043    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:105 0, 0->3 VC 0) collected from Input[3][0]
3044    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:105 1, 0->3 VC 0)
3044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:105 0, 0->3 VC 0)
3044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:105 0, 0->3 VC 0)
3044    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:105 0, 0->3 VC 0)
3045    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:105 1, 0->3 VC 0) collected from Input[3][0]
3045    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:105 0, 0->3 VC 0) collected from Input[0][0]
3046    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:105 1, 0->3 VC 0)
3046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:105 0, 0->3 VC 0)
3046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:105 0, 0->3 VC 0)
3046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:105 0, 0->3 VC 0)
3046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:105 0, 0->3 VC 0)
3047    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:105 1, 0->3 VC 0) collected from Input[0][0]
3048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:105 1, 0->3 VC 0)
3048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:105 1, 0->3 VC 0)
3049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:105 1, 0->3 VC 0) dataAvailable = 0
3049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #105 in attack.
3051    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:106 0, 3->0 VC 0) collected from Input[4][0]
3052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:106 0, 3->0 VC 0)
3052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:106 0, 3->0 VC 0)
3052    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:106 0, 3->0 VC 0)
3053    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:106 0, 3->0 VC 0) collected from Input[1][0]
3053    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:106 1, 3->0 VC 0) collected from Input[4][0]
3054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:106 0, 3->0 VC 0)
3054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:106 0, 3->0 VC 0)
3054    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:106 0, 3->0 VC 0)
3054    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:106 1, 3->0 VC 0)
3055    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:106 0, 3->0 VC 0) collected from Input[2][0]
3055    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:106 1, 3->0 VC 0) collected from Input[1][0]
3056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:106 0, 3->0 VC 0)
3056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:106 0, 3->0 VC 0)
3056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:106 0, 3->0 VC 0)
3056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:106 0, 3->0 VC 0)
3056    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:106 1, 3->0 VC 0)
3057    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:106 1, 3->0 VC 0) collected from Input[2][0]
3058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:106 1, 3->0 VC 0)
3058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:106 1, 3->0 VC 0)
3059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:106 1, 3->0 VC 0) dataAvailable = 0
3059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #106 in attack.
3061    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:107 0, 0->3 VC 0) collected from Input[4][0]
3062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:107 0, 0->3 VC 0)
3062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:107 0, 0->3 VC 0)
3062    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:107 0, 0->3 VC 0)
3063    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:107 1, 0->3 VC 0) collected from Input[4][0]
3063    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:107 0, 0->3 VC 0) collected from Input[3][0]
3064    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:107 1, 0->3 VC 0)
3064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:107 0, 0->3 VC 0)
3064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:107 0, 0->3 VC 0)
3064    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:107 0, 0->3 VC 0)
3065    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:107 1, 0->3 VC 0) collected from Input[3][0]
3065    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:107 0, 0->3 VC 0) collected from Input[0][0]
3066    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:107 1, 0->3 VC 0)
3066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:107 0, 0->3 VC 0)
3066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:107 0, 0->3 VC 0)
3066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:107 0, 0->3 VC 0)
3066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:107 0, 0->3 VC 0)
3067    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:107 1, 0->3 VC 0) collected from Input[0][0]
3068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:107 1, 0->3 VC 0)
3068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:107 1, 0->3 VC 0)
3069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:107 1, 0->3 VC 0) dataAvailable = 0
3069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #107 in attack.
3071    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:108 0, 3->0 VC 0) collected from Input[4][0]
3072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:108 0, 3->0 VC 0)
3072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:108 0, 3->0 VC 0)
3072    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:108 0, 3->0 VC 0)
3073    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:108 0, 3->0 VC 0) collected from Input[1][0]
3073    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:108 1, 3->0 VC 0) collected from Input[4][0]
3074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:108 0, 3->0 VC 0)
3074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:108 0, 3->0 VC 0)
3074    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:108 0, 3->0 VC 0)
3074    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:108 1, 3->0 VC 0)
3075    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:108 0, 3->0 VC 0) collected from Input[2][0]
3075    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:108 1, 3->0 VC 0) collected from Input[1][0]
3076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:108 0, 3->0 VC 0)
3076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:108 0, 3->0 VC 0)
3076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:108 0, 3->0 VC 0)
3076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:108 0, 3->0 VC 0)
3076    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:108 1, 3->0 VC 0)
3077    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:108 1, 3->0 VC 0) collected from Input[2][0]
3078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:108 1, 3->0 VC 0)
3078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:108 1, 3->0 VC 0)
3079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:108 1, 3->0 VC 0) dataAvailable = 0
3079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #108 in attack.
3081    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:109 0, 0->3 VC 0) collected from Input[4][0]
3082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:109 0, 0->3 VC 0)
3082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:109 0, 0->3 VC 0)
3082    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:109 0, 0->3 VC 0)
3083    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:109 1, 0->3 VC 0) collected from Input[4][0]
3083    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:109 0, 0->3 VC 0) collected from Input[3][0]
3084    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:109 1, 0->3 VC 0)
3084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:109 0, 0->3 VC 0)
3084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:109 0, 0->3 VC 0)
3084    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:109 0, 0->3 VC 0)
3085    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:109 1, 0->3 VC 0) collected from Input[3][0]
3085    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:109 0, 0->3 VC 0) collected from Input[0][0]
3086    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:109 1, 0->3 VC 0)
3086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:109 0, 0->3 VC 0)
3086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:109 0, 0->3 VC 0)
3086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:109 0, 0->3 VC 0)
3086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:109 0, 0->3 VC 0)
3087    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:109 1, 0->3 VC 0) collected from Input[0][0]
3088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:109 1, 0->3 VC 0)
3088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:109 1, 0->3 VC 0)
3089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:109 1, 0->3 VC 0) dataAvailable = 0
3089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #109 in attack.
3091    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:110 0, 3->0 VC 0) collected from Input[4][0]
3092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:110 0, 3->0 VC 0)
3092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:110 0, 3->0 VC 0)
3092    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:110 0, 3->0 VC 0)
3093    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:110 0, 3->0 VC 0) collected from Input[1][0]
3093    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:110 1, 3->0 VC 0) collected from Input[4][0]
3094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:110 0, 3->0 VC 0)
3094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:110 0, 3->0 VC 0)
3094    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:110 0, 3->0 VC 0)
3094    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:110 1, 3->0 VC 0)
3095    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:110 0, 3->0 VC 0) collected from Input[2][0]
3095    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:110 1, 3->0 VC 0) collected from Input[1][0]
3096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:110 0, 3->0 VC 0)
3096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:110 0, 3->0 VC 0)
3096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:110 0, 3->0 VC 0)
3096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:110 0, 3->0 VC 0)
3096    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:110 1, 3->0 VC 0)
3097    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:110 1, 3->0 VC 0) collected from Input[2][0]
3098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:110 1, 3->0 VC 0)
3098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:110 1, 3->0 VC 0)
3099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:110 1, 3->0 VC 0) dataAvailable = 0
3099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #110 in attack.
3101    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:111 0, 0->3 VC 0) collected from Input[4][0]
3101    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:111 0, 0->3 VC 0)
3102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:111 0, 0->3 VC 0)
3102    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:111 0, 0->3 VC 0)
3102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3102    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:111 1, 0->3 VC 0) collected from Input[4][0]
3103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:111 0, 0->3 VC 0) collected from Input[3][0]
3103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:111 1, 0->3 VC 0)
3104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:111 0, 0->3 VC 0)
3104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:111 0, 0->3 VC 0)
3104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:111 0, 0->3 VC 0)
3104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3105    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:111 1, 0->3 VC 0) collected from Input[3][0]
3105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3105    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3105    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:111 0, 0->3 VC 0) collected from Input[0][0]
3106    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:111 1, 0->3 VC 0)
3106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3106    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:111 0, 0->3 VC 0)
3106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:111 0, 0->3 VC 0)
3106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:111 0, 0->3 VC 0)
3106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:111 0, 0->3 VC 0)
3107    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3107    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3107    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3107    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3107    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:111 1, 0->3 VC 0) collected from Input[0][0]
3108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3108    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3108    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3108    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:111 1, 0->3 VC 0)
3108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:111 1, 0->3 VC 0)
3108    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3109    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3109    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3109    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3109    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3109    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3109    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:111 1, 0->3 VC 0) dataAvailable = 0
3109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #111 in attack.
3110    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3110    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3110    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3110    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3110    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3111    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3111    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3111    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3111    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3111    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3111    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:112 0, 3->0 VC 0) collected from Input[4][0]
3112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3112    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3112    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3112    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3112    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:112 0, 3->0 VC 0)
3112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:112 0, 3->0 VC 0)
3112    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:112 0, 3->0 VC 0)
3112    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3113    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3113    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3113    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:112 0, 3->0 VC 0) collected from Input[1][0]
3113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3113    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3113    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3113    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:112 1, 3->0 VC 0) collected from Input[4][0]
3114    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3114    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3114    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3114    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:112 0, 3->0 VC 0)
3114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:112 0, 3->0 VC 0)
3114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:112 0, 3->0 VC 0)
3114    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3114    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:112 1, 3->0 VC 0)
3114    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:112 0, 3->0 VC 0) collected from Input[2][0]
3115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3115    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3115    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:112 1, 3->0 VC 0) collected from Input[1][0]
3115    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:112 0, 3->0 VC 0)
3116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:112 0, 3->0 VC 0)
3116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:112 0, 3->0 VC 0)
3116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:112 0, 3->0 VC 0)
3116    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3116    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:112 1, 3->0 VC 0)
3116    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3116    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:112 1, 3->0 VC 0) collected from Input[2][0]
3117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3117    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3117    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3117    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3117    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3117    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:112 1, 3->0 VC 0)
3118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:112 1, 3->0 VC 0)
3118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3118    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3118    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3118    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3118    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3118    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3119    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:112 1, 3->0 VC 0) dataAvailable = 0
3119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #112 in attack.
3119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3119    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3119    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3119    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3119    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3120    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3120    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3120    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3120    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3120    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:113 0, 0->3 VC 0) collected from Input[4][0]
3121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3121    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3121    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3121    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3121    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3121    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:113 0, 0->3 VC 0)
3122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:113 0, 0->3 VC 0)
3122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:113 0, 0->3 VC 0)
3122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3122    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3122    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3122    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3122    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3122    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:113 1, 0->3 VC 0) collected from Input[4][0]
3123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:113 0, 0->3 VC 0) collected from Input[3][0]
3123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3123    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3123    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3123    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:113 1, 0->3 VC 0)
3124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:113 0, 0->3 VC 0)
3124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:113 0, 0->3 VC 0)
3124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:113 0, 0->3 VC 0)
3124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3124    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3124    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3124    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3125    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:113 1, 0->3 VC 0) collected from Input[3][0]
3125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3125    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3125    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3125    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3125    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3125    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:113 0, 0->3 VC 0) collected from Input[0][0]
3126    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:113 1, 0->3 VC 0)
3126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3126    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3126    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3126    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:113 0, 0->3 VC 0)
3126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:113 0, 0->3 VC 0)
3126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:113 0, 0->3 VC 0)
3126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:113 0, 0->3 VC 0)
3126    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3127    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3127    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3127    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3127    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3127    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3127    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:113 1, 0->3 VC 0) collected from Input[0][0]
3128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3128    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3128    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3128    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3128    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:113 1, 0->3 VC 0)
3128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:113 1, 0->3 VC 0)
3128    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3129    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3129    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3129    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3129    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3129    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3129    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:113 1, 0->3 VC 0) dataAvailable = 0
3129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #113 in attack.
3130    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3130    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3130    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3130    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3130    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3130    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3131    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3131    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3131    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3131    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3131    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3131    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:114 0, 3->0 VC 0) collected from Input[4][0]
3132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3132    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3132    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3132    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3132    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:114 0, 3->0 VC 0)
3132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:114 0, 3->0 VC 0)
3132    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:114 0, 3->0 VC 0)
3132    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3133    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3133    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3133    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:114 0, 3->0 VC 0) collected from Input[1][0]
3133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3133    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3133    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3133    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:114 1, 3->0 VC 0) collected from Input[4][0]
3134    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3134    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3134    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3134    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:114 0, 3->0 VC 0)
3134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:114 0, 3->0 VC 0)
3134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:114 0, 3->0 VC 0)
3134    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3134    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:114 1, 3->0 VC 0)
3134    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:114 0, 3->0 VC 0) collected from Input[2][0]
3135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3135    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3135    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:114 1, 3->0 VC 0) collected from Input[1][0]
3135    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:114 0, 3->0 VC 0)
3136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:114 0, 3->0 VC 0)
3136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:114 0, 3->0 VC 0)
3136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:114 0, 3->0 VC 0)
3136    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3136    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:114 1, 3->0 VC 0)
3136    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3136    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:114 1, 3->0 VC 0) collected from Input[2][0]
3137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3137    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3137    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3137    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3137    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3137    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:114 1, 3->0 VC 0)
3138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:114 1, 3->0 VC 0)
3138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3138    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3138    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3138    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3138    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3138    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3139    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:114 1, 3->0 VC 0) dataAvailable = 0
3139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #114 in attack.
3139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3139    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3139    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3139    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3139    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3140    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3140    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3140    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3140    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3140    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:115 0, 0->3 VC 0) collected from Input[4][0]
3141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3141    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
3141    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3141    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3141    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3141    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:115 0, 0->3 VC 0)
3142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:115 0, 0->3 VC 0)
3142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:115 0, 0->3 VC 0)
3142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
3142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
3142    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
3142    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3142    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3142    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3142    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
3143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:115 1, 0->3 VC 0) collected from Input[4][0]
3143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:115 0, 0->3 VC 0) collected from Input[3][0]
3143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
3143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3143    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3143    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3143    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
3144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
3144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
3144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:115 1, 0->3 VC 0)
3144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:115 0, 0->3 VC 0)
3144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:115 0, 0->3 VC 0)
3144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:115 0, 0->3 VC 0)
3144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
3144    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3144    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3144    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3145    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
3145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3145    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:115 1, 0->3 VC 0) collected from Input[3][0]
3145    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3145    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
3145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3145    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3145    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3145    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:115 0, 0->3 VC 0) collected from Input[0][0]
3146    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
3146    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:115 1, 0->3 VC 0)
3146    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3146    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
3146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
3146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
3146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
3146    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
3146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:115 0, 0->3 VC 0)
3146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:115 0, 0->3 VC 0)
3146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:115 0, 0->3 VC 0)
3146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:115 0, 0->3 VC 0)
3146    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
3147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
3147    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
3147    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
3147    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3147    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:115 1, 0->3 VC 0) collected from Input[0][0]
3148    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
3148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
3148    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
3148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:115 1, 0->3 VC 0)
3148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:115 1, 0->3 VC 0)
3148    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
3149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3149    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
3149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
3149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
3149    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
3149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
3149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
3149    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
3149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:115 1, 0->3 VC 0) dataAvailable = 0
3149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #115 in attack.
3150    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
3150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3150    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3150    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
3151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
3151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
3151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
3151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
3151    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
3151    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:116 0, 3->0 VC 0) collected from Input[4][0]
3152    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
3152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:116 0, 3->0 VC 0)
3152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:116 0, 3->0 VC 0)
3152    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:116 0, 3->0 VC 0)
3153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
3153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
3153    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:116 0, 3->0 VC 0) collected from Input[1][0]
3153    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:116 1, 3->0 VC 0) collected from Input[4][0]
3154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
3154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
3154    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
3154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:116 0, 3->0 VC 0)
3154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:116 0, 3->0 VC 0)
3154    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:116 0, 3->0 VC 0)
3154    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:116 1, 3->0 VC 0)
3155    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:116 0, 3->0 VC 0) collected from Input[2][0]
3155    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:116 1, 3->0 VC 0) collected from Input[1][0]
3156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:116 0, 3->0 VC 0)
3156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:116 0, 3->0 VC 0)
3156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:116 0, 3->0 VC 0)
3156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:116 0, 3->0 VC 0)
3156    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:116 1, 3->0 VC 0)
3157    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:116 1, 3->0 VC 0) collected from Input[2][0]
3158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:116 1, 3->0 VC 0)
3158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:116 1, 3->0 VC 0)
3159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:116 1, 3->0 VC 0) dataAvailable = 0
3159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #116 in attack.
3161    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:117 0, 0->3 VC 0) collected from Input[4][0]
3162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:117 0, 0->3 VC 0)
3162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:117 0, 0->3 VC 0)
3162    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:117 0, 0->3 VC 0)
3163    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:117 1, 0->3 VC 0) collected from Input[4][0]
3163    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:117 0, 0->3 VC 0) collected from Input[3][0]
3164    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:117 1, 0->3 VC 0)
3164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:117 0, 0->3 VC 0)
3164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:117 0, 0->3 VC 0)
3164    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:117 0, 0->3 VC 0)
3165    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:117 1, 0->3 VC 0) collected from Input[3][0]
3165    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:117 0, 0->3 VC 0) collected from Input[0][0]
3166    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:117 1, 0->3 VC 0)
3166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:117 0, 0->3 VC 0)
3166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:117 0, 0->3 VC 0)
3166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:117 0, 0->3 VC 0)
3166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:117 0, 0->3 VC 0)
3167    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:117 1, 0->3 VC 0) collected from Input[0][0]
3168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:117 1, 0->3 VC 0)
3168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:117 1, 0->3 VC 0)
3169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:117 1, 0->3 VC 0) dataAvailable = 0
3169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #117 in attack.
3171    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:118 0, 3->0 VC 0) collected from Input[4][0]
3172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:118 0, 3->0 VC 0)
3172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:118 0, 3->0 VC 0)
3172    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:118 0, 3->0 VC 0)
3173    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:118 0, 3->0 VC 0) collected from Input[1][0]
3173    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:118 1, 3->0 VC 0) collected from Input[4][0]
3174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:118 0, 3->0 VC 0)
3174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:118 0, 3->0 VC 0)
3174    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:118 0, 3->0 VC 0)
3174    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:118 1, 3->0 VC 0)
3175    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:118 0, 3->0 VC 0) collected from Input[2][0]
3175    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:118 1, 3->0 VC 0) collected from Input[1][0]
3176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:118 0, 3->0 VC 0)
3176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:118 0, 3->0 VC 0)
3176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:118 0, 3->0 VC 0)
3176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:118 0, 3->0 VC 0)
3176    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:118 1, 3->0 VC 0)
3177    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:118 1, 3->0 VC 0) collected from Input[2][0]
3178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:118 1, 3->0 VC 0)
3178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:118 1, 3->0 VC 0)
3179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:118 1, 3->0 VC 0) dataAvailable = 0
3179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #118 in attack.
3181    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:119 0, 0->3 VC 0) collected from Input[4][0]
3182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:119 0, 0->3 VC 0)
3182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:119 0, 0->3 VC 0)
3182    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:119 0, 0->3 VC 0)
3183    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:119 1, 0->3 VC 0) collected from Input[4][0]
3183    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:119 0, 0->3 VC 0) collected from Input[3][0]
3184    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:119 1, 0->3 VC 0)
3184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:119 0, 0->3 VC 0)
3184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:119 0, 0->3 VC 0)
3184    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:119 0, 0->3 VC 0)
3185    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:119 1, 0->3 VC 0) collected from Input[3][0]
3185    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:119 0, 0->3 VC 0) collected from Input[0][0]
3186    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:119 1, 0->3 VC 0)
3186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:119 0, 0->3 VC 0)
3186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:119 0, 0->3 VC 0)
3186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:119 0, 0->3 VC 0)
3186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:119 0, 0->3 VC 0)
3187    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:119 1, 0->3 VC 0) collected from Input[0][0]
3188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:119 1, 0->3 VC 0)
3188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:119 1, 0->3 VC 0)
3189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:119 1, 0->3 VC 0) dataAvailable = 0
3189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #119 in attack.
3191    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:120 0, 3->0 VC 0) collected from Input[4][0]
3192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:120 0, 3->0 VC 0)
3192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:120 0, 3->0 VC 0)
3192    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:120 0, 3->0 VC 0)
3193    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:120 0, 3->0 VC 0) collected from Input[1][0]
3193    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:120 1, 3->0 VC 0) collected from Input[4][0]
3194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:120 0, 3->0 VC 0)
3194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:120 0, 3->0 VC 0)
3194    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:120 0, 3->0 VC 0)
3194    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:120 1, 3->0 VC 0)
3195    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:120 0, 3->0 VC 0) collected from Input[2][0]
3195    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:120 1, 3->0 VC 0) collected from Input[1][0]
3196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:120 0, 3->0 VC 0)
3196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:120 0, 3->0 VC 0)
3196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:120 0, 3->0 VC 0)
3196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:120 0, 3->0 VC 0)
3196    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:120 1, 3->0 VC 0)
3197    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:120 1, 3->0 VC 0) collected from Input[2][0]
3198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:120 1, 3->0 VC 0)
3198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:120 1, 3->0 VC 0)
3199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:120 1, 3->0 VC 0) dataAvailable = 0
3199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #120 in attack.
3201    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:121 0, 0->3 VC 0) collected from Input[4][0]
3202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:121 0, 0->3 VC 0)
3202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:121 0, 0->3 VC 0)
3202    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:121 0, 0->3 VC 0)
3203    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:121 1, 0->3 VC 0) collected from Input[4][0]
3203    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:121 0, 0->3 VC 0) collected from Input[3][0]
3204    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:121 1, 0->3 VC 0)
3204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:121 0, 0->3 VC 0)
3204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:121 0, 0->3 VC 0)
3204    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:121 0, 0->3 VC 0)
3205    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:121 1, 0->3 VC 0) collected from Input[3][0]
3205    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:121 0, 0->3 VC 0) collected from Input[0][0]
3206    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:121 1, 0->3 VC 0)
3206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:121 0, 0->3 VC 0)
3206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:121 0, 0->3 VC 0)
3206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:121 0, 0->3 VC 0)
3206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:121 0, 0->3 VC 0)
3207    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:121 1, 0->3 VC 0) collected from Input[0][0]
3208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:121 1, 0->3 VC 0)
3208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:121 1, 0->3 VC 0)
3209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:121 1, 0->3 VC 0) dataAvailable = 0
3209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #121 in attack.
3211    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:122 0, 3->0 VC 0) collected from Input[4][0]
3212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:122 0, 3->0 VC 0)
3212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:122 0, 3->0 VC 0)
3212    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:122 0, 3->0 VC 0)
3213    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:122 0, 3->0 VC 0) collected from Input[1][0]
3213    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:122 1, 3->0 VC 0) collected from Input[4][0]
3214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:122 0, 3->0 VC 0)
3214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:122 0, 3->0 VC 0)
3214    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:122 0, 3->0 VC 0)
3214    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:122 1, 3->0 VC 0)
3215    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:122 0, 3->0 VC 0) collected from Input[2][0]
3215    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:122 1, 3->0 VC 0) collected from Input[1][0]
3216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:122 0, 3->0 VC 0)
3216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:122 0, 3->0 VC 0)
3216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:122 0, 3->0 VC 0)
3216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:122 0, 3->0 VC 0)
3216    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:122 1, 3->0 VC 0)
3217    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:122 1, 3->0 VC 0) collected from Input[2][0]
3218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:122 1, 3->0 VC 0)
3218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:122 1, 3->0 VC 0)
3219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:122 1, 3->0 VC 0) dataAvailable = 0
3219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #122 in attack.
3221    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:123 0, 0->3 VC 0) collected from Input[4][0]
3222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:123 0, 0->3 VC 0)
3222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:123 0, 0->3 VC 0)
3222    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:123 0, 0->3 VC 0)
3223    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:123 1, 0->3 VC 0) collected from Input[4][0]
3223    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:123 0, 0->3 VC 0) collected from Input[3][0]
3224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:123 1, 0->3 VC 0)
3224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:123 0, 0->3 VC 0)
3224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:123 0, 0->3 VC 0)
3224    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:123 0, 0->3 VC 0)
3225    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:123 1, 0->3 VC 0) collected from Input[3][0]
3225    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:123 0, 0->3 VC 0) collected from Input[0][0]
3226    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:123 1, 0->3 VC 0)
3226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:123 0, 0->3 VC 0)
3226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:123 0, 0->3 VC 0)
3226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:123 0, 0->3 VC 0)
3226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:123 0, 0->3 VC 0)
3227    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:123 1, 0->3 VC 0) collected from Input[0][0]
3228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:123 1, 0->3 VC 0)
3228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:123 1, 0->3 VC 0)
3229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:123 1, 0->3 VC 0) dataAvailable = 0
3229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #123 in attack.
3231    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:124 0, 3->0 VC 0) collected from Input[4][0]
3232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:124 0, 3->0 VC 0)
3232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:124 0, 3->0 VC 0)
3232    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:124 0, 3->0 VC 0)
3233    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:124 0, 3->0 VC 0) collected from Input[1][0]
3233    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:124 1, 3->0 VC 0) collected from Input[4][0]
3234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:124 0, 3->0 VC 0)
3234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:124 0, 3->0 VC 0)
3234    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:124 0, 3->0 VC 0)
3234    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:124 1, 3->0 VC 0)
3235    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:124 0, 3->0 VC 0) collected from Input[2][0]
3235    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:124 1, 3->0 VC 0) collected from Input[1][0]
3236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:124 0, 3->0 VC 0)
3236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:124 0, 3->0 VC 0)
3236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:124 0, 3->0 VC 0)
3236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:124 0, 3->0 VC 0)
3236    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:124 1, 3->0 VC 0)
3237    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:124 1, 3->0 VC 0) collected from Input[2][0]
3238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:124 1, 3->0 VC 0)
3238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:124 1, 3->0 VC 0)
3239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:124 1, 3->0 VC 0) dataAvailable = 0
3239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #124 in attack.
3241    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:125 0, 0->3 VC 0) collected from Input[4][0]
3242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:125 0, 0->3 VC 0)
3242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:125 0, 0->3 VC 0)
3242    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:125 0, 0->3 VC 0)
3243    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:125 1, 0->3 VC 0) collected from Input[4][0]
3243    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:125 0, 0->3 VC 0) collected from Input[3][0]
3244    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:125 1, 0->3 VC 0)
3244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:125 0, 0->3 VC 0)
3244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:125 0, 0->3 VC 0)
3244    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:125 0, 0->3 VC 0)
3245    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:125 1, 0->3 VC 0) collected from Input[3][0]
3245    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:125 0, 0->3 VC 0) collected from Input[0][0]
3246    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:125 1, 0->3 VC 0)
3246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:125 0, 0->3 VC 0)
3246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:125 0, 0->3 VC 0)
3246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:125 0, 0->3 VC 0)
3246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:125 0, 0->3 VC 0)
3247    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:125 1, 0->3 VC 0) collected from Input[0][0]
3248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:125 1, 0->3 VC 0)
3248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:125 1, 0->3 VC 0)
3249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:125 1, 0->3 VC 0) dataAvailable = 0
3249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #125 in attack.
3251    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:126 0, 3->0 VC 0) collected from Input[4][0]
3252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:126 0, 3->0 VC 0)
3252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:126 0, 3->0 VC 0)
3252    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:126 0, 3->0 VC 0)
3253    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:126 0, 3->0 VC 0) collected from Input[1][0]
3253    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:126 1, 3->0 VC 0) collected from Input[4][0]
3254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:126 0, 3->0 VC 0)
3254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:126 0, 3->0 VC 0)
3254    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:126 0, 3->0 VC 0)
3254    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:126 1, 3->0 VC 0)
3255    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:126 0, 3->0 VC 0) collected from Input[2][0]
3255    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:126 1, 3->0 VC 0) collected from Input[1][0]
3256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:126 0, 3->0 VC 0)
3256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:126 0, 3->0 VC 0)
3256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:126 0, 3->0 VC 0)
3256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:126 0, 3->0 VC 0)
3256    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:126 1, 3->0 VC 0)
3257    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:126 1, 3->0 VC 0) collected from Input[2][0]
3258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:126 1, 3->0 VC 0)
3258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:126 1, 3->0 VC 0)
3259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:126 1, 3->0 VC 0) dataAvailable = 0
3259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #126 in attack.
3261    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:127 0, 0->3 VC 0) collected from Input[4][0]
3262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:127 0, 0->3 VC 0)
3262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:127 0, 0->3 VC 0)
3262    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:127 0, 0->3 VC 0)
3263    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:127 1, 0->3 VC 0) collected from Input[4][0]
3263    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:127 0, 0->3 VC 0) collected from Input[3][0]
3264    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:127 1, 0->3 VC 0)
3264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:127 0, 0->3 VC 0)
3264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:127 0, 0->3 VC 0)
3264    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:127 0, 0->3 VC 0)
3265    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:127 1, 0->3 VC 0) collected from Input[3][0]
3265    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:127 0, 0->3 VC 0) collected from Input[0][0]
3266    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:127 1, 0->3 VC 0)
3266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:127 0, 0->3 VC 0)
3266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:127 0, 0->3 VC 0)
3266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:127 0, 0->3 VC 0)
3266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:127 0, 0->3 VC 0)
3267    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:127 1, 0->3 VC 0) collected from Input[0][0]
3268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:127 1, 0->3 VC 0)
3268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:127 1, 0->3 VC 0)
3269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:127 1, 0->3 VC 0) dataAvailable = 0
3269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #127 in attack.
3271    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:128 0, 3->0 VC 0) collected from Input[4][0]
3272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:128 0, 3->0 VC 0)
3272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:128 0, 3->0 VC 0)
3272    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:128 0, 3->0 VC 0)
3273    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:128 0, 3->0 VC 0) collected from Input[1][0]
3273    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:128 1, 3->0 VC 0) collected from Input[4][0]
3274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:128 0, 3->0 VC 0)
3274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:128 0, 3->0 VC 0)
3274    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:128 0, 3->0 VC 0)
3274    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:128 1, 3->0 VC 0)
3275    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:128 0, 3->0 VC 0) collected from Input[2][0]
3275    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:128 1, 3->0 VC 0) collected from Input[1][0]
3276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:128 0, 3->0 VC 0)
3276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:128 0, 3->0 VC 0)
3276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:128 0, 3->0 VC 0)
3276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:128 0, 3->0 VC 0)
3276    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:128 1, 3->0 VC 0)
3277    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:128 1, 3->0 VC 0) collected from Input[2][0]
3278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:128 1, 3->0 VC 0)
3278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:128 1, 3->0 VC 0)
3279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:128 1, 3->0 VC 0) dataAvailable = 0
3279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #128 in attack.
3281    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:129 0, 0->3 VC 0) collected from Input[4][0]
3282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:129 0, 0->3 VC 0)
3282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:129 0, 0->3 VC 0)
3282    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:129 0, 0->3 VC 0)
3283    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:129 1, 0->3 VC 0) collected from Input[4][0]
3283    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:129 0, 0->3 VC 0) collected from Input[3][0]
3284    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:129 1, 0->3 VC 0)
3284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:129 0, 0->3 VC 0)
3284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:129 0, 0->3 VC 0)
3284    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:129 0, 0->3 VC 0)
3285    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:129 1, 0->3 VC 0) collected from Input[3][0]
3285    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:129 0, 0->3 VC 0) collected from Input[0][0]
3286    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:129 1, 0->3 VC 0)
3286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:129 0, 0->3 VC 0)
3286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:129 0, 0->3 VC 0)
3286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:129 0, 0->3 VC 0)
3286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:129 0, 0->3 VC 0)
3287    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:129 1, 0->3 VC 0) collected from Input[0][0]
3288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:129 1, 0->3 VC 0)
3288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:129 1, 0->3 VC 0)
3289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:129 1, 0->3 VC 0) dataAvailable = 0
3289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #129 in attack.
3291    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:130 0, 3->0 VC 0) collected from Input[4][0]
3292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:130 0, 3->0 VC 0)
3292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:130 0, 3->0 VC 0)
3292    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:130 0, 3->0 VC 0)
3293    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:130 0, 3->0 VC 0) collected from Input[1][0]
3293    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:130 1, 3->0 VC 0) collected from Input[4][0]
3294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:130 0, 3->0 VC 0)
3294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:130 0, 3->0 VC 0)
3294    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:130 0, 3->0 VC 0)
3294    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:130 1, 3->0 VC 0)
3295    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:130 0, 3->0 VC 0) collected from Input[2][0]
3295    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:130 1, 3->0 VC 0) collected from Input[1][0]
3296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:130 0, 3->0 VC 0)
3296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:130 0, 3->0 VC 0)
3296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:130 0, 3->0 VC 0)
3296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:130 0, 3->0 VC 0)
3296    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:130 1, 3->0 VC 0)
3297    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:130 1, 3->0 VC 0) collected from Input[2][0]
3298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:130 1, 3->0 VC 0)
3298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:130 1, 3->0 VC 0)
3299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:130 1, 3->0 VC 0) dataAvailable = 0
3299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #130 in attack.
3301    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:131 0, 0->3 VC 0) collected from Input[4][0]
3302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:131 0, 0->3 VC 0)
3302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:131 0, 0->3 VC 0)
3302    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:131 0, 0->3 VC 0)
3303    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:131 1, 0->3 VC 0) collected from Input[4][0]
3303    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:131 0, 0->3 VC 0) collected from Input[3][0]
3304    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:131 1, 0->3 VC 0)
3304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:131 0, 0->3 VC 0)
3304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:131 0, 0->3 VC 0)
3304    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:131 0, 0->3 VC 0)
3305    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:131 1, 0->3 VC 0) collected from Input[3][0]
3305    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:131 0, 0->3 VC 0) collected from Input[0][0]
3306    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:131 1, 0->3 VC 0)
3306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:131 0, 0->3 VC 0)
3306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:131 0, 0->3 VC 0)
3306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:131 0, 0->3 VC 0)
3306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:131 0, 0->3 VC 0)
3307    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:131 1, 0->3 VC 0) collected from Input[0][0]
3308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:131 1, 0->3 VC 0)
3308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:131 1, 0->3 VC 0)
3309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:131 1, 0->3 VC 0) dataAvailable = 0
3309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #131 in attack.
3311    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:132 0, 3->0 VC 0) collected from Input[4][0]
3312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:132 0, 3->0 VC 0)
3312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:132 0, 3->0 VC 0)
3312    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:132 0, 3->0 VC 0)
3313    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:132 0, 3->0 VC 0) collected from Input[1][0]
3313    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:132 1, 3->0 VC 0) collected from Input[4][0]
3314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:132 0, 3->0 VC 0)
3314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:132 0, 3->0 VC 0)
3314    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:132 0, 3->0 VC 0)
3314    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:132 1, 3->0 VC 0)
3315    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:132 0, 3->0 VC 0) collected from Input[2][0]
3315    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:132 1, 3->0 VC 0) collected from Input[1][0]
3316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:132 0, 3->0 VC 0)
3316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:132 0, 3->0 VC 0)
3316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:132 0, 3->0 VC 0)
3316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:132 0, 3->0 VC 0)
3316    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:132 1, 3->0 VC 0)
3317    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:132 1, 3->0 VC 0) collected from Input[2][0]
3318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:132 1, 3->0 VC 0)
3318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:132 1, 3->0 VC 0)
3319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:132 1, 3->0 VC 0) dataAvailable = 0
3319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #132 in attack.
3321    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:133 0, 0->3 VC 0) collected from Input[4][0]
3322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:133 0, 0->3 VC 0)
3322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:133 0, 0->3 VC 0)
3322    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:133 0, 0->3 VC 0)
3323    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:133 1, 0->3 VC 0) collected from Input[4][0]
3323    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:133 0, 0->3 VC 0) collected from Input[3][0]
3324    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:133 1, 0->3 VC 0)
3324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:133 0, 0->3 VC 0)
3324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:133 0, 0->3 VC 0)
3324    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:133 0, 0->3 VC 0)
3325    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:133 1, 0->3 VC 0) collected from Input[3][0]
3325    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:133 0, 0->3 VC 0) collected from Input[0][0]
3326    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:133 1, 0->3 VC 0)
3326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:133 0, 0->3 VC 0)
3326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:133 0, 0->3 VC 0)
3326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:133 0, 0->3 VC 0)
3326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:133 0, 0->3 VC 0)
3327    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:133 1, 0->3 VC 0) collected from Input[0][0]
3328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:133 1, 0->3 VC 0)
3328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:133 1, 0->3 VC 0)
3329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:133 1, 0->3 VC 0) dataAvailable = 0
3329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #133 in attack.
3331    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:134 0, 3->0 VC 0) collected from Input[4][0]
3332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:134 0, 3->0 VC 0)
3332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:134 0, 3->0 VC 0)
3332    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:134 0, 3->0 VC 0)
3333    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:134 0, 3->0 VC 0) collected from Input[1][0]
3333    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:134 1, 3->0 VC 0) collected from Input[4][0]
3334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:134 0, 3->0 VC 0)
3334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:134 0, 3->0 VC 0)
3334    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:134 0, 3->0 VC 0)
3334    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:134 1, 3->0 VC 0)
3335    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:134 0, 3->0 VC 0) collected from Input[2][0]
3335    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:134 1, 3->0 VC 0) collected from Input[1][0]
3336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:134 0, 3->0 VC 0)
3336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:134 0, 3->0 VC 0)
3336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:134 0, 3->0 VC 0)
3336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:134 0, 3->0 VC 0)
3336    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:134 1, 3->0 VC 0)
3337    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:134 1, 3->0 VC 0) collected from Input[2][0]
3338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:134 1, 3->0 VC 0)
3338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:134 1, 3->0 VC 0)
3339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:134 1, 3->0 VC 0) dataAvailable = 0
3339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #134 in attack.
3341    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:135 0, 0->3 VC 0) collected from Input[4][0]
3342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:135 0, 0->3 VC 0)
3342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:135 0, 0->3 VC 0)
3342    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:135 0, 0->3 VC 0)
3343    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:135 1, 0->3 VC 0) collected from Input[4][0]
3343    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:135 0, 0->3 VC 0) collected from Input[3][0]
3344    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:135 1, 0->3 VC 0)
3344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:135 0, 0->3 VC 0)
3344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:135 0, 0->3 VC 0)
3344    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:135 0, 0->3 VC 0)
3345    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:135 1, 0->3 VC 0) collected from Input[3][0]
3345    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:135 0, 0->3 VC 0) collected from Input[0][0]
3346    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:135 1, 0->3 VC 0)
3346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:135 0, 0->3 VC 0)
3346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:135 0, 0->3 VC 0)
3346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:135 0, 0->3 VC 0)
3346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:135 0, 0->3 VC 0)
3347    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:135 1, 0->3 VC 0) collected from Input[0][0]
3348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:135 1, 0->3 VC 0)
3348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:135 1, 0->3 VC 0)
3349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:135 1, 0->3 VC 0) dataAvailable = 0
3349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #135 in attack.
3351    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:136 0, 3->0 VC 0) collected from Input[4][0]
3352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:136 0, 3->0 VC 0)
3352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:136 0, 3->0 VC 0)
3352    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:136 0, 3->0 VC 0)
3353    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:136 0, 3->0 VC 0) collected from Input[1][0]
3353    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:136 1, 3->0 VC 0) collected from Input[4][0]
3354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:136 0, 3->0 VC 0)
3354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:136 0, 3->0 VC 0)
3354    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:136 0, 3->0 VC 0)
3354    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:136 1, 3->0 VC 0)
3355    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:136 0, 3->0 VC 0) collected from Input[2][0]
3355    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:136 1, 3->0 VC 0) collected from Input[1][0]
3356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:136 0, 3->0 VC 0)
3356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:136 0, 3->0 VC 0)
3356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:136 0, 3->0 VC 0)
3356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:136 0, 3->0 VC 0)
3356    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:136 1, 3->0 VC 0)
3357    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:136 1, 3->0 VC 0) collected from Input[2][0]
3358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:136 1, 3->0 VC 0)
3358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:136 1, 3->0 VC 0)
3359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:136 1, 3->0 VC 0) dataAvailable = 0
3359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #136 in attack.
3361    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:137 0, 0->3 VC 0) collected from Input[4][0]
3362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:137 0, 0->3 VC 0)
3362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:137 0, 0->3 VC 0)
3362    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:137 0, 0->3 VC 0)
3363    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:137 1, 0->3 VC 0) collected from Input[4][0]
3363    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:137 0, 0->3 VC 0) collected from Input[3][0]
3364    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:137 1, 0->3 VC 0)
3364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:137 0, 0->3 VC 0)
3364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:137 0, 0->3 VC 0)
3364    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:137 0, 0->3 VC 0)
3365    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:137 1, 0->3 VC 0) collected from Input[3][0]
3365    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:137 0, 0->3 VC 0) collected from Input[0][0]
3366    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:137 1, 0->3 VC 0)
3366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:137 0, 0->3 VC 0)
3366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:137 0, 0->3 VC 0)
3366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:137 0, 0->3 VC 0)
3366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:137 0, 0->3 VC 0)
3367    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:137 1, 0->3 VC 0) collected from Input[0][0]
3368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:137 1, 0->3 VC 0)
3368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:137 1, 0->3 VC 0)
3369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:137 1, 0->3 VC 0) dataAvailable = 0
3369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #137 in attack.
3371    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:138 0, 3->0 VC 0) collected from Input[4][0]
3372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:138 0, 3->0 VC 0)
3372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:138 0, 3->0 VC 0)
3372    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:138 0, 3->0 VC 0)
3373    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:138 0, 3->0 VC 0) collected from Input[1][0]
3373    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:138 1, 3->0 VC 0) collected from Input[4][0]
3374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:138 0, 3->0 VC 0)
3374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:138 0, 3->0 VC 0)
3374    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:138 0, 3->0 VC 0)
3374    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:138 1, 3->0 VC 0)
3375    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:138 0, 3->0 VC 0) collected from Input[2][0]
3375    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:138 1, 3->0 VC 0) collected from Input[1][0]
3376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:138 0, 3->0 VC 0)
3376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:138 0, 3->0 VC 0)
3376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:138 0, 3->0 VC 0)
3376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:138 0, 3->0 VC 0)
3376    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:138 1, 3->0 VC 0)
3377    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:138 1, 3->0 VC 0) collected from Input[2][0]
3378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:138 1, 3->0 VC 0)
3378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:138 1, 3->0 VC 0)
3379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:138 1, 3->0 VC 0) dataAvailable = 0
3379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #138 in attack.
3381    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:139 0, 0->3 VC 0) collected from Input[4][0]
3382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:139 0, 0->3 VC 0)
3382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:139 0, 0->3 VC 0)
3382    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:139 0, 0->3 VC 0)
3383    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:139 1, 0->3 VC 0) collected from Input[4][0]
3383    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:139 0, 0->3 VC 0) collected from Input[3][0]
3384    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:139 1, 0->3 VC 0)
3384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:139 0, 0->3 VC 0)
3384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:139 0, 0->3 VC 0)
3384    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:139 0, 0->3 VC 0)
3385    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:139 1, 0->3 VC 0) collected from Input[3][0]
3385    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:139 0, 0->3 VC 0) collected from Input[0][0]
3386    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:139 1, 0->3 VC 0)
3386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:139 0, 0->3 VC 0)
3386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:139 0, 0->3 VC 0)
3386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:139 0, 0->3 VC 0)
3386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:139 0, 0->3 VC 0)
3387    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:139 1, 0->3 VC 0) collected from Input[0][0]
3388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:139 1, 0->3 VC 0)
3388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:139 1, 0->3 VC 0)
3389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:139 1, 0->3 VC 0) dataAvailable = 0
3389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #139 in attack.
3391    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:140 0, 3->0 VC 0) collected from Input[4][0]
3392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:140 0, 3->0 VC 0)
3392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:140 0, 3->0 VC 0)
3392    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:140 0, 3->0 VC 0)
3393    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:140 0, 3->0 VC 0) collected from Input[1][0]
3393    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:140 1, 3->0 VC 0) collected from Input[4][0]
3394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:140 0, 3->0 VC 0)
3394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:140 0, 3->0 VC 0)
3394    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:140 0, 3->0 VC 0)
3394    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:140 1, 3->0 VC 0)
3395    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:140 0, 3->0 VC 0) collected from Input[2][0]
3395    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:140 1, 3->0 VC 0) collected from Input[1][0]
3396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:140 0, 3->0 VC 0)
3396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:140 0, 3->0 VC 0)
3396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:140 0, 3->0 VC 0)
3396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:140 0, 3->0 VC 0)
3396    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:140 1, 3->0 VC 0)
3397    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:140 1, 3->0 VC 0) collected from Input[2][0]
3398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:140 1, 3->0 VC 0)
3398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:140 1, 3->0 VC 0)
3399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:140 1, 3->0 VC 0) dataAvailable = 0
3399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #140 in attack.
3401    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:141 0, 0->3 VC 0) collected from Input[4][0]
3402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:141 0, 0->3 VC 0)
3402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:141 0, 0->3 VC 0)
3402    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:141 0, 0->3 VC 0)
3403    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:141 1, 0->3 VC 0) collected from Input[4][0]
3403    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:141 0, 0->3 VC 0) collected from Input[3][0]
3404    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:141 1, 0->3 VC 0)
3404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:141 0, 0->3 VC 0)
3404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:141 0, 0->3 VC 0)
3404    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:141 0, 0->3 VC 0)
3405    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:141 1, 0->3 VC 0) collected from Input[3][0]
3405    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:141 0, 0->3 VC 0) collected from Input[0][0]
3406    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:141 1, 0->3 VC 0)
3406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:141 0, 0->3 VC 0)
3406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:141 0, 0->3 VC 0)
3406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:141 0, 0->3 VC 0)
3406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:141 0, 0->3 VC 0)
3407    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:141 1, 0->3 VC 0) collected from Input[0][0]
3408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:141 1, 0->3 VC 0)
3408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:141 1, 0->3 VC 0)
3409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:141 1, 0->3 VC 0) dataAvailable = 0
3409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #141 in attack.
3411    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:142 0, 3->0 VC 0) collected from Input[4][0]
3412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:142 0, 3->0 VC 0)
3412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:142 0, 3->0 VC 0)
3412    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:142 0, 3->0 VC 0)
3413    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:142 0, 3->0 VC 0) collected from Input[1][0]
3413    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:142 1, 3->0 VC 0) collected from Input[4][0]
3414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:142 0, 3->0 VC 0)
3414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:142 0, 3->0 VC 0)
3414    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:142 0, 3->0 VC 0)
3414    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:142 1, 3->0 VC 0)
3415    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:142 0, 3->0 VC 0) collected from Input[2][0]
3415    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:142 1, 3->0 VC 0) collected from Input[1][0]
3416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:142 0, 3->0 VC 0)
3416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:142 0, 3->0 VC 0)
3416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:142 0, 3->0 VC 0)
3416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:142 0, 3->0 VC 0)
3416    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:142 1, 3->0 VC 0)
3417    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:142 1, 3->0 VC 0) collected from Input[2][0]
3418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:142 1, 3->0 VC 0)
3418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:142 1, 3->0 VC 0)
3419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:142 1, 3->0 VC 0) dataAvailable = 0
3419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #142 in attack.
3421    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:143 0, 0->3 VC 0) collected from Input[4][0]
3422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:143 0, 0->3 VC 0)
3422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:143 0, 0->3 VC 0)
3422    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:143 0, 0->3 VC 0)
3423    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:143 1, 0->3 VC 0) collected from Input[4][0]
3423    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:143 0, 0->3 VC 0) collected from Input[3][0]
3424    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:143 1, 0->3 VC 0)
3424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:143 0, 0->3 VC 0)
3424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:143 0, 0->3 VC 0)
3424    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:143 0, 0->3 VC 0)
3425    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:143 1, 0->3 VC 0) collected from Input[3][0]
3425    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:143 0, 0->3 VC 0) collected from Input[0][0]
3426    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:143 1, 0->3 VC 0)
3426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:143 0, 0->3 VC 0)
3426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:143 0, 0->3 VC 0)
3426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:143 0, 0->3 VC 0)
3426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:143 0, 0->3 VC 0)
3427    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:143 1, 0->3 VC 0) collected from Input[0][0]
3428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:143 1, 0->3 VC 0)
3428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:143 1, 0->3 VC 0)
3429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:143 1, 0->3 VC 0) dataAvailable = 0
3429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #143 in attack.
3431    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:144 0, 3->0 VC 0) collected from Input[4][0]
3432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:144 0, 3->0 VC 0)
3432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:144 0, 3->0 VC 0)
3432    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:144 0, 3->0 VC 0)
3433    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:144 0, 3->0 VC 0) collected from Input[1][0]
3433    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:144 1, 3->0 VC 0) collected from Input[4][0]
3434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:144 0, 3->0 VC 0)
3434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:144 0, 3->0 VC 0)
3434    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:144 0, 3->0 VC 0)
3434    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:144 1, 3->0 VC 0)
3435    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:144 0, 3->0 VC 0) collected from Input[2][0]
3435    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:144 1, 3->0 VC 0) collected from Input[1][0]
3436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:144 0, 3->0 VC 0)
3436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:144 0, 3->0 VC 0)
3436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:144 0, 3->0 VC 0)
3436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:144 0, 3->0 VC 0)
3436    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:144 1, 3->0 VC 0)
3437    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:144 1, 3->0 VC 0) collected from Input[2][0]
3438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:144 1, 3->0 VC 0)
3438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:144 1, 3->0 VC 0)
3439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:144 1, 3->0 VC 0) dataAvailable = 0
3439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #144 in attack.
3441    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:145 0, 0->3 VC 0) collected from Input[4][0]
3442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:145 0, 0->3 VC 0)
3442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:145 0, 0->3 VC 0)
3442    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:145 0, 0->3 VC 0)
3443    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:145 1, 0->3 VC 0) collected from Input[4][0]
3443    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:145 0, 0->3 VC 0) collected from Input[3][0]
3444    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:145 1, 0->3 VC 0)
3444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:145 0, 0->3 VC 0)
3444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:145 0, 0->3 VC 0)
3444    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:145 0, 0->3 VC 0)
3445    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:145 1, 0->3 VC 0) collected from Input[3][0]
3445    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:145 0, 0->3 VC 0) collected from Input[0][0]
3446    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:145 1, 0->3 VC 0)
3446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:145 0, 0->3 VC 0)
3446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:145 0, 0->3 VC 0)
3446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:145 0, 0->3 VC 0)
3446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:145 0, 0->3 VC 0)
3447    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:145 1, 0->3 VC 0) collected from Input[0][0]
3448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:145 1, 0->3 VC 0)
3448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:145 1, 0->3 VC 0)
3449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:145 1, 0->3 VC 0) dataAvailable = 0
3449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #145 in attack.
3451    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:146 0, 3->0 VC 0) collected from Input[4][0]
3452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:146 0, 3->0 VC 0)
3452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:146 0, 3->0 VC 0)
3452    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:146 0, 3->0 VC 0)
3453    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:146 0, 3->0 VC 0) collected from Input[1][0]
3453    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:146 1, 3->0 VC 0) collected from Input[4][0]
3454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:146 0, 3->0 VC 0)
3454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:146 0, 3->0 VC 0)
3454    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:146 0, 3->0 VC 0)
3454    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:146 1, 3->0 VC 0)
3455    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:146 0, 3->0 VC 0) collected from Input[2][0]
3455    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:146 1, 3->0 VC 0) collected from Input[1][0]
3456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:146 0, 3->0 VC 0)
3456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:146 0, 3->0 VC 0)
3456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:146 0, 3->0 VC 0)
3456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:146 0, 3->0 VC 0)
3456    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:146 1, 3->0 VC 0)
3457    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:146 1, 3->0 VC 0) collected from Input[2][0]
3458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:146 1, 3->0 VC 0)
3458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:146 1, 3->0 VC 0)
3459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:146 1, 3->0 VC 0) dataAvailable = 0
3459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #146 in attack.
3461    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:147 0, 0->3 VC 0) collected from Input[4][0]
3462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:147 0, 0->3 VC 0)
3462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:147 0, 0->3 VC 0)
3462    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:147 0, 0->3 VC 0)
3463    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:147 1, 0->3 VC 0) collected from Input[4][0]
3463    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:147 0, 0->3 VC 0) collected from Input[3][0]
3464    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:147 1, 0->3 VC 0)
3464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:147 0, 0->3 VC 0)
3464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:147 0, 0->3 VC 0)
3464    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:147 0, 0->3 VC 0)
3465    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:147 1, 0->3 VC 0) collected from Input[3][0]
3465    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:147 0, 0->3 VC 0) collected from Input[0][0]
3466    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:147 1, 0->3 VC 0)
3466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:147 0, 0->3 VC 0)
3466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:147 0, 0->3 VC 0)
3466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:147 0, 0->3 VC 0)
3466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:147 0, 0->3 VC 0)
3467    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:147 1, 0->3 VC 0) collected from Input[0][0]
3468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:147 1, 0->3 VC 0)
3468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:147 1, 0->3 VC 0)
3469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:147 1, 0->3 VC 0) dataAvailable = 0
3469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #147 in attack.
3471    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:148 0, 3->0 VC 0) collected from Input[4][0]
3472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:148 0, 3->0 VC 0)
3472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:148 0, 3->0 VC 0)
3472    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:148 0, 3->0 VC 0)
3473    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:148 0, 3->0 VC 0) collected from Input[1][0]
3473    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:148 1, 3->0 VC 0) collected from Input[4][0]
3474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:148 0, 3->0 VC 0)
3474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:148 0, 3->0 VC 0)
3474    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:148 0, 3->0 VC 0)
3474    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:148 1, 3->0 VC 0)
3475    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:148 0, 3->0 VC 0) collected from Input[2][0]
3475    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:148 1, 3->0 VC 0) collected from Input[1][0]
3476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:148 0, 3->0 VC 0)
3476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:148 0, 3->0 VC 0)
3476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:148 0, 3->0 VC 0)
3476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:148 0, 3->0 VC 0)
3476    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:148 1, 3->0 VC 0)
3477    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:148 1, 3->0 VC 0) collected from Input[2][0]
3478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:148 1, 3->0 VC 0)
3478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:148 1, 3->0 VC 0)
3479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:148 1, 3->0 VC 0) dataAvailable = 0
3479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #148 in attack.
3481    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:149 0, 0->3 VC 0) collected from Input[4][0]
3482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:149 0, 0->3 VC 0)
3482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:149 0, 0->3 VC 0)
3482    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:149 0, 0->3 VC 0)
3483    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:149 1, 0->3 VC 0) collected from Input[4][0]
3483    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:149 0, 0->3 VC 0) collected from Input[3][0]
3484    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:149 1, 0->3 VC 0)
3484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:149 0, 0->3 VC 0)
3484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:149 0, 0->3 VC 0)
3484    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:149 0, 0->3 VC 0)
3485    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:149 1, 0->3 VC 0) collected from Input[3][0]
3485    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:149 0, 0->3 VC 0) collected from Input[0][0]
3486    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:149 1, 0->3 VC 0)
3486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:149 0, 0->3 VC 0)
3486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:149 0, 0->3 VC 0)
3486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:149 0, 0->3 VC 0)
3486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:149 0, 0->3 VC 0)
3487    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:149 1, 0->3 VC 0) collected from Input[0][0]
3488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:149 1, 0->3 VC 0)
3488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:149 1, 0->3 VC 0)
3489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:149 1, 0->3 VC 0) dataAvailable = 0
3489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #149 in attack.
3491    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:150 0, 3->0 VC 0) collected from Input[4][0]
3492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:150 0, 3->0 VC 0)
3492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:150 0, 3->0 VC 0)
3492    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:150 0, 3->0 VC 0)
3493    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:150 0, 3->0 VC 0) collected from Input[1][0]
3493    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:150 1, 3->0 VC 0) collected from Input[4][0]
3494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:150 0, 3->0 VC 0)
3494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:150 0, 3->0 VC 0)
3494    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:150 0, 3->0 VC 0)
3494    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:150 1, 3->0 VC 0)
3495    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:150 0, 3->0 VC 0) collected from Input[2][0]
3495    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:150 1, 3->0 VC 0) collected from Input[1][0]
3496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:150 0, 3->0 VC 0)
3496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:150 0, 3->0 VC 0)
3496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:150 0, 3->0 VC 0)
3496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:150 0, 3->0 VC 0)
3496    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:150 1, 3->0 VC 0)
3497    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:150 1, 3->0 VC 0) collected from Input[2][0]
3498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:150 1, 3->0 VC 0)
3498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:150 1, 3->0 VC 0)
3499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:150 1, 3->0 VC 0) dataAvailable = 0
3499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #150 in attack.
3501    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:151 0, 0->3 VC 0) collected from Input[4][0]
3502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:151 0, 0->3 VC 0)
3502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:151 0, 0->3 VC 0)
3502    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:151 0, 0->3 VC 0)
3503    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:151 1, 0->3 VC 0) collected from Input[4][0]
3503    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:151 0, 0->3 VC 0) collected from Input[3][0]
3504    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:151 1, 0->3 VC 0)
3504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:151 0, 0->3 VC 0)
3504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:151 0, 0->3 VC 0)
3504    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:151 0, 0->3 VC 0)
3505    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:151 1, 0->3 VC 0) collected from Input[3][0]
3505    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:151 0, 0->3 VC 0) collected from Input[0][0]
3506    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:151 1, 0->3 VC 0)
3506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:151 0, 0->3 VC 0)
3506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:151 0, 0->3 VC 0)
3506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:151 0, 0->3 VC 0)
3506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:151 0, 0->3 VC 0)
3507    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:151 1, 0->3 VC 0) collected from Input[0][0]
3508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:151 1, 0->3 VC 0)
3508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:151 1, 0->3 VC 0)
3509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:151 1, 0->3 VC 0) dataAvailable = 0
3509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #151 in attack.
3511    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:152 0, 3->0 VC 0) collected from Input[4][0]
3512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:152 0, 3->0 VC 0)
3512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:152 0, 3->0 VC 0)
3512    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:152 0, 3->0 VC 0)
3513    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:152 0, 3->0 VC 0) collected from Input[1][0]
3513    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:152 1, 3->0 VC 0) collected from Input[4][0]
3514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:152 0, 3->0 VC 0)
3514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:152 0, 3->0 VC 0)
3514    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:152 0, 3->0 VC 0)
3514    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:152 1, 3->0 VC 0)
3515    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:152 0, 3->0 VC 0) collected from Input[2][0]
3515    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:152 1, 3->0 VC 0) collected from Input[1][0]
3516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:152 0, 3->0 VC 0)
3516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:152 0, 3->0 VC 0)
3516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:152 0, 3->0 VC 0)
3516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:152 0, 3->0 VC 0)
3516    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:152 1, 3->0 VC 0)
3517    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:152 1, 3->0 VC 0) collected from Input[2][0]
3518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:152 1, 3->0 VC 0)
3518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:152 1, 3->0 VC 0)
3519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:152 1, 3->0 VC 0) dataAvailable = 0
3519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #152 in attack.
3521    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:153 0, 0->3 VC 0) collected from Input[4][0]
3522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:153 0, 0->3 VC 0)
3522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:153 0, 0->3 VC 0)
3522    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:153 0, 0->3 VC 0)
3523    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:153 1, 0->3 VC 0) collected from Input[4][0]
3523    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:153 0, 0->3 VC 0) collected from Input[3][0]
3524    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:153 1, 0->3 VC 0)
3524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:153 0, 0->3 VC 0)
3524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:153 0, 0->3 VC 0)
3524    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:153 0, 0->3 VC 0)
3525    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:153 1, 0->3 VC 0) collected from Input[3][0]
3525    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:153 0, 0->3 VC 0) collected from Input[0][0]
3526    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:153 1, 0->3 VC 0)
3526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:153 0, 0->3 VC 0)
3526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:153 0, 0->3 VC 0)
3526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:153 0, 0->3 VC 0)
3526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:153 0, 0->3 VC 0)
3527    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:153 1, 0->3 VC 0) collected from Input[0][0]
3528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:153 1, 0->3 VC 0)
3528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:153 1, 0->3 VC 0)
3529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:153 1, 0->3 VC 0) dataAvailable = 0
3529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #153 in attack.
3531    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:154 0, 3->0 VC 0) collected from Input[4][0]
3532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:154 0, 3->0 VC 0)
3532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:154 0, 3->0 VC 0)
3532    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:154 0, 3->0 VC 0)
3533    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:154 0, 3->0 VC 0) collected from Input[1][0]
3533    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:154 1, 3->0 VC 0) collected from Input[4][0]
3534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:154 0, 3->0 VC 0)
3534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:154 0, 3->0 VC 0)
3534    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:154 0, 3->0 VC 0)
3534    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:154 1, 3->0 VC 0)
3535    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:154 0, 3->0 VC 0) collected from Input[2][0]
3535    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:154 1, 3->0 VC 0) collected from Input[1][0]
3536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:154 0, 3->0 VC 0)
3536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:154 0, 3->0 VC 0)
3536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:154 0, 3->0 VC 0)
3536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:154 0, 3->0 VC 0)
3536    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:154 1, 3->0 VC 0)
3537    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:154 1, 3->0 VC 0) collected from Input[2][0]
3538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:154 1, 3->0 VC 0)
3538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:154 1, 3->0 VC 0)
3539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:154 1, 3->0 VC 0) dataAvailable = 0
3539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #154 in attack.
3541    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:155 0, 0->3 VC 0) collected from Input[4][0]
3542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:155 0, 0->3 VC 0)
3542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:155 0, 0->3 VC 0)
3542    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:155 0, 0->3 VC 0)
3543    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:155 1, 0->3 VC 0) collected from Input[4][0]
3543    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:155 0, 0->3 VC 0) collected from Input[3][0]
3544    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:155 1, 0->3 VC 0)
3544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:155 0, 0->3 VC 0)
3544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:155 0, 0->3 VC 0)
3544    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:155 0, 0->3 VC 0)
3545    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:155 1, 0->3 VC 0) collected from Input[3][0]
3545    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:155 0, 0->3 VC 0) collected from Input[0][0]
3546    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:155 1, 0->3 VC 0)
3546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:155 0, 0->3 VC 0)
3546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:155 0, 0->3 VC 0)
3546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:155 0, 0->3 VC 0)
3546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:155 0, 0->3 VC 0)
3547    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:155 1, 0->3 VC 0) collected from Input[0][0]
3548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:155 1, 0->3 VC 0)
3548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:155 1, 0->3 VC 0)
3549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:155 1, 0->3 VC 0) dataAvailable = 0
3549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #155 in attack.
3551    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:156 0, 3->0 VC 0) collected from Input[4][0]
3552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:156 0, 3->0 VC 0)
3552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:156 0, 3->0 VC 0)
3552    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:156 0, 3->0 VC 0)
3553    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:156 0, 3->0 VC 0) collected from Input[1][0]
3553    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:156 1, 3->0 VC 0) collected from Input[4][0]
3554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:156 0, 3->0 VC 0)
3554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:156 0, 3->0 VC 0)
3554    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:156 0, 3->0 VC 0)
3554    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:156 1, 3->0 VC 0)
3555    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:156 0, 3->0 VC 0) collected from Input[2][0]
3555    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:156 1, 3->0 VC 0) collected from Input[1][0]
3556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:156 0, 3->0 VC 0)
3556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:156 0, 3->0 VC 0)
3556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:156 0, 3->0 VC 0)
3556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:156 0, 3->0 VC 0)
3556    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:156 1, 3->0 VC 0)
3557    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:156 1, 3->0 VC 0) collected from Input[2][0]
3558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:156 1, 3->0 VC 0)
3558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:156 1, 3->0 VC 0)
3559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:156 1, 3->0 VC 0) dataAvailable = 0
3559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #156 in attack.
3561    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:157 0, 0->3 VC 0) collected from Input[4][0]
3562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:157 0, 0->3 VC 0)
3562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:157 0, 0->3 VC 0)
3562    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:157 0, 0->3 VC 0)
3563    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:157 1, 0->3 VC 0) collected from Input[4][0]
3563    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:157 0, 0->3 VC 0) collected from Input[3][0]
3564    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:157 1, 0->3 VC 0)
3564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:157 0, 0->3 VC 0)
3564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:157 0, 0->3 VC 0)
3564    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:157 0, 0->3 VC 0)
3565    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:157 1, 0->3 VC 0) collected from Input[3][0]
3565    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:157 0, 0->3 VC 0) collected from Input[0][0]
3566    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:157 1, 0->3 VC 0)
3566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:157 0, 0->3 VC 0)
3566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:157 0, 0->3 VC 0)
3566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:157 0, 0->3 VC 0)
3566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:157 0, 0->3 VC 0)
3567    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:157 1, 0->3 VC 0) collected from Input[0][0]
3568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:157 1, 0->3 VC 0)
3568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:157 1, 0->3 VC 0)
3569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:157 1, 0->3 VC 0) dataAvailable = 0
3569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #157 in attack.
3571    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:158 0, 3->0 VC 0) collected from Input[4][0]
3572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:158 0, 3->0 VC 0)
3572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:158 0, 3->0 VC 0)
3572    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:158 0, 3->0 VC 0)
3573    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:158 0, 3->0 VC 0) collected from Input[1][0]
3573    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:158 1, 3->0 VC 0) collected from Input[4][0]
3574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:158 0, 3->0 VC 0)
3574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:158 0, 3->0 VC 0)
3574    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:158 0, 3->0 VC 0)
3574    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:158 1, 3->0 VC 0)
3575    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:158 0, 3->0 VC 0) collected from Input[2][0]
3575    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:158 1, 3->0 VC 0) collected from Input[1][0]
3576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:158 0, 3->0 VC 0)
3576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:158 0, 3->0 VC 0)
3576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:158 0, 3->0 VC 0)
3576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:158 0, 3->0 VC 0)
3576    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:158 1, 3->0 VC 0)
3577    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:158 1, 3->0 VC 0) collected from Input[2][0]
3578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:158 1, 3->0 VC 0)
3578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:158 1, 3->0 VC 0)
3579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:158 1, 3->0 VC 0) dataAvailable = 0
3579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #158 in attack.
3581    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:159 0, 0->3 VC 0) collected from Input[4][0]
3582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:159 0, 0->3 VC 0)
3582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:159 0, 0->3 VC 0)
3582    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:159 0, 0->3 VC 0)
3583    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:159 1, 0->3 VC 0) collected from Input[4][0]
3583    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:159 0, 0->3 VC 0) collected from Input[3][0]
3584    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:159 1, 0->3 VC 0)
3584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:159 0, 0->3 VC 0)
3584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:159 0, 0->3 VC 0)
3584    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:159 0, 0->3 VC 0)
3585    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:159 1, 0->3 VC 0) collected from Input[3][0]
3585    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:159 0, 0->3 VC 0) collected from Input[0][0]
3586    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:159 1, 0->3 VC 0)
3586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:159 0, 0->3 VC 0)
3586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:159 0, 0->3 VC 0)
3586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:159 0, 0->3 VC 0)
3586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:159 0, 0->3 VC 0)
3587    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:159 1, 0->3 VC 0) collected from Input[0][0]
3588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:159 1, 0->3 VC 0)
3588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:159 1, 0->3 VC 0)
3589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:159 1, 0->3 VC 0) dataAvailable = 0
3589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #159 in attack.
3591    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:160 0, 3->0 VC 0) collected from Input[4][0]
3592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:160 0, 3->0 VC 0)
3592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:160 0, 3->0 VC 0)
3592    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:160 0, 3->0 VC 0)
3593    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:160 0, 3->0 VC 0) collected from Input[1][0]
3593    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:160 1, 3->0 VC 0) collected from Input[4][0]
3594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:160 0, 3->0 VC 0)
3594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:160 0, 3->0 VC 0)
3594    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:160 0, 3->0 VC 0)
3594    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:160 1, 3->0 VC 0)
3595    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:160 0, 3->0 VC 0) collected from Input[2][0]
3595    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:160 1, 3->0 VC 0) collected from Input[1][0]
3596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:160 0, 3->0 VC 0)
3596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:160 0, 3->0 VC 0)
3596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:160 0, 3->0 VC 0)
3596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:160 0, 3->0 VC 0)
3596    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:160 1, 3->0 VC 0)
3597    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:160 1, 3->0 VC 0) collected from Input[2][0]
3598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:160 1, 3->0 VC 0)
3598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:160 1, 3->0 VC 0)
3599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:160 1, 3->0 VC 0) dataAvailable = 0
3599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #160 in attack.
3601    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:161 0, 0->3 VC 0) collected from Input[4][0]
3602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:161 0, 0->3 VC 0)
3602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:161 0, 0->3 VC 0)
3602    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:161 0, 0->3 VC 0)
3603    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:161 1, 0->3 VC 0) collected from Input[4][0]
3603    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:161 0, 0->3 VC 0) collected from Input[3][0]
3604    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:161 1, 0->3 VC 0)
3604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:161 0, 0->3 VC 0)
3604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:161 0, 0->3 VC 0)
3604    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:161 0, 0->3 VC 0)
3605    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:161 1, 0->3 VC 0) collected from Input[3][0]
3605    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:161 0, 0->3 VC 0) collected from Input[0][0]
3606    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:161 1, 0->3 VC 0)
3606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:161 0, 0->3 VC 0)
3606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:161 0, 0->3 VC 0)
3606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:161 0, 0->3 VC 0)
3606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:161 0, 0->3 VC 0)
3607    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:161 1, 0->3 VC 0) collected from Input[0][0]
3608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:161 1, 0->3 VC 0)
3608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:161 1, 0->3 VC 0)
3609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:161 1, 0->3 VC 0) dataAvailable = 0
3609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #161 in attack.
3611    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:162 0, 3->0 VC 0) collected from Input[4][0]
3612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:162 0, 3->0 VC 0)
3612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:162 0, 3->0 VC 0)
3612    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:162 0, 3->0 VC 0)
3613    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:162 0, 3->0 VC 0) collected from Input[1][0]
3613    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:162 1, 3->0 VC 0) collected from Input[4][0]
3614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:162 0, 3->0 VC 0)
3614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:162 0, 3->0 VC 0)
3614    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:162 0, 3->0 VC 0)
3614    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:162 1, 3->0 VC 0)
3615    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:162 0, 3->0 VC 0) collected from Input[2][0]
3615    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:162 1, 3->0 VC 0) collected from Input[1][0]
3616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:162 0, 3->0 VC 0)
3616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:162 0, 3->0 VC 0)
3616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:162 0, 3->0 VC 0)
3616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:162 0, 3->0 VC 0)
3616    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:162 1, 3->0 VC 0)
3617    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:162 1, 3->0 VC 0) collected from Input[2][0]
3618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:162 1, 3->0 VC 0)
3618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:162 1, 3->0 VC 0)
3619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:162 1, 3->0 VC 0) dataAvailable = 0
3619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #162 in attack.
3621    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:163 0, 0->3 VC 0) collected from Input[4][0]
3622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:163 0, 0->3 VC 0)
3622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:163 0, 0->3 VC 0)
3622    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:163 0, 0->3 VC 0)
3623    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:163 1, 0->3 VC 0) collected from Input[4][0]
3623    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:163 0, 0->3 VC 0) collected from Input[3][0]
3624    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:163 1, 0->3 VC 0)
3624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:163 0, 0->3 VC 0)
3624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:163 0, 0->3 VC 0)
3624    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:163 0, 0->3 VC 0)
3625    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:163 1, 0->3 VC 0) collected from Input[3][0]
3625    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:163 0, 0->3 VC 0) collected from Input[0][0]
3626    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:163 1, 0->3 VC 0)
3626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:163 0, 0->3 VC 0)
3626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:163 0, 0->3 VC 0)
3626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:163 0, 0->3 VC 0)
3626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:163 0, 0->3 VC 0)
3627    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:163 1, 0->3 VC 0) collected from Input[0][0]
3628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:163 1, 0->3 VC 0)
3628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:163 1, 0->3 VC 0)
3629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:163 1, 0->3 VC 0) dataAvailable = 0
3629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #163 in attack.
3631    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:164 0, 3->0 VC 0) collected from Input[4][0]
3632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:164 0, 3->0 VC 0)
3632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:164 0, 3->0 VC 0)
3632    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:164 0, 3->0 VC 0)
3633    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:164 0, 3->0 VC 0) collected from Input[1][0]
3633    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:164 1, 3->0 VC 0) collected from Input[4][0]
3634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:164 0, 3->0 VC 0)
3634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:164 0, 3->0 VC 0)
3634    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:164 0, 3->0 VC 0)
3634    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:164 1, 3->0 VC 0)
3635    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:164 0, 3->0 VC 0) collected from Input[2][0]
3635    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:164 1, 3->0 VC 0) collected from Input[1][0]
3636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:164 0, 3->0 VC 0)
3636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:164 0, 3->0 VC 0)
3636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:164 0, 3->0 VC 0)
3636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:164 0, 3->0 VC 0)
3636    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:164 1, 3->0 VC 0)
3637    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:164 1, 3->0 VC 0) collected from Input[2][0]
3638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:164 1, 3->0 VC 0)
3638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:164 1, 3->0 VC 0)
3639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:164 1, 3->0 VC 0) dataAvailable = 0
3639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #164 in attack.
3641    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:165 0, 0->3 VC 0) collected from Input[4][0]
3642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:165 0, 0->3 VC 0)
3642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:165 0, 0->3 VC 0)
3642    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:165 0, 0->3 VC 0)
3643    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:165 1, 0->3 VC 0) collected from Input[4][0]
3643    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:165 0, 0->3 VC 0) collected from Input[3][0]
3644    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:165 1, 0->3 VC 0)
3644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:165 0, 0->3 VC 0)
3644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:165 0, 0->3 VC 0)
3644    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:165 0, 0->3 VC 0)
3645    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:165 1, 0->3 VC 0) collected from Input[3][0]
3645    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:165 0, 0->3 VC 0) collected from Input[0][0]
3646    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:165 1, 0->3 VC 0)
3646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:165 0, 0->3 VC 0)
3646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:165 0, 0->3 VC 0)
3646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:165 0, 0->3 VC 0)
3646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:165 0, 0->3 VC 0)
3647    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:165 1, 0->3 VC 0) collected from Input[0][0]
3648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:165 1, 0->3 VC 0)
3648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:165 1, 0->3 VC 0)
3649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:165 1, 0->3 VC 0) dataAvailable = 0
3649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #165 in attack.
3651    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:166 0, 3->0 VC 0) collected from Input[4][0]
3652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:166 0, 3->0 VC 0)
3652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:166 0, 3->0 VC 0)
3652    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:166 0, 3->0 VC 0)
3653    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:166 0, 3->0 VC 0) collected from Input[1][0]
3653    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:166 1, 3->0 VC 0) collected from Input[4][0]
3654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:166 0, 3->0 VC 0)
3654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:166 0, 3->0 VC 0)
3654    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:166 0, 3->0 VC 0)
3654    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:166 1, 3->0 VC 0)
3655    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:166 0, 3->0 VC 0) collected from Input[2][0]
3655    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:166 1, 3->0 VC 0) collected from Input[1][0]
3656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:166 0, 3->0 VC 0)
3656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:166 0, 3->0 VC 0)
3656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:166 0, 3->0 VC 0)
3656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:166 0, 3->0 VC 0)
3656    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:166 1, 3->0 VC 0)
3657    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:166 1, 3->0 VC 0) collected from Input[2][0]
3658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:166 1, 3->0 VC 0)
3658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:166 1, 3->0 VC 0)
3659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:166 1, 3->0 VC 0) dataAvailable = 0
3659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #166 in attack.
3661    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:167 0, 0->3 VC 0) collected from Input[4][0]
3662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:167 0, 0->3 VC 0)
3662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:167 0, 0->3 VC 0)
3662    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:167 0, 0->3 VC 0)
3663    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:167 1, 0->3 VC 0) collected from Input[4][0]
3663    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:167 0, 0->3 VC 0) collected from Input[3][0]
3664    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:167 1, 0->3 VC 0)
3664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:167 0, 0->3 VC 0)
3664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:167 0, 0->3 VC 0)
3664    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:167 0, 0->3 VC 0)
3665    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:167 1, 0->3 VC 0) collected from Input[3][0]
3665    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:167 0, 0->3 VC 0) collected from Input[0][0]
3666    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:167 1, 0->3 VC 0)
3666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:167 0, 0->3 VC 0)
3666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:167 0, 0->3 VC 0)
3666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:167 0, 0->3 VC 0)
3666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:167 0, 0->3 VC 0)
3667    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:167 1, 0->3 VC 0) collected from Input[0][0]
3668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:167 1, 0->3 VC 0)
3668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:167 1, 0->3 VC 0)
3669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:167 1, 0->3 VC 0) dataAvailable = 0
3669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #167 in attack.
3671    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:168 0, 3->0 VC 0) collected from Input[4][0]
3672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:168 0, 3->0 VC 0)
3672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:168 0, 3->0 VC 0)
3672    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:168 0, 3->0 VC 0)
3673    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:168 0, 3->0 VC 0) collected from Input[1][0]
3673    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:168 1, 3->0 VC 0) collected from Input[4][0]
3674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:168 0, 3->0 VC 0)
3674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:168 0, 3->0 VC 0)
3674    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:168 0, 3->0 VC 0)
3674    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:168 1, 3->0 VC 0)
3675    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:168 0, 3->0 VC 0) collected from Input[2][0]
3675    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:168 1, 3->0 VC 0) collected from Input[1][0]
3676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:168 0, 3->0 VC 0)
3676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:168 0, 3->0 VC 0)
3676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:168 0, 3->0 VC 0)
3676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:168 0, 3->0 VC 0)
3676    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:168 1, 3->0 VC 0)
3677    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:168 1, 3->0 VC 0) collected from Input[2][0]
3678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:168 1, 3->0 VC 0)
3678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:168 1, 3->0 VC 0)
3679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:168 1, 3->0 VC 0) dataAvailable = 0
3679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #168 in attack.
3681    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:169 0, 0->3 VC 0) collected from Input[4][0]
3682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:169 0, 0->3 VC 0)
3682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:169 0, 0->3 VC 0)
3682    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:169 0, 0->3 VC 0)
3683    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:169 1, 0->3 VC 0) collected from Input[4][0]
3683    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:169 0, 0->3 VC 0) collected from Input[3][0]
3684    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:169 1, 0->3 VC 0)
3684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:169 0, 0->3 VC 0)
3684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:169 0, 0->3 VC 0)
3684    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:169 0, 0->3 VC 0)
3685    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:169 1, 0->3 VC 0) collected from Input[3][0]
3685    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:169 0, 0->3 VC 0) collected from Input[0][0]
3686    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:169 1, 0->3 VC 0)
3686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:169 0, 0->3 VC 0)
3686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:169 0, 0->3 VC 0)
3686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:169 0, 0->3 VC 0)
3686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:169 0, 0->3 VC 0)
3687    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:169 1, 0->3 VC 0) collected from Input[0][0]
3688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:169 1, 0->3 VC 0)
3688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:169 1, 0->3 VC 0)
3689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:169 1, 0->3 VC 0) dataAvailable = 0
3689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #169 in attack.
3691    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:170 0, 3->0 VC 0) collected from Input[4][0]
3692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:170 0, 3->0 VC 0)
3692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:170 0, 3->0 VC 0)
3692    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:170 0, 3->0 VC 0)
3693    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:170 0, 3->0 VC 0) collected from Input[1][0]
3693    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:170 1, 3->0 VC 0) collected from Input[4][0]
3694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:170 0, 3->0 VC 0)
3694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:170 0, 3->0 VC 0)
3694    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:170 0, 3->0 VC 0)
3694    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:170 1, 3->0 VC 0)
3695    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:170 0, 3->0 VC 0) collected from Input[2][0]
3695    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:170 1, 3->0 VC 0) collected from Input[1][0]
3696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:170 0, 3->0 VC 0)
3696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:170 0, 3->0 VC 0)
3696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:170 0, 3->0 VC 0)
3696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:170 0, 3->0 VC 0)
3696    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:170 1, 3->0 VC 0)
3697    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:170 1, 3->0 VC 0) collected from Input[2][0]
3698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:170 1, 3->0 VC 0)
3698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:170 1, 3->0 VC 0)
3699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:170 1, 3->0 VC 0) dataAvailable = 0
3699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #170 in attack.
3701    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:171 0, 0->3 VC 0) collected from Input[4][0]
3702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:171 0, 0->3 VC 0)
3702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:171 0, 0->3 VC 0)
3702    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:171 0, 0->3 VC 0)
3703    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:171 1, 0->3 VC 0) collected from Input[4][0]
3703    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:171 0, 0->3 VC 0) collected from Input[3][0]
3704    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:171 1, 0->3 VC 0)
3704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:171 0, 0->3 VC 0)
3704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:171 0, 0->3 VC 0)
3704    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:171 0, 0->3 VC 0)
3705    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:171 1, 0->3 VC 0) collected from Input[3][0]
3705    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:171 0, 0->3 VC 0) collected from Input[0][0]
3706    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:171 1, 0->3 VC 0)
3706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:171 0, 0->3 VC 0)
3706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:171 0, 0->3 VC 0)
3706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:171 0, 0->3 VC 0)
3706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:171 0, 0->3 VC 0)
3707    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:171 1, 0->3 VC 0) collected from Input[0][0]
3708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:171 1, 0->3 VC 0)
3708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:171 1, 0->3 VC 0)
3709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:171 1, 0->3 VC 0) dataAvailable = 0
3709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #171 in attack.
3711    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:172 0, 3->0 VC 0) collected from Input[4][0]
3712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:172 0, 3->0 VC 0)
3712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:172 0, 3->0 VC 0)
3712    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:172 0, 3->0 VC 0)
3713    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:172 0, 3->0 VC 0) collected from Input[1][0]
3713    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:172 1, 3->0 VC 0) collected from Input[4][0]
3714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:172 0, 3->0 VC 0)
3714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:172 0, 3->0 VC 0)
3714    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:172 0, 3->0 VC 0)
3714    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:172 1, 3->0 VC 0)
3715    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:172 0, 3->0 VC 0) collected from Input[2][0]
3715    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:172 1, 3->0 VC 0) collected from Input[1][0]
3716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:172 0, 3->0 VC 0)
3716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:172 0, 3->0 VC 0)
3716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:172 0, 3->0 VC 0)
3716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:172 0, 3->0 VC 0)
3716    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:172 1, 3->0 VC 0)
3717    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:172 1, 3->0 VC 0) collected from Input[2][0]
3718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:172 1, 3->0 VC 0)
3718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:172 1, 3->0 VC 0)
3719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:172 1, 3->0 VC 0) dataAvailable = 0
3719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #172 in attack.
3721    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:173 0, 0->3 VC 0) collected from Input[4][0]
3722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:173 0, 0->3 VC 0)
3722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:173 0, 0->3 VC 0)
3722    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:173 0, 0->3 VC 0)
3723    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:173 1, 0->3 VC 0) collected from Input[4][0]
3723    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:173 0, 0->3 VC 0) collected from Input[3][0]
3724    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:173 1, 0->3 VC 0)
3724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:173 0, 0->3 VC 0)
3724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:173 0, 0->3 VC 0)
3724    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:173 0, 0->3 VC 0)
3725    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:173 1, 0->3 VC 0) collected from Input[3][0]
3725    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:173 0, 0->3 VC 0) collected from Input[0][0]
3726    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:173 1, 0->3 VC 0)
3726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:173 0, 0->3 VC 0)
3726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:173 0, 0->3 VC 0)
3726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:173 0, 0->3 VC 0)
3726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:173 0, 0->3 VC 0)
3727    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:173 1, 0->3 VC 0) collected from Input[0][0]
3728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:173 1, 0->3 VC 0)
3728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:173 1, 0->3 VC 0)
3729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:173 1, 0->3 VC 0) dataAvailable = 0
3729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #173 in attack.
3731    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:174 0, 3->0 VC 0) collected from Input[4][0]
3732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:174 0, 3->0 VC 0)
3732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:174 0, 3->0 VC 0)
3732    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:174 0, 3->0 VC 0)
3733    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:174 0, 3->0 VC 0) collected from Input[1][0]
3733    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:174 1, 3->0 VC 0) collected from Input[4][0]
3734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:174 0, 3->0 VC 0)
3734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:174 0, 3->0 VC 0)
3734    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:174 0, 3->0 VC 0)
3734    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:174 1, 3->0 VC 0)
3735    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:174 0, 3->0 VC 0) collected from Input[2][0]
3735    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:174 1, 3->0 VC 0) collected from Input[1][0]
3736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:174 0, 3->0 VC 0)
3736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:174 0, 3->0 VC 0)
3736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:174 0, 3->0 VC 0)
3736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:174 0, 3->0 VC 0)
3736    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:174 1, 3->0 VC 0)
3737    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:174 1, 3->0 VC 0) collected from Input[2][0]
3738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:174 1, 3->0 VC 0)
3738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:174 1, 3->0 VC 0)
3739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:174 1, 3->0 VC 0) dataAvailable = 0
3739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #174 in attack.
3741    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:175 0, 0->3 VC 0) collected from Input[4][0]
3742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:175 0, 0->3 VC 0)
3742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:175 0, 0->3 VC 0)
3742    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:175 0, 0->3 VC 0)
3743    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:175 1, 0->3 VC 0) collected from Input[4][0]
3743    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:175 0, 0->3 VC 0) collected from Input[3][0]
3744    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:175 1, 0->3 VC 0)
3744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:175 0, 0->3 VC 0)
3744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:175 0, 0->3 VC 0)
3744    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:175 0, 0->3 VC 0)
3745    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:175 1, 0->3 VC 0) collected from Input[3][0]
3745    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:175 0, 0->3 VC 0) collected from Input[0][0]
3746    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:175 1, 0->3 VC 0)
3746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:175 0, 0->3 VC 0)
3746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:175 0, 0->3 VC 0)
3746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:175 0, 0->3 VC 0)
3746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:175 0, 0->3 VC 0)
3747    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:175 1, 0->3 VC 0) collected from Input[0][0]
3748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:175 1, 0->3 VC 0)
3748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:175 1, 0->3 VC 0)
3749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:175 1, 0->3 VC 0) dataAvailable = 0
3749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #175 in attack.
3751    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:176 0, 3->0 VC 0) collected from Input[4][0]
3752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:176 0, 3->0 VC 0)
3752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:176 0, 3->0 VC 0)
3752    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:176 0, 3->0 VC 0)
3753    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:176 0, 3->0 VC 0) collected from Input[1][0]
3753    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:176 1, 3->0 VC 0) collected from Input[4][0]
3754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:176 0, 3->0 VC 0)
3754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:176 0, 3->0 VC 0)
3754    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:176 0, 3->0 VC 0)
3754    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:176 1, 3->0 VC 0)
3755    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:176 0, 3->0 VC 0) collected from Input[2][0]
3755    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:176 1, 3->0 VC 0) collected from Input[1][0]
3756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:176 0, 3->0 VC 0)
3756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:176 0, 3->0 VC 0)
3756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:176 0, 3->0 VC 0)
3756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:176 0, 3->0 VC 0)
3756    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:176 1, 3->0 VC 0)
3757    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:176 1, 3->0 VC 0) collected from Input[2][0]
3758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:176 1, 3->0 VC 0)
3758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:176 1, 3->0 VC 0)
3759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:176 1, 3->0 VC 0) dataAvailable = 0
3759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #176 in attack.
3761    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:177 0, 0->3 VC 0) collected from Input[4][0]
3762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:177 0, 0->3 VC 0)
3762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:177 0, 0->3 VC 0)
3762    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:177 0, 0->3 VC 0)
3763    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:177 1, 0->3 VC 0) collected from Input[4][0]
3763    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:177 0, 0->3 VC 0) collected from Input[3][0]
3764    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:177 1, 0->3 VC 0)
3764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:177 0, 0->3 VC 0)
3764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:177 0, 0->3 VC 0)
3764    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:177 0, 0->3 VC 0)
3765    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:177 1, 0->3 VC 0) collected from Input[3][0]
3765    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:177 0, 0->3 VC 0) collected from Input[0][0]
3766    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:177 1, 0->3 VC 0)
3766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:177 0, 0->3 VC 0)
3766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:177 0, 0->3 VC 0)
3766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:177 0, 0->3 VC 0)
3766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:177 0, 0->3 VC 0)
3767    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:177 1, 0->3 VC 0) collected from Input[0][0]
3768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:177 1, 0->3 VC 0)
3768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:177 1, 0->3 VC 0)
3769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:177 1, 0->3 VC 0) dataAvailable = 0
3769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #177 in attack.
3771    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:178 0, 3->0 VC 0) collected from Input[4][0]
3772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:178 0, 3->0 VC 0)
3772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:178 0, 3->0 VC 0)
3772    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:178 0, 3->0 VC 0)
3773    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:178 0, 3->0 VC 0) collected from Input[1][0]
3773    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:178 1, 3->0 VC 0) collected from Input[4][0]
3774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:178 0, 3->0 VC 0)
3774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:178 0, 3->0 VC 0)
3774    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:178 0, 3->0 VC 0)
3774    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:178 1, 3->0 VC 0)
3775    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:178 0, 3->0 VC 0) collected from Input[2][0]
3775    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:178 1, 3->0 VC 0) collected from Input[1][0]
3776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:178 0, 3->0 VC 0)
3776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:178 0, 3->0 VC 0)
3776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:178 0, 3->0 VC 0)
3776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:178 0, 3->0 VC 0)
3776    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:178 1, 3->0 VC 0)
3777    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:178 1, 3->0 VC 0) collected from Input[2][0]
3778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:178 1, 3->0 VC 0)
3778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:178 1, 3->0 VC 0)
3779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:178 1, 3->0 VC 0) dataAvailable = 0
3779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #178 in attack.
3781    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:179 0, 0->3 VC 0) collected from Input[4][0]
3782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:179 0, 0->3 VC 0)
3782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:179 0, 0->3 VC 0)
3782    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:179 0, 0->3 VC 0)
3783    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:179 1, 0->3 VC 0) collected from Input[4][0]
3783    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:179 0, 0->3 VC 0) collected from Input[3][0]
3784    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:179 1, 0->3 VC 0)
3784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:179 0, 0->3 VC 0)
3784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:179 0, 0->3 VC 0)
3784    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:179 0, 0->3 VC 0)
3785    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:179 1, 0->3 VC 0) collected from Input[3][0]
3785    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:179 0, 0->3 VC 0) collected from Input[0][0]
3786    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:179 1, 0->3 VC 0)
3786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:179 0, 0->3 VC 0)
3786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:179 0, 0->3 VC 0)
3786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:179 0, 0->3 VC 0)
3786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:179 0, 0->3 VC 0)
3787    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:179 1, 0->3 VC 0) collected from Input[0][0]
3788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:179 1, 0->3 VC 0)
3788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:179 1, 0->3 VC 0)
3789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:179 1, 0->3 VC 0) dataAvailable = 0
3789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #179 in attack.
3791    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:180 0, 3->0 VC 0) collected from Input[4][0]
3792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:180 0, 3->0 VC 0)
3792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:180 0, 3->0 VC 0)
3792    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:180 0, 3->0 VC 0)
3793    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:180 0, 3->0 VC 0) collected from Input[1][0]
3793    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:180 1, 3->0 VC 0) collected from Input[4][0]
3794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:180 0, 3->0 VC 0)
3794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:180 0, 3->0 VC 0)
3794    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:180 0, 3->0 VC 0)
3794    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:180 1, 3->0 VC 0)
3795    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:180 0, 3->0 VC 0) collected from Input[2][0]
3795    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:180 1, 3->0 VC 0) collected from Input[1][0]
3796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:180 0, 3->0 VC 0)
3796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:180 0, 3->0 VC 0)
3796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:180 0, 3->0 VC 0)
3796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:180 0, 3->0 VC 0)
3796    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:180 1, 3->0 VC 0)
3797    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:180 1, 3->0 VC 0) collected from Input[2][0]
3798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:180 1, 3->0 VC 0)
3798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:180 1, 3->0 VC 0)
3799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:180 1, 3->0 VC 0) dataAvailable = 0
3799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #180 in attack.
3801    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:181 0, 0->3 VC 0) collected from Input[4][0]
3802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:181 0, 0->3 VC 0)
3802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:181 0, 0->3 VC 0)
3802    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:181 0, 0->3 VC 0)
3803    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:181 1, 0->3 VC 0) collected from Input[4][0]
3803    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:181 0, 0->3 VC 0) collected from Input[3][0]
3804    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:181 1, 0->3 VC 0)
3804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:181 0, 0->3 VC 0)
3804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:181 0, 0->3 VC 0)
3804    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:181 0, 0->3 VC 0)
3805    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:181 1, 0->3 VC 0) collected from Input[3][0]
3805    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:181 0, 0->3 VC 0) collected from Input[0][0]
3806    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:181 1, 0->3 VC 0)
3806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:181 0, 0->3 VC 0)
3806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:181 0, 0->3 VC 0)
3806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:181 0, 0->3 VC 0)
3806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:181 0, 0->3 VC 0)
3807    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:181 1, 0->3 VC 0) collected from Input[0][0]
3808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:181 1, 0->3 VC 0)
3808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:181 1, 0->3 VC 0)
3809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:181 1, 0->3 VC 0) dataAvailable = 0
3809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #181 in attack.
3811    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:182 0, 3->0 VC 0) collected from Input[4][0]
3812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:182 0, 3->0 VC 0)
3812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:182 0, 3->0 VC 0)
3812    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:182 0, 3->0 VC 0)
3813    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:182 0, 3->0 VC 0) collected from Input[1][0]
3813    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:182 1, 3->0 VC 0) collected from Input[4][0]
3814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:182 0, 3->0 VC 0)
3814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:182 0, 3->0 VC 0)
3814    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:182 0, 3->0 VC 0)
3814    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:182 1, 3->0 VC 0)
3815    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:182 0, 3->0 VC 0) collected from Input[2][0]
3815    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:182 1, 3->0 VC 0) collected from Input[1][0]
3816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:182 0, 3->0 VC 0)
3816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:182 0, 3->0 VC 0)
3816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:182 0, 3->0 VC 0)
3816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:182 0, 3->0 VC 0)
3816    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:182 1, 3->0 VC 0)
3817    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:182 1, 3->0 VC 0) collected from Input[2][0]
3818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:182 1, 3->0 VC 0)
3818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:182 1, 3->0 VC 0)
3819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:182 1, 3->0 VC 0) dataAvailable = 0
3819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #182 in attack.
3821    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:183 0, 0->3 VC 0) collected from Input[4][0]
3822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:183 0, 0->3 VC 0)
3822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:183 0, 0->3 VC 0)
3822    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:183 0, 0->3 VC 0)
3823    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:183 1, 0->3 VC 0) collected from Input[4][0]
3823    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:183 0, 0->3 VC 0) collected from Input[3][0]
3824    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:183 1, 0->3 VC 0)
3824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:183 0, 0->3 VC 0)
3824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:183 0, 0->3 VC 0)
3824    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:183 0, 0->3 VC 0)
3825    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:183 1, 0->3 VC 0) collected from Input[3][0]
3825    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:183 0, 0->3 VC 0) collected from Input[0][0]
3826    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:183 1, 0->3 VC 0)
3826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:183 0, 0->3 VC 0)
3826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:183 0, 0->3 VC 0)
3826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:183 0, 0->3 VC 0)
3826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:183 0, 0->3 VC 0)
3827    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:183 1, 0->3 VC 0) collected from Input[0][0]
3828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:183 1, 0->3 VC 0)
3828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:183 1, 0->3 VC 0)
3829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:183 1, 0->3 VC 0) dataAvailable = 0
3829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #183 in attack.
3831    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:184 0, 3->0 VC 0) collected from Input[4][0]
3832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:184 0, 3->0 VC 0)
3832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:184 0, 3->0 VC 0)
3832    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:184 0, 3->0 VC 0)
3833    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:184 0, 3->0 VC 0) collected from Input[1][0]
3833    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:184 1, 3->0 VC 0) collected from Input[4][0]
3834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:184 0, 3->0 VC 0)
3834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:184 0, 3->0 VC 0)
3834    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:184 0, 3->0 VC 0)
3834    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:184 1, 3->0 VC 0)
3835    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:184 0, 3->0 VC 0) collected from Input[2][0]
3835    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:184 1, 3->0 VC 0) collected from Input[1][0]
3836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:184 0, 3->0 VC 0)
3836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:184 0, 3->0 VC 0)
3836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:184 0, 3->0 VC 0)
3836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:184 0, 3->0 VC 0)
3836    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:184 1, 3->0 VC 0)
3837    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:184 1, 3->0 VC 0) collected from Input[2][0]
3838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:184 1, 3->0 VC 0)
3838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:184 1, 3->0 VC 0)
3839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:184 1, 3->0 VC 0) dataAvailable = 0
3839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #184 in attack.
3841    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:185 0, 0->3 VC 0) collected from Input[4][0]
3842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:185 0, 0->3 VC 0)
3842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:185 0, 0->3 VC 0)
3842    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:185 0, 0->3 VC 0)
3843    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:185 1, 0->3 VC 0) collected from Input[4][0]
3843    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:185 0, 0->3 VC 0) collected from Input[3][0]
3844    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:185 1, 0->3 VC 0)
3844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:185 0, 0->3 VC 0)
3844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:185 0, 0->3 VC 0)
3844    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:185 0, 0->3 VC 0)
3845    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:185 1, 0->3 VC 0) collected from Input[3][0]
3845    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:185 0, 0->3 VC 0) collected from Input[0][0]
3846    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:185 1, 0->3 VC 0)
3846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:185 0, 0->3 VC 0)
3846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:185 0, 0->3 VC 0)
3846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:185 0, 0->3 VC 0)
3846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:185 0, 0->3 VC 0)
3847    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:185 1, 0->3 VC 0) collected from Input[0][0]
3848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:185 1, 0->3 VC 0)
3848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:185 1, 0->3 VC 0)
3849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:185 1, 0->3 VC 0) dataAvailable = 0
3849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #185 in attack.
3851    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:186 0, 3->0 VC 0) collected from Input[4][0]
3852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:186 0, 3->0 VC 0)
3852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:186 0, 3->0 VC 0)
3852    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:186 0, 3->0 VC 0)
3853    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:186 0, 3->0 VC 0) collected from Input[1][0]
3853    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:186 1, 3->0 VC 0) collected from Input[4][0]
3854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:186 0, 3->0 VC 0)
3854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:186 0, 3->0 VC 0)
3854    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:186 0, 3->0 VC 0)
3854    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:186 1, 3->0 VC 0)
3855    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:186 0, 3->0 VC 0) collected from Input[2][0]
3855    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:186 1, 3->0 VC 0) collected from Input[1][0]
3856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:186 0, 3->0 VC 0)
3856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:186 0, 3->0 VC 0)
3856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:186 0, 3->0 VC 0)
3856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:186 0, 3->0 VC 0)
3856    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:186 1, 3->0 VC 0)
3857    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:186 1, 3->0 VC 0) collected from Input[2][0]
3858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:186 1, 3->0 VC 0)
3858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:186 1, 3->0 VC 0)
3859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:186 1, 3->0 VC 0) dataAvailable = 0
3859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #186 in attack.
3861    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:187 0, 0->3 VC 0) collected from Input[4][0]
3862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:187 0, 0->3 VC 0)
3862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:187 0, 0->3 VC 0)
3862    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:187 0, 0->3 VC 0)
3863    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:187 1, 0->3 VC 0) collected from Input[4][0]
3863    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:187 0, 0->3 VC 0) collected from Input[3][0]
3864    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:187 1, 0->3 VC 0)
3864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:187 0, 0->3 VC 0)
3864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:187 0, 0->3 VC 0)
3864    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:187 0, 0->3 VC 0)
3865    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:187 1, 0->3 VC 0) collected from Input[3][0]
3865    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:187 0, 0->3 VC 0) collected from Input[0][0]
3866    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:187 1, 0->3 VC 0)
3866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:187 0, 0->3 VC 0)
3866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:187 0, 0->3 VC 0)
3866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:187 0, 0->3 VC 0)
3866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:187 0, 0->3 VC 0)
3867    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:187 1, 0->3 VC 0) collected from Input[0][0]
3868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:187 1, 0->3 VC 0)
3868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:187 1, 0->3 VC 0)
3869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:187 1, 0->3 VC 0) dataAvailable = 0
3869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #187 in attack.
3871    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:188 0, 3->0 VC 0) collected from Input[4][0]
3872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:188 0, 3->0 VC 0)
3872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:188 0, 3->0 VC 0)
3872    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:188 0, 3->0 VC 0)
3873    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:188 0, 3->0 VC 0) collected from Input[1][0]
3873    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:188 1, 3->0 VC 0) collected from Input[4][0]
3874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:188 0, 3->0 VC 0)
3874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:188 0, 3->0 VC 0)
3874    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:188 0, 3->0 VC 0)
3874    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:188 1, 3->0 VC 0)
3875    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:188 0, 3->0 VC 0) collected from Input[2][0]
3875    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:188 1, 3->0 VC 0) collected from Input[1][0]
3876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:188 0, 3->0 VC 0)
3876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:188 0, 3->0 VC 0)
3876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:188 0, 3->0 VC 0)
3876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:188 0, 3->0 VC 0)
3876    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:188 1, 3->0 VC 0)
3877    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:188 1, 3->0 VC 0) collected from Input[2][0]
3878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:188 1, 3->0 VC 0)
3878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:188 1, 3->0 VC 0)
3879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:188 1, 3->0 VC 0) dataAvailable = 0
3879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #188 in attack.
3881    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:189 0, 0->3 VC 0) collected from Input[4][0]
3882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:189 0, 0->3 VC 0)
3882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:189 0, 0->3 VC 0)
3882    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:189 0, 0->3 VC 0)
3883    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:189 1, 0->3 VC 0) collected from Input[4][0]
3883    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:189 0, 0->3 VC 0) collected from Input[3][0]
3884    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:189 1, 0->3 VC 0)
3884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:189 0, 0->3 VC 0)
3884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:189 0, 0->3 VC 0)
3884    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:189 0, 0->3 VC 0)
3885    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:189 1, 0->3 VC 0) collected from Input[3][0]
3885    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:189 0, 0->3 VC 0) collected from Input[0][0]
3886    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:189 1, 0->3 VC 0)
3886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:189 0, 0->3 VC 0)
3886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:189 0, 0->3 VC 0)
3886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:189 0, 0->3 VC 0)
3886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:189 0, 0->3 VC 0)
3887    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:189 1, 0->3 VC 0) collected from Input[0][0]
3888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:189 1, 0->3 VC 0)
3888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:189 1, 0->3 VC 0)
3889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:189 1, 0->3 VC 0) dataAvailable = 0
3889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #189 in attack.
3891    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:190 0, 3->0 VC 0) collected from Input[4][0]
3892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:190 0, 3->0 VC 0)
3892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:190 0, 3->0 VC 0)
3892    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:190 0, 3->0 VC 0)
3893    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:190 0, 3->0 VC 0) collected from Input[1][0]
3893    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:190 1, 3->0 VC 0) collected from Input[4][0]
3894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:190 0, 3->0 VC 0)
3894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:190 0, 3->0 VC 0)
3894    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:190 0, 3->0 VC 0)
3894    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:190 1, 3->0 VC 0)
3895    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:190 0, 3->0 VC 0) collected from Input[2][0]
3895    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:190 1, 3->0 VC 0) collected from Input[1][0]
3896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:190 0, 3->0 VC 0)
3896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:190 0, 3->0 VC 0)
3896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:190 0, 3->0 VC 0)
3896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:190 0, 3->0 VC 0)
3896    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:190 1, 3->0 VC 0)
3897    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:190 1, 3->0 VC 0) collected from Input[2][0]
3898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:190 1, 3->0 VC 0)
3898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:190 1, 3->0 VC 0)
3899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:190 1, 3->0 VC 0) dataAvailable = 0
3899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #190 in attack.
3901    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:191 0, 0->3 VC 0) collected from Input[4][0]
3902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:191 0, 0->3 VC 0)
3902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:191 0, 0->3 VC 0)
3902    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:191 0, 0->3 VC 0)
3903    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:191 1, 0->3 VC 0) collected from Input[4][0]
3903    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:191 0, 0->3 VC 0) collected from Input[3][0]
3904    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:191 1, 0->3 VC 0)
3904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:191 0, 0->3 VC 0)
3904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:191 0, 0->3 VC 0)
3904    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:191 0, 0->3 VC 0)
3905    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:191 1, 0->3 VC 0) collected from Input[3][0]
3905    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:191 0, 0->3 VC 0) collected from Input[0][0]
3906    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:191 1, 0->3 VC 0)
3906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:191 0, 0->3 VC 0)
3906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:191 0, 0->3 VC 0)
3906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:191 0, 0->3 VC 0)
3906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:191 0, 0->3 VC 0)
3907    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:191 1, 0->3 VC 0) collected from Input[0][0]
3908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:191 1, 0->3 VC 0)
3908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:191 1, 0->3 VC 0)
3909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:191 1, 0->3 VC 0) dataAvailable = 0
3909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #191 in attack.
3911    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:192 0, 3->0 VC 0) collected from Input[4][0]
3912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:192 0, 3->0 VC 0)
3912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:192 0, 3->0 VC 0)
3912    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:192 0, 3->0 VC 0)
3913    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:192 0, 3->0 VC 0) collected from Input[1][0]
3913    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:192 1, 3->0 VC 0) collected from Input[4][0]
3914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:192 0, 3->0 VC 0)
3914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:192 0, 3->0 VC 0)
3914    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:192 0, 3->0 VC 0)
3914    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:192 1, 3->0 VC 0)
3915    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:192 0, 3->0 VC 0) collected from Input[2][0]
3915    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:192 1, 3->0 VC 0) collected from Input[1][0]
3916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:192 0, 3->0 VC 0)
3916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:192 0, 3->0 VC 0)
3916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:192 0, 3->0 VC 0)
3916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:192 0, 3->0 VC 0)
3916    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:192 1, 3->0 VC 0)
3917    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:192 1, 3->0 VC 0) collected from Input[2][0]
3918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:192 1, 3->0 VC 0)
3918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:192 1, 3->0 VC 0)
3919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:192 1, 3->0 VC 0) dataAvailable = 0
3919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #192 in attack.
3921    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:193 0, 0->3 VC 0) collected from Input[4][0]
3922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:193 0, 0->3 VC 0)
3922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:193 0, 0->3 VC 0)
3922    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:193 0, 0->3 VC 0)
3923    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:193 1, 0->3 VC 0) collected from Input[4][0]
3923    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:193 0, 0->3 VC 0) collected from Input[3][0]
3924    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:193 1, 0->3 VC 0)
3924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:193 0, 0->3 VC 0)
3924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:193 0, 0->3 VC 0)
3924    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:193 0, 0->3 VC 0)
3925    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:193 1, 0->3 VC 0) collected from Input[3][0]
3925    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:193 0, 0->3 VC 0) collected from Input[0][0]
3926    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:193 1, 0->3 VC 0)
3926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:193 0, 0->3 VC 0)
3926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:193 0, 0->3 VC 0)
3926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:193 0, 0->3 VC 0)
3926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:193 0, 0->3 VC 0)
3927    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:193 1, 0->3 VC 0) collected from Input[0][0]
3928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:193 1, 0->3 VC 0)
3928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:193 1, 0->3 VC 0)
3929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:193 1, 0->3 VC 0) dataAvailable = 0
3929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #193 in attack.
3931    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:194 0, 3->0 VC 0) collected from Input[4][0]
3932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:194 0, 3->0 VC 0)
3932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:194 0, 3->0 VC 0)
3932    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:194 0, 3->0 VC 0)
3933    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:194 0, 3->0 VC 0) collected from Input[1][0]
3933    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:194 1, 3->0 VC 0) collected from Input[4][0]
3934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:194 0, 3->0 VC 0)
3934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:194 0, 3->0 VC 0)
3934    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:194 0, 3->0 VC 0)
3934    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:194 1, 3->0 VC 0)
3935    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:194 0, 3->0 VC 0) collected from Input[2][0]
3935    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:194 1, 3->0 VC 0) collected from Input[1][0]
3936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:194 0, 3->0 VC 0)
3936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:194 0, 3->0 VC 0)
3936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:194 0, 3->0 VC 0)
3936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:194 0, 3->0 VC 0)
3936    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:194 1, 3->0 VC 0)
3937    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:194 1, 3->0 VC 0) collected from Input[2][0]
3938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:194 1, 3->0 VC 0)
3938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:194 1, 3->0 VC 0)
3939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:194 1, 3->0 VC 0) dataAvailable = 0
3939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #194 in attack.
3941    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:195 0, 0->3 VC 0) collected from Input[4][0]
3942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:195 0, 0->3 VC 0)
3942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:195 0, 0->3 VC 0)
3942    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:195 0, 0->3 VC 0)
3943    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:195 1, 0->3 VC 0) collected from Input[4][0]
3943    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:195 0, 0->3 VC 0) collected from Input[3][0]
3944    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:195 1, 0->3 VC 0)
3944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:195 0, 0->3 VC 0)
3944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:195 0, 0->3 VC 0)
3944    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:195 0, 0->3 VC 0)
3945    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:195 1, 0->3 VC 0) collected from Input[3][0]
3945    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:195 0, 0->3 VC 0) collected from Input[0][0]
3946    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:195 1, 0->3 VC 0)
3946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:195 0, 0->3 VC 0)
3946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:195 0, 0->3 VC 0)
3946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:195 0, 0->3 VC 0)
3946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:195 0, 0->3 VC 0)
3947    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:195 1, 0->3 VC 0) collected from Input[0][0]
3948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:195 1, 0->3 VC 0)
3948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:195 1, 0->3 VC 0)
3949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:195 1, 0->3 VC 0) dataAvailable = 0
3949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #195 in attack.
3951    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:196 0, 3->0 VC 0) collected from Input[4][0]
3952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:196 0, 3->0 VC 0)
3952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:196 0, 3->0 VC 0)
3952    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:196 0, 3->0 VC 0)
3953    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:196 0, 3->0 VC 0) collected from Input[1][0]
3953    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:196 1, 3->0 VC 0) collected from Input[4][0]
3954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:196 0, 3->0 VC 0)
3954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:196 0, 3->0 VC 0)
3954    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:196 0, 3->0 VC 0)
3954    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:196 1, 3->0 VC 0)
3955    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:196 0, 3->0 VC 0) collected from Input[2][0]
3955    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:196 1, 3->0 VC 0) collected from Input[1][0]
3956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:196 0, 3->0 VC 0)
3956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:196 0, 3->0 VC 0)
3956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:196 0, 3->0 VC 0)
3956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:196 0, 3->0 VC 0)
3956    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:196 1, 3->0 VC 0)
3957    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:196 1, 3->0 VC 0) collected from Input[2][0]
3958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:196 1, 3->0 VC 0)
3958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:196 1, 3->0 VC 0)
3959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:196 1, 3->0 VC 0) dataAvailable = 0
3959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #196 in attack.
3961    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:197 0, 0->3 VC 0) collected from Input[4][0]
3962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:197 0, 0->3 VC 0)
3962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:197 0, 0->3 VC 0)
3962    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:197 0, 0->3 VC 0)
3963    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:197 1, 0->3 VC 0) collected from Input[4][0]
3963    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:197 0, 0->3 VC 0) collected from Input[3][0]
3964    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:197 1, 0->3 VC 0)
3964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:197 0, 0->3 VC 0)
3964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:197 0, 0->3 VC 0)
3964    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:197 0, 0->3 VC 0)
3965    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:197 1, 0->3 VC 0) collected from Input[3][0]
3965    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:197 0, 0->3 VC 0) collected from Input[0][0]
3966    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:197 1, 0->3 VC 0)
3966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:197 0, 0->3 VC 0)
3966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:197 0, 0->3 VC 0)
3966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:197 0, 0->3 VC 0)
3966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:197 0, 0->3 VC 0)
3967    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:197 1, 0->3 VC 0) collected from Input[0][0]
3968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:197 1, 0->3 VC 0)
3968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:197 1, 0->3 VC 0)
3969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:197 1, 0->3 VC 0) dataAvailable = 0
3969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #197 in attack.
3971    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:198 0, 3->0 VC 0) collected from Input[4][0]
3972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:198 0, 3->0 VC 0)
3972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:198 0, 3->0 VC 0)
3972    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:198 0, 3->0 VC 0)
3973    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:198 0, 3->0 VC 0) collected from Input[1][0]
3973    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:198 1, 3->0 VC 0) collected from Input[4][0]
3974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:198 0, 3->0 VC 0)
3974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:198 0, 3->0 VC 0)
3974    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:198 0, 3->0 VC 0)
3974    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:198 1, 3->0 VC 0)
3975    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:198 0, 3->0 VC 0) collected from Input[2][0]
3975    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:198 1, 3->0 VC 0) collected from Input[1][0]
3976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:198 0, 3->0 VC 0)
3976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:198 0, 3->0 VC 0)
3976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:198 0, 3->0 VC 0)
3976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:198 0, 3->0 VC 0)
3976    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:198 1, 3->0 VC 0)
3977    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:198 1, 3->0 VC 0) collected from Input[2][0]
3978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:198 1, 3->0 VC 0)
3978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:198 1, 3->0 VC 0)
3979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:198 1, 3->0 VC 0) dataAvailable = 0
3979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #198 in attack.
3981    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:199 0, 0->3 VC 0) collected from Input[4][0]
3982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:199 0, 0->3 VC 0)
3982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:199 0, 0->3 VC 0)
3982    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:199 0, 0->3 VC 0)
3983    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:199 1, 0->3 VC 0) collected from Input[4][0]
3983    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:199 0, 0->3 VC 0) collected from Input[3][0]
3984    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:199 1, 0->3 VC 0)
3984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:199 0, 0->3 VC 0)
3984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:199 0, 0->3 VC 0)
3984    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:199 0, 0->3 VC 0)
3985    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:199 1, 0->3 VC 0) collected from Input[3][0]
3985    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:199 0, 0->3 VC 0) collected from Input[0][0]
3986    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:199 1, 0->3 VC 0)
3986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:199 0, 0->3 VC 0)
3986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:199 0, 0->3 VC 0)
3986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:199 0, 0->3 VC 0)
3986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:199 0, 0->3 VC 0)
3987    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:199 1, 0->3 VC 0) collected from Input[0][0]
3988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:199 1, 0->3 VC 0)
3988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:199 1, 0->3 VC 0)
3989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:199 1, 0->3 VC 0) dataAvailable = 0
3989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
3989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
3989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #199 in attack.
3991    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:200 0, 3->0 VC 0) collected from Input[4][0]
3992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:200 0, 3->0 VC 0)
3992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:200 0, 3->0 VC 0)
3992    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:200 0, 3->0 VC 0)
3993    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:200 0, 3->0 VC 0) collected from Input[1][0]
3993    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:200 1, 3->0 VC 0) collected from Input[4][0]
3994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:200 0, 3->0 VC 0)
3994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:200 0, 3->0 VC 0)
3994    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:200 0, 3->0 VC 0)
3994    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:200 1, 3->0 VC 0)
3995    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:200 0, 3->0 VC 0) collected from Input[2][0]
3995    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:200 1, 3->0 VC 0) collected from Input[1][0]
3996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:200 0, 3->0 VC 0)
3996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:200 0, 3->0 VC 0)
3996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:200 0, 3->0 VC 0)
3996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:200 0, 3->0 VC 0)
3996    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:200 1, 3->0 VC 0)
3997    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:200 1, 3->0 VC 0) collected from Input[2][0]
3998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:200 1, 3->0 VC 0)
3998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:200 1, 3->0 VC 0)
3999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:200 1, 3->0 VC 0) dataAvailable = 0
3999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
3999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
3999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #200 in attack.
4001    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:201 0, 0->3 VC 0) collected from Input[4][0]
4002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:201 0, 0->3 VC 0)
4002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:201 0, 0->3 VC 0)
4002    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:201 0, 0->3 VC 0)
4003    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:201 1, 0->3 VC 0) collected from Input[4][0]
4003    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:201 0, 0->3 VC 0) collected from Input[3][0]
4004    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:201 1, 0->3 VC 0)
4004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:201 0, 0->3 VC 0)
4004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:201 0, 0->3 VC 0)
4004    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:201 0, 0->3 VC 0)
4005    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:201 1, 0->3 VC 0) collected from Input[3][0]
4005    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:201 0, 0->3 VC 0) collected from Input[0][0]
4006    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:201 1, 0->3 VC 0)
4006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:201 0, 0->3 VC 0)
4006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:201 0, 0->3 VC 0)
4006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:201 0, 0->3 VC 0)
4006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:201 0, 0->3 VC 0)
4007    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:201 1, 0->3 VC 0) collected from Input[0][0]
4008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:201 1, 0->3 VC 0)
4008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:201 1, 0->3 VC 0)
4009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:201 1, 0->3 VC 0) dataAvailable = 0
4009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #201 in attack.
4011    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:202 0, 3->0 VC 0) collected from Input[4][0]
4012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:202 0, 3->0 VC 0)
4012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:202 0, 3->0 VC 0)
4012    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:202 0, 3->0 VC 0)
4013    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:202 0, 3->0 VC 0) collected from Input[1][0]
4013    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:202 1, 3->0 VC 0) collected from Input[4][0]
4014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:202 0, 3->0 VC 0)
4014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:202 0, 3->0 VC 0)
4014    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:202 0, 3->0 VC 0)
4014    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:202 1, 3->0 VC 0)
4015    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:202 0, 3->0 VC 0) collected from Input[2][0]
4015    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:202 1, 3->0 VC 0) collected from Input[1][0]
4016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:202 0, 3->0 VC 0)
4016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:202 0, 3->0 VC 0)
4016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:202 0, 3->0 VC 0)
4016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:202 0, 3->0 VC 0)
4016    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:202 1, 3->0 VC 0)
4017    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:202 1, 3->0 VC 0) collected from Input[2][0]
4018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:202 1, 3->0 VC 0)
4018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:202 1, 3->0 VC 0)
4019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:202 1, 3->0 VC 0) dataAvailable = 0
4019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #202 in attack.
4021    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:203 0, 0->3 VC 0) collected from Input[4][0]
4022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:203 0, 0->3 VC 0)
4022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:203 0, 0->3 VC 0)
4022    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:203 0, 0->3 VC 0)
4023    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:203 1, 0->3 VC 0) collected from Input[4][0]
4023    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:203 0, 0->3 VC 0) collected from Input[3][0]
4024    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:203 1, 0->3 VC 0)
4024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:203 0, 0->3 VC 0)
4024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:203 0, 0->3 VC 0)
4024    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:203 0, 0->3 VC 0)
4025    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:203 1, 0->3 VC 0) collected from Input[3][0]
4025    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:203 0, 0->3 VC 0) collected from Input[0][0]
4026    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:203 1, 0->3 VC 0)
4026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:203 0, 0->3 VC 0)
4026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:203 0, 0->3 VC 0)
4026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:203 0, 0->3 VC 0)
4026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:203 0, 0->3 VC 0)
4027    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:203 1, 0->3 VC 0) collected from Input[0][0]
4028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:203 1, 0->3 VC 0)
4028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:203 1, 0->3 VC 0)
4029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:203 1, 0->3 VC 0) dataAvailable = 0
4029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #203 in attack.
4031    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:204 0, 3->0 VC 0) collected from Input[4][0]
4032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:204 0, 3->0 VC 0)
4032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:204 0, 3->0 VC 0)
4032    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:204 0, 3->0 VC 0)
4033    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:204 0, 3->0 VC 0) collected from Input[1][0]
4033    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:204 1, 3->0 VC 0) collected from Input[4][0]
4034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:204 0, 3->0 VC 0)
4034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:204 0, 3->0 VC 0)
4034    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:204 0, 3->0 VC 0)
4034    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:204 1, 3->0 VC 0)
4035    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:204 0, 3->0 VC 0) collected from Input[2][0]
4035    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:204 1, 3->0 VC 0) collected from Input[1][0]
4036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:204 0, 3->0 VC 0)
4036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:204 0, 3->0 VC 0)
4036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:204 0, 3->0 VC 0)
4036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:204 0, 3->0 VC 0)
4036    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:204 1, 3->0 VC 0)
4037    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:204 1, 3->0 VC 0) collected from Input[2][0]
4038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:204 1, 3->0 VC 0)
4038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:204 1, 3->0 VC 0)
4039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:204 1, 3->0 VC 0) dataAvailable = 0
4039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #204 in attack.
4041    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:205 0, 0->3 VC 0) collected from Input[4][0]
4042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:205 0, 0->3 VC 0)
4042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:205 0, 0->3 VC 0)
4042    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:205 0, 0->3 VC 0)
4043    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:205 1, 0->3 VC 0) collected from Input[4][0]
4043    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:205 0, 0->3 VC 0) collected from Input[3][0]
4044    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:205 1, 0->3 VC 0)
4044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:205 0, 0->3 VC 0)
4044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:205 0, 0->3 VC 0)
4044    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:205 0, 0->3 VC 0)
4045    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:205 1, 0->3 VC 0) collected from Input[3][0]
4045    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:205 0, 0->3 VC 0) collected from Input[0][0]
4046    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:205 1, 0->3 VC 0)
4046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:205 0, 0->3 VC 0)
4046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:205 0, 0->3 VC 0)
4046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:205 0, 0->3 VC 0)
4046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:205 0, 0->3 VC 0)
4047    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:205 1, 0->3 VC 0) collected from Input[0][0]
4048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:205 1, 0->3 VC 0)
4048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:205 1, 0->3 VC 0)
4049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:205 1, 0->3 VC 0) dataAvailable = 0
4049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #205 in attack.
4051    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:206 0, 3->0 VC 0) collected from Input[4][0]
4052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:206 0, 3->0 VC 0)
4052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:206 0, 3->0 VC 0)
4052    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:206 0, 3->0 VC 0)
4053    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:206 0, 3->0 VC 0) collected from Input[1][0]
4053    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:206 1, 3->0 VC 0) collected from Input[4][0]
4054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:206 0, 3->0 VC 0)
4054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:206 0, 3->0 VC 0)
4054    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:206 0, 3->0 VC 0)
4054    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:206 1, 3->0 VC 0)
4055    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:206 0, 3->0 VC 0) collected from Input[2][0]
4055    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:206 1, 3->0 VC 0) collected from Input[1][0]
4056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:206 0, 3->0 VC 0)
4056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:206 0, 3->0 VC 0)
4056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:206 0, 3->0 VC 0)
4056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:206 0, 3->0 VC 0)
4056    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:206 1, 3->0 VC 0)
4057    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:206 1, 3->0 VC 0) collected from Input[2][0]
4058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:206 1, 3->0 VC 0)
4058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:206 1, 3->0 VC 0)
4059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:206 1, 3->0 VC 0) dataAvailable = 0
4059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #206 in attack.
4061    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:207 0, 0->3 VC 0) collected from Input[4][0]
4062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:207 0, 0->3 VC 0)
4062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:207 0, 0->3 VC 0)
4062    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:207 0, 0->3 VC 0)
4063    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:207 1, 0->3 VC 0) collected from Input[4][0]
4063    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:207 0, 0->3 VC 0) collected from Input[3][0]
4064    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:207 1, 0->3 VC 0)
4064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:207 0, 0->3 VC 0)
4064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:207 0, 0->3 VC 0)
4064    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:207 0, 0->3 VC 0)
4065    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:207 1, 0->3 VC 0) collected from Input[3][0]
4065    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:207 0, 0->3 VC 0) collected from Input[0][0]
4066    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:207 1, 0->3 VC 0)
4066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:207 0, 0->3 VC 0)
4066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:207 0, 0->3 VC 0)
4066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:207 0, 0->3 VC 0)
4066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:207 0, 0->3 VC 0)
4067    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:207 1, 0->3 VC 0) collected from Input[0][0]
4068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:207 1, 0->3 VC 0)
4068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:207 1, 0->3 VC 0)
4069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:207 1, 0->3 VC 0) dataAvailable = 0
4069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #207 in attack.
4071    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:208 0, 3->0 VC 0) collected from Input[4][0]
4072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:208 0, 3->0 VC 0)
4072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:208 0, 3->0 VC 0)
4072    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:208 0, 3->0 VC 0)
4073    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:208 0, 3->0 VC 0) collected from Input[1][0]
4073    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:208 1, 3->0 VC 0) collected from Input[4][0]
4074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:208 0, 3->0 VC 0)
4074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:208 0, 3->0 VC 0)
4074    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:208 0, 3->0 VC 0)
4074    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:208 1, 3->0 VC 0)
4075    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:208 0, 3->0 VC 0) collected from Input[2][0]
4075    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:208 1, 3->0 VC 0) collected from Input[1][0]
4076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:208 0, 3->0 VC 0)
4076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:208 0, 3->0 VC 0)
4076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:208 0, 3->0 VC 0)
4076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:208 0, 3->0 VC 0)
4076    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:208 1, 3->0 VC 0)
4077    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:208 1, 3->0 VC 0) collected from Input[2][0]
4078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:208 1, 3->0 VC 0)
4078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:208 1, 3->0 VC 0)
4079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:208 1, 3->0 VC 0) dataAvailable = 0
4079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #208 in attack.
4081    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:209 0, 0->3 VC 0) collected from Input[4][0]
4082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:209 0, 0->3 VC 0)
4082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:209 0, 0->3 VC 0)
4082    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:209 0, 0->3 VC 0)
4083    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:209 1, 0->3 VC 0) collected from Input[4][0]
4083    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:209 0, 0->3 VC 0) collected from Input[3][0]
4084    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:209 1, 0->3 VC 0)
4084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:209 0, 0->3 VC 0)
4084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:209 0, 0->3 VC 0)
4084    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:209 0, 0->3 VC 0)
4085    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:209 1, 0->3 VC 0) collected from Input[3][0]
4085    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:209 0, 0->3 VC 0) collected from Input[0][0]
4086    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:209 1, 0->3 VC 0)
4086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:209 0, 0->3 VC 0)
4086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:209 0, 0->3 VC 0)
4086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:209 0, 0->3 VC 0)
4086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:209 0, 0->3 VC 0)
4087    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:209 1, 0->3 VC 0) collected from Input[0][0]
4088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:209 1, 0->3 VC 0)
4088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:209 1, 0->3 VC 0)
4089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:209 1, 0->3 VC 0) dataAvailable = 0
4089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #209 in attack.
4091    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:210 0, 3->0 VC 0) collected from Input[4][0]
4092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:210 0, 3->0 VC 0)
4092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:210 0, 3->0 VC 0)
4092    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:210 0, 3->0 VC 0)
4093    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:210 0, 3->0 VC 0) collected from Input[1][0]
4093    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:210 1, 3->0 VC 0) collected from Input[4][0]
4094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:210 0, 3->0 VC 0)
4094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:210 0, 3->0 VC 0)
4094    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:210 0, 3->0 VC 0)
4094    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:210 1, 3->0 VC 0)
4095    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:210 0, 3->0 VC 0) collected from Input[2][0]
4095    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:210 1, 3->0 VC 0) collected from Input[1][0]
4096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:210 0, 3->0 VC 0)
4096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:210 0, 3->0 VC 0)
4096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:210 0, 3->0 VC 0)
4096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:210 0, 3->0 VC 0)
4096    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:210 1, 3->0 VC 0)
4097    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:210 1, 3->0 VC 0) collected from Input[2][0]
4098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:210 1, 3->0 VC 0)
4098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:210 1, 3->0 VC 0)
4099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:210 1, 3->0 VC 0) dataAvailable = 0
4099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #210 in attack.
4101    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:211 0, 0->3 VC 0) collected from Input[4][0]
4101    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:211 0, 0->3 VC 0)
4102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:211 0, 0->3 VC 0)
4102    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:211 0, 0->3 VC 0)
4102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4102    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:211 1, 0->3 VC 0) collected from Input[4][0]
4103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:211 0, 0->3 VC 0) collected from Input[3][0]
4103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:211 1, 0->3 VC 0)
4104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:211 0, 0->3 VC 0)
4104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:211 0, 0->3 VC 0)
4104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:211 0, 0->3 VC 0)
4104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4105    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:211 1, 0->3 VC 0) collected from Input[3][0]
4105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4105    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4105    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:211 0, 0->3 VC 0) collected from Input[0][0]
4106    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:211 1, 0->3 VC 0)
4106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4106    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:211 0, 0->3 VC 0)
4106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:211 0, 0->3 VC 0)
4106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:211 0, 0->3 VC 0)
4106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:211 0, 0->3 VC 0)
4107    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4107    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4107    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4107    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4107    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:211 1, 0->3 VC 0) collected from Input[0][0]
4108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4108    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4108    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4108    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:211 1, 0->3 VC 0)
4108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:211 1, 0->3 VC 0)
4108    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4109    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4109    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4109    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4109    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4109    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4109    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:211 1, 0->3 VC 0) dataAvailable = 0
4109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #211 in attack.
4110    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4110    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4110    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4110    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4110    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4111    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4111    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4111    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4111    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4111    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4111    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:212 0, 3->0 VC 0) collected from Input[4][0]
4112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4112    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4112    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4112    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4112    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:212 0, 3->0 VC 0)
4112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:212 0, 3->0 VC 0)
4112    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:212 0, 3->0 VC 0)
4112    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4113    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4113    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4113    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:212 0, 3->0 VC 0) collected from Input[1][0]
4113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4113    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4113    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4113    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:212 1, 3->0 VC 0) collected from Input[4][0]
4114    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4114    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4114    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4114    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:212 0, 3->0 VC 0)
4114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:212 0, 3->0 VC 0)
4114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:212 0, 3->0 VC 0)
4114    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4114    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:212 1, 3->0 VC 0)
4114    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:212 0, 3->0 VC 0) collected from Input[2][0]
4115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4115    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4115    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:212 1, 3->0 VC 0) collected from Input[1][0]
4115    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:212 0, 3->0 VC 0)
4116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:212 0, 3->0 VC 0)
4116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:212 0, 3->0 VC 0)
4116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:212 0, 3->0 VC 0)
4116    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4116    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:212 1, 3->0 VC 0)
4116    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4116    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:212 1, 3->0 VC 0) collected from Input[2][0]
4117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4117    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4117    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4117    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4117    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4117    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:212 1, 3->0 VC 0)
4118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:212 1, 3->0 VC 0)
4118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4118    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4118    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4118    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4118    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4118    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4119    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:212 1, 3->0 VC 0) dataAvailable = 0
4119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #212 in attack.
4119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4119    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4119    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4119    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4119    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4120    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4120    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4120    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4120    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4120    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:213 0, 0->3 VC 0) collected from Input[4][0]
4121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4121    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4121    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4121    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4121    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4121    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:213 0, 0->3 VC 0)
4122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:213 0, 0->3 VC 0)
4122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:213 0, 0->3 VC 0)
4122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4122    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4122    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4122    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4122    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4122    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:213 1, 0->3 VC 0) collected from Input[4][0]
4123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:213 0, 0->3 VC 0) collected from Input[3][0]
4123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4123    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4123    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4123    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:213 1, 0->3 VC 0)
4124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:213 0, 0->3 VC 0)
4124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:213 0, 0->3 VC 0)
4124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:213 0, 0->3 VC 0)
4124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4124    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4124    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4124    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4125    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:213 1, 0->3 VC 0) collected from Input[3][0]
4125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4125    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4125    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4125    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4125    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4125    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:213 0, 0->3 VC 0) collected from Input[0][0]
4126    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:213 1, 0->3 VC 0)
4126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4126    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4126    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4126    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:213 0, 0->3 VC 0)
4126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:213 0, 0->3 VC 0)
4126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:213 0, 0->3 VC 0)
4126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:213 0, 0->3 VC 0)
4126    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4127    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4127    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4127    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4127    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4127    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4127    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:213 1, 0->3 VC 0) collected from Input[0][0]
4128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4128    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4128    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4128    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4128    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:213 1, 0->3 VC 0)
4128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:213 1, 0->3 VC 0)
4128    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4129    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4129    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4129    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4129    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4129    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4129    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:213 1, 0->3 VC 0) dataAvailable = 0
4129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #213 in attack.
4130    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4130    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4130    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4130    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4130    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4130    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4131    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4131    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4131    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4131    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4131    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4131    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:214 0, 3->0 VC 0) collected from Input[4][0]
4132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4132    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4132    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4132    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4132    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:214 0, 3->0 VC 0)
4132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:214 0, 3->0 VC 0)
4132    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:214 0, 3->0 VC 0)
4132    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4133    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4133    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4133    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:214 0, 3->0 VC 0) collected from Input[1][0]
4133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4133    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4133    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4133    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:214 1, 3->0 VC 0) collected from Input[4][0]
4134    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4134    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4134    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4134    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:214 0, 3->0 VC 0)
4134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:214 0, 3->0 VC 0)
4134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:214 0, 3->0 VC 0)
4134    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4134    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:214 1, 3->0 VC 0)
4134    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:214 0, 3->0 VC 0) collected from Input[2][0]
4135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4135    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4135    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:214 1, 3->0 VC 0) collected from Input[1][0]
4135    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:214 0, 3->0 VC 0)
4136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:214 0, 3->0 VC 0)
4136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:214 0, 3->0 VC 0)
4136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:214 0, 3->0 VC 0)
4136    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4136    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:214 1, 3->0 VC 0)
4136    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4136    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:214 1, 3->0 VC 0) collected from Input[2][0]
4137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4137    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4137    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4137    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4137    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4137    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:214 1, 3->0 VC 0)
4138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:214 1, 3->0 VC 0)
4138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4138    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4138    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4138    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4138    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4138    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4139    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:214 1, 3->0 VC 0) dataAvailable = 0
4139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #214 in attack.
4139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4139    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4139    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4139    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4139    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4140    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4140    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4140    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4140    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4140    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:215 0, 0->3 VC 0) collected from Input[4][0]
4141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4141    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
4141    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4141    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4141    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4141    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:215 0, 0->3 VC 0)
4142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:215 0, 0->3 VC 0)
4142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:215 0, 0->3 VC 0)
4142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
4142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
4142    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
4142    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4142    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4142    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4142    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
4143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:215 1, 0->3 VC 0) collected from Input[4][0]
4143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:215 0, 0->3 VC 0) collected from Input[3][0]
4143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
4143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4143    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4143    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4143    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
4144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
4144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
4144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:215 1, 0->3 VC 0)
4144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:215 0, 0->3 VC 0)
4144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:215 0, 0->3 VC 0)
4144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:215 0, 0->3 VC 0)
4144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
4144    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4144    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4144    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4145    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
4145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4145    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:215 1, 0->3 VC 0) collected from Input[3][0]
4145    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4145    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
4145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4145    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4145    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4145    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:215 0, 0->3 VC 0) collected from Input[0][0]
4146    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
4146    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:215 1, 0->3 VC 0)
4146    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4146    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
4146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
4146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
4146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
4146    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
4146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:215 0, 0->3 VC 0)
4146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:215 0, 0->3 VC 0)
4146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:215 0, 0->3 VC 0)
4146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:215 0, 0->3 VC 0)
4146    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
4147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
4147    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
4147    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
4147    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4147    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:215 1, 0->3 VC 0) collected from Input[0][0]
4148    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
4148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
4148    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
4148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:215 1, 0->3 VC 0)
4148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:215 1, 0->3 VC 0)
4148    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
4149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4149    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
4149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
4149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
4149    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
4149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
4149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
4149    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
4149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:215 1, 0->3 VC 0) dataAvailable = 0
4149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #215 in attack.
4150    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
4150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4150    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4150    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
4151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
4151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
4151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
4151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
4151    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
4151    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:216 0, 3->0 VC 0) collected from Input[4][0]
4152    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
4152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:216 0, 3->0 VC 0)
4152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:216 0, 3->0 VC 0)
4152    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:216 0, 3->0 VC 0)
4153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
4153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
4153    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:216 0, 3->0 VC 0) collected from Input[1][0]
4153    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:216 1, 3->0 VC 0) collected from Input[4][0]
4154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
4154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
4154    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
4154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:216 0, 3->0 VC 0)
4154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:216 0, 3->0 VC 0)
4154    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:216 0, 3->0 VC 0)
4154    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:216 1, 3->0 VC 0)
4155    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:216 0, 3->0 VC 0) collected from Input[2][0]
4155    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:216 1, 3->0 VC 0) collected from Input[1][0]
4156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:216 0, 3->0 VC 0)
4156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:216 0, 3->0 VC 0)
4156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:216 0, 3->0 VC 0)
4156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:216 0, 3->0 VC 0)
4156    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:216 1, 3->0 VC 0)
4157    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:216 1, 3->0 VC 0) collected from Input[2][0]
4158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:216 1, 3->0 VC 0)
4158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:216 1, 3->0 VC 0)
4159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:216 1, 3->0 VC 0) dataAvailable = 0
4159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #216 in attack.
4161    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:217 0, 0->3 VC 0) collected from Input[4][0]
4162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:217 0, 0->3 VC 0)
4162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:217 0, 0->3 VC 0)
4162    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:217 0, 0->3 VC 0)
4163    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:217 1, 0->3 VC 0) collected from Input[4][0]
4163    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:217 0, 0->3 VC 0) collected from Input[3][0]
4164    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:217 1, 0->3 VC 0)
4164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:217 0, 0->3 VC 0)
4164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:217 0, 0->3 VC 0)
4164    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:217 0, 0->3 VC 0)
4165    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:217 1, 0->3 VC 0) collected from Input[3][0]
4165    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:217 0, 0->3 VC 0) collected from Input[0][0]
4166    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:217 1, 0->3 VC 0)
4166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:217 0, 0->3 VC 0)
4166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:217 0, 0->3 VC 0)
4166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:217 0, 0->3 VC 0)
4166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:217 0, 0->3 VC 0)
4167    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:217 1, 0->3 VC 0) collected from Input[0][0]
4168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:217 1, 0->3 VC 0)
4168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:217 1, 0->3 VC 0)
4169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:217 1, 0->3 VC 0) dataAvailable = 0
4169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #217 in attack.
4171    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:218 0, 3->0 VC 0) collected from Input[4][0]
4172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:218 0, 3->0 VC 0)
4172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:218 0, 3->0 VC 0)
4172    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:218 0, 3->0 VC 0)
4173    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:218 0, 3->0 VC 0) collected from Input[1][0]
4173    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:218 1, 3->0 VC 0) collected from Input[4][0]
4174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:218 0, 3->0 VC 0)
4174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:218 0, 3->0 VC 0)
4174    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:218 0, 3->0 VC 0)
4174    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:218 1, 3->0 VC 0)
4175    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:218 0, 3->0 VC 0) collected from Input[2][0]
4175    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:218 1, 3->0 VC 0) collected from Input[1][0]
4176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:218 0, 3->0 VC 0)
4176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:218 0, 3->0 VC 0)
4176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:218 0, 3->0 VC 0)
4176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:218 0, 3->0 VC 0)
4176    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:218 1, 3->0 VC 0)
4177    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:218 1, 3->0 VC 0) collected from Input[2][0]
4178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:218 1, 3->0 VC 0)
4178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:218 1, 3->0 VC 0)
4179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:218 1, 3->0 VC 0) dataAvailable = 0
4179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #218 in attack.
4181    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:219 0, 0->3 VC 0) collected from Input[4][0]
4182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:219 0, 0->3 VC 0)
4182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:219 0, 0->3 VC 0)
4182    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:219 0, 0->3 VC 0)
4183    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:219 1, 0->3 VC 0) collected from Input[4][0]
4183    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:219 0, 0->3 VC 0) collected from Input[3][0]
4184    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:219 1, 0->3 VC 0)
4184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:219 0, 0->3 VC 0)
4184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:219 0, 0->3 VC 0)
4184    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:219 0, 0->3 VC 0)
4185    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:219 1, 0->3 VC 0) collected from Input[3][0]
4185    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:219 0, 0->3 VC 0) collected from Input[0][0]
4186    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:219 1, 0->3 VC 0)
4186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:219 0, 0->3 VC 0)
4186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:219 0, 0->3 VC 0)
4186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:219 0, 0->3 VC 0)
4186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:219 0, 0->3 VC 0)
4187    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:219 1, 0->3 VC 0) collected from Input[0][0]
4188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:219 1, 0->3 VC 0)
4188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:219 1, 0->3 VC 0)
4189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:219 1, 0->3 VC 0) dataAvailable = 0
4189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #219 in attack.
4191    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:220 0, 3->0 VC 0) collected from Input[4][0]
4192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:220 0, 3->0 VC 0)
4192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:220 0, 3->0 VC 0)
4192    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:220 0, 3->0 VC 0)
4193    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:220 0, 3->0 VC 0) collected from Input[1][0]
4193    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:220 1, 3->0 VC 0) collected from Input[4][0]
4194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:220 0, 3->0 VC 0)
4194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:220 0, 3->0 VC 0)
4194    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:220 0, 3->0 VC 0)
4194    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:220 1, 3->0 VC 0)
4195    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:220 0, 3->0 VC 0) collected from Input[2][0]
4195    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:220 1, 3->0 VC 0) collected from Input[1][0]
4196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:220 0, 3->0 VC 0)
4196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:220 0, 3->0 VC 0)
4196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:220 0, 3->0 VC 0)
4196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:220 0, 3->0 VC 0)
4196    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:220 1, 3->0 VC 0)
4197    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:220 1, 3->0 VC 0) collected from Input[2][0]
4198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:220 1, 3->0 VC 0)
4198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:220 1, 3->0 VC 0)
4199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:220 1, 3->0 VC 0) dataAvailable = 0
4199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #220 in attack.
4201    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:221 0, 0->3 VC 0) collected from Input[4][0]
4202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:221 0, 0->3 VC 0)
4202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:221 0, 0->3 VC 0)
4202    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:221 0, 0->3 VC 0)
4203    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:221 1, 0->3 VC 0) collected from Input[4][0]
4203    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:221 0, 0->3 VC 0) collected from Input[3][0]
4204    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:221 1, 0->3 VC 0)
4204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:221 0, 0->3 VC 0)
4204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:221 0, 0->3 VC 0)
4204    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:221 0, 0->3 VC 0)
4205    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:221 1, 0->3 VC 0) collected from Input[3][0]
4205    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:221 0, 0->3 VC 0) collected from Input[0][0]
4206    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:221 1, 0->3 VC 0)
4206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:221 0, 0->3 VC 0)
4206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:221 0, 0->3 VC 0)
4206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:221 0, 0->3 VC 0)
4206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:221 0, 0->3 VC 0)
4207    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:221 1, 0->3 VC 0) collected from Input[0][0]
4208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:221 1, 0->3 VC 0)
4208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:221 1, 0->3 VC 0)
4209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:221 1, 0->3 VC 0) dataAvailable = 0
4209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #221 in attack.
4211    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:222 0, 3->0 VC 0) collected from Input[4][0]
4212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:222 0, 3->0 VC 0)
4212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:222 0, 3->0 VC 0)
4212    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:222 0, 3->0 VC 0)
4213    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:222 0, 3->0 VC 0) collected from Input[1][0]
4213    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:222 1, 3->0 VC 0) collected from Input[4][0]
4214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:222 0, 3->0 VC 0)
4214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:222 0, 3->0 VC 0)
4214    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:222 0, 3->0 VC 0)
4214    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:222 1, 3->0 VC 0)
4215    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:222 0, 3->0 VC 0) collected from Input[2][0]
4215    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:222 1, 3->0 VC 0) collected from Input[1][0]
4216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:222 0, 3->0 VC 0)
4216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:222 0, 3->0 VC 0)
4216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:222 0, 3->0 VC 0)
4216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:222 0, 3->0 VC 0)
4216    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:222 1, 3->0 VC 0)
4217    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:222 1, 3->0 VC 0) collected from Input[2][0]
4218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:222 1, 3->0 VC 0)
4218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:222 1, 3->0 VC 0)
4219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:222 1, 3->0 VC 0) dataAvailable = 0
4219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #222 in attack.
4221    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:223 0, 0->3 VC 0) collected from Input[4][0]
4222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:223 0, 0->3 VC 0)
4222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:223 0, 0->3 VC 0)
4222    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:223 0, 0->3 VC 0)
4223    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:223 1, 0->3 VC 0) collected from Input[4][0]
4223    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:223 0, 0->3 VC 0) collected from Input[3][0]
4224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:223 1, 0->3 VC 0)
4224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:223 0, 0->3 VC 0)
4224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:223 0, 0->3 VC 0)
4224    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:223 0, 0->3 VC 0)
4225    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:223 1, 0->3 VC 0) collected from Input[3][0]
4225    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:223 0, 0->3 VC 0) collected from Input[0][0]
4226    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:223 1, 0->3 VC 0)
4226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:223 0, 0->3 VC 0)
4226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:223 0, 0->3 VC 0)
4226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:223 0, 0->3 VC 0)
4226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:223 0, 0->3 VC 0)
4227    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:223 1, 0->3 VC 0) collected from Input[0][0]
4228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:223 1, 0->3 VC 0)
4228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:223 1, 0->3 VC 0)
4229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:223 1, 0->3 VC 0) dataAvailable = 0
4229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #223 in attack.
4231    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:224 0, 3->0 VC 0) collected from Input[4][0]
4232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:224 0, 3->0 VC 0)
4232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:224 0, 3->0 VC 0)
4232    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:224 0, 3->0 VC 0)
4233    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:224 0, 3->0 VC 0) collected from Input[1][0]
4233    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:224 1, 3->0 VC 0) collected from Input[4][0]
4234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:224 0, 3->0 VC 0)
4234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:224 0, 3->0 VC 0)
4234    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:224 0, 3->0 VC 0)
4234    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:224 1, 3->0 VC 0)
4235    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:224 0, 3->0 VC 0) collected from Input[2][0]
4235    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:224 1, 3->0 VC 0) collected from Input[1][0]
4236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:224 0, 3->0 VC 0)
4236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:224 0, 3->0 VC 0)
4236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:224 0, 3->0 VC 0)
4236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:224 0, 3->0 VC 0)
4236    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:224 1, 3->0 VC 0)
4237    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:224 1, 3->0 VC 0) collected from Input[2][0]
4238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:224 1, 3->0 VC 0)
4238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:224 1, 3->0 VC 0)
4239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:224 1, 3->0 VC 0) dataAvailable = 0
4239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #224 in attack.
4241    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:225 0, 0->3 VC 0) collected from Input[4][0]
4242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:225 0, 0->3 VC 0)
4242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:225 0, 0->3 VC 0)
4242    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:225 0, 0->3 VC 0)
4243    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:225 1, 0->3 VC 0) collected from Input[4][0]
4243    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:225 0, 0->3 VC 0) collected from Input[3][0]
4244    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:225 1, 0->3 VC 0)
4244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:225 0, 0->3 VC 0)
4244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:225 0, 0->3 VC 0)
4244    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:225 0, 0->3 VC 0)
4245    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:225 1, 0->3 VC 0) collected from Input[3][0]
4245    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:225 0, 0->3 VC 0) collected from Input[0][0]
4246    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:225 1, 0->3 VC 0)
4246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:225 0, 0->3 VC 0)
4246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:225 0, 0->3 VC 0)
4246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:225 0, 0->3 VC 0)
4246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:225 0, 0->3 VC 0)
4247    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:225 1, 0->3 VC 0) collected from Input[0][0]
4248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:225 1, 0->3 VC 0)
4248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:225 1, 0->3 VC 0)
4249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:225 1, 0->3 VC 0) dataAvailable = 0
4249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #225 in attack.
4251    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:226 0, 3->0 VC 0) collected from Input[4][0]
4252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:226 0, 3->0 VC 0)
4252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:226 0, 3->0 VC 0)
4252    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:226 0, 3->0 VC 0)
4253    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:226 0, 3->0 VC 0) collected from Input[1][0]
4253    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:226 1, 3->0 VC 0) collected from Input[4][0]
4254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:226 0, 3->0 VC 0)
4254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:226 0, 3->0 VC 0)
4254    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:226 0, 3->0 VC 0)
4254    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:226 1, 3->0 VC 0)
4255    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:226 0, 3->0 VC 0) collected from Input[2][0]
4255    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:226 1, 3->0 VC 0) collected from Input[1][0]
4256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:226 0, 3->0 VC 0)
4256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:226 0, 3->0 VC 0)
4256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:226 0, 3->0 VC 0)
4256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:226 0, 3->0 VC 0)
4256    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:226 1, 3->0 VC 0)
4257    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:226 1, 3->0 VC 0) collected from Input[2][0]
4258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:226 1, 3->0 VC 0)
4258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:226 1, 3->0 VC 0)
4259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:226 1, 3->0 VC 0) dataAvailable = 0
4259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #226 in attack.
4261    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:227 0, 0->3 VC 0) collected from Input[4][0]
4262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:227 0, 0->3 VC 0)
4262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:227 0, 0->3 VC 0)
4262    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:227 0, 0->3 VC 0)
4263    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:227 1, 0->3 VC 0) collected from Input[4][0]
4263    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:227 0, 0->3 VC 0) collected from Input[3][0]
4264    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:227 1, 0->3 VC 0)
4264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:227 0, 0->3 VC 0)
4264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:227 0, 0->3 VC 0)
4264    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:227 0, 0->3 VC 0)
4265    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:227 1, 0->3 VC 0) collected from Input[3][0]
4265    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:227 0, 0->3 VC 0) collected from Input[0][0]
4266    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:227 1, 0->3 VC 0)
4266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:227 0, 0->3 VC 0)
4266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:227 0, 0->3 VC 0)
4266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:227 0, 0->3 VC 0)
4266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:227 0, 0->3 VC 0)
4267    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:227 1, 0->3 VC 0) collected from Input[0][0]
4268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:227 1, 0->3 VC 0)
4268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:227 1, 0->3 VC 0)
4269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:227 1, 0->3 VC 0) dataAvailable = 0
4269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #227 in attack.
4271    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:228 0, 3->0 VC 0) collected from Input[4][0]
4272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:228 0, 3->0 VC 0)
4272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:228 0, 3->0 VC 0)
4272    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:228 0, 3->0 VC 0)
4273    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:228 0, 3->0 VC 0) collected from Input[1][0]
4273    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:228 1, 3->0 VC 0) collected from Input[4][0]
4274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:228 0, 3->0 VC 0)
4274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:228 0, 3->0 VC 0)
4274    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:228 0, 3->0 VC 0)
4274    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:228 1, 3->0 VC 0)
4275    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:228 0, 3->0 VC 0) collected from Input[2][0]
4275    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:228 1, 3->0 VC 0) collected from Input[1][0]
4276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:228 0, 3->0 VC 0)
4276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:228 0, 3->0 VC 0)
4276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:228 0, 3->0 VC 0)
4276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:228 0, 3->0 VC 0)
4276    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:228 1, 3->0 VC 0)
4277    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:228 1, 3->0 VC 0) collected from Input[2][0]
4278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:228 1, 3->0 VC 0)
4278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:228 1, 3->0 VC 0)
4279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:228 1, 3->0 VC 0) dataAvailable = 0
4279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #228 in attack.
4281    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:229 0, 0->3 VC 0) collected from Input[4][0]
4282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:229 0, 0->3 VC 0)
4282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:229 0, 0->3 VC 0)
4282    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:229 0, 0->3 VC 0)
4283    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:229 1, 0->3 VC 0) collected from Input[4][0]
4283    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:229 0, 0->3 VC 0) collected from Input[3][0]
4284    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:229 1, 0->3 VC 0)
4284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:229 0, 0->3 VC 0)
4284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:229 0, 0->3 VC 0)
4284    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:229 0, 0->3 VC 0)
4285    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:229 1, 0->3 VC 0) collected from Input[3][0]
4285    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:229 0, 0->3 VC 0) collected from Input[0][0]
4286    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:229 1, 0->3 VC 0)
4286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:229 0, 0->3 VC 0)
4286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:229 0, 0->3 VC 0)
4286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:229 0, 0->3 VC 0)
4286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:229 0, 0->3 VC 0)
4287    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:229 1, 0->3 VC 0) collected from Input[0][0]
4288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:229 1, 0->3 VC 0)
4288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:229 1, 0->3 VC 0)
4289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:229 1, 0->3 VC 0) dataAvailable = 0
4289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #229 in attack.
4291    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:230 0, 3->0 VC 0) collected from Input[4][0]
4292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:230 0, 3->0 VC 0)
4292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:230 0, 3->0 VC 0)
4292    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:230 0, 3->0 VC 0)
4293    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:230 0, 3->0 VC 0) collected from Input[1][0]
4293    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:230 1, 3->0 VC 0) collected from Input[4][0]
4294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:230 0, 3->0 VC 0)
4294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:230 0, 3->0 VC 0)
4294    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:230 0, 3->0 VC 0)
4294    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:230 1, 3->0 VC 0)
4295    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:230 0, 3->0 VC 0) collected from Input[2][0]
4295    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:230 1, 3->0 VC 0) collected from Input[1][0]
4296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:230 0, 3->0 VC 0)
4296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:230 0, 3->0 VC 0)
4296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:230 0, 3->0 VC 0)
4296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:230 0, 3->0 VC 0)
4296    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:230 1, 3->0 VC 0)
4297    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:230 1, 3->0 VC 0) collected from Input[2][0]
4298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:230 1, 3->0 VC 0)
4298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:230 1, 3->0 VC 0)
4299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:230 1, 3->0 VC 0) dataAvailable = 0
4299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #230 in attack.
4301    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:231 0, 0->3 VC 0) collected from Input[4][0]
4302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:231 0, 0->3 VC 0)
4302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:231 0, 0->3 VC 0)
4302    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:231 0, 0->3 VC 0)
4303    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:231 1, 0->3 VC 0) collected from Input[4][0]
4303    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:231 0, 0->3 VC 0) collected from Input[3][0]
4304    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:231 1, 0->3 VC 0)
4304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:231 0, 0->3 VC 0)
4304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:231 0, 0->3 VC 0)
4304    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:231 0, 0->3 VC 0)
4305    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:231 1, 0->3 VC 0) collected from Input[3][0]
4305    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:231 0, 0->3 VC 0) collected from Input[0][0]
4306    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:231 1, 0->3 VC 0)
4306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:231 0, 0->3 VC 0)
4306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:231 0, 0->3 VC 0)
4306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:231 0, 0->3 VC 0)
4306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:231 0, 0->3 VC 0)
4307    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:231 1, 0->3 VC 0) collected from Input[0][0]
4308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:231 1, 0->3 VC 0)
4308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:231 1, 0->3 VC 0)
4309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:231 1, 0->3 VC 0) dataAvailable = 0
4309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #231 in attack.
4311    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:232 0, 3->0 VC 0) collected from Input[4][0]
4312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:232 0, 3->0 VC 0)
4312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:232 0, 3->0 VC 0)
4312    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:232 0, 3->0 VC 0)
4313    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:232 0, 3->0 VC 0) collected from Input[1][0]
4313    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:232 1, 3->0 VC 0) collected from Input[4][0]
4314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:232 0, 3->0 VC 0)
4314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:232 0, 3->0 VC 0)
4314    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:232 0, 3->0 VC 0)
4314    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:232 1, 3->0 VC 0)
4315    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:232 0, 3->0 VC 0) collected from Input[2][0]
4315    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:232 1, 3->0 VC 0) collected from Input[1][0]
4316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:232 0, 3->0 VC 0)
4316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:232 0, 3->0 VC 0)
4316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:232 0, 3->0 VC 0)
4316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:232 0, 3->0 VC 0)
4316    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:232 1, 3->0 VC 0)
4317    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:232 1, 3->0 VC 0) collected from Input[2][0]
4318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:232 1, 3->0 VC 0)
4318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:232 1, 3->0 VC 0)
4319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:232 1, 3->0 VC 0) dataAvailable = 0
4319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #232 in attack.
4321    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:233 0, 0->3 VC 0) collected from Input[4][0]
4322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:233 0, 0->3 VC 0)
4322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:233 0, 0->3 VC 0)
4322    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:233 0, 0->3 VC 0)
4323    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:233 1, 0->3 VC 0) collected from Input[4][0]
4323    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:233 0, 0->3 VC 0) collected from Input[3][0]
4324    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:233 1, 0->3 VC 0)
4324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:233 0, 0->3 VC 0)
4324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:233 0, 0->3 VC 0)
4324    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:233 0, 0->3 VC 0)
4325    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:233 1, 0->3 VC 0) collected from Input[3][0]
4325    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:233 0, 0->3 VC 0) collected from Input[0][0]
4326    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:233 1, 0->3 VC 0)
4326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:233 0, 0->3 VC 0)
4326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:233 0, 0->3 VC 0)
4326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:233 0, 0->3 VC 0)
4326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:233 0, 0->3 VC 0)
4327    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:233 1, 0->3 VC 0) collected from Input[0][0]
4328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:233 1, 0->3 VC 0)
4328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:233 1, 0->3 VC 0)
4329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:233 1, 0->3 VC 0) dataAvailable = 0
4329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #233 in attack.
4331    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:234 0, 3->0 VC 0) collected from Input[4][0]
4332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:234 0, 3->0 VC 0)
4332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:234 0, 3->0 VC 0)
4332    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:234 0, 3->0 VC 0)
4333    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:234 0, 3->0 VC 0) collected from Input[1][0]
4333    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:234 1, 3->0 VC 0) collected from Input[4][0]
4334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:234 0, 3->0 VC 0)
4334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:234 0, 3->0 VC 0)
4334    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:234 0, 3->0 VC 0)
4334    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:234 1, 3->0 VC 0)
4335    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:234 0, 3->0 VC 0) collected from Input[2][0]
4335    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:234 1, 3->0 VC 0) collected from Input[1][0]
4336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:234 0, 3->0 VC 0)
4336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:234 0, 3->0 VC 0)
4336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:234 0, 3->0 VC 0)
4336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:234 0, 3->0 VC 0)
4336    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:234 1, 3->0 VC 0)
4337    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:234 1, 3->0 VC 0) collected from Input[2][0]
4338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:234 1, 3->0 VC 0)
4338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:234 1, 3->0 VC 0)
4339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:234 1, 3->0 VC 0) dataAvailable = 0
4339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #234 in attack.
4341    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:235 0, 0->3 VC 0) collected from Input[4][0]
4342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:235 0, 0->3 VC 0)
4342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:235 0, 0->3 VC 0)
4342    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:235 0, 0->3 VC 0)
4343    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:235 1, 0->3 VC 0) collected from Input[4][0]
4343    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:235 0, 0->3 VC 0) collected from Input[3][0]
4344    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:235 1, 0->3 VC 0)
4344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:235 0, 0->3 VC 0)
4344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:235 0, 0->3 VC 0)
4344    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:235 0, 0->3 VC 0)
4345    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:235 1, 0->3 VC 0) collected from Input[3][0]
4345    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:235 0, 0->3 VC 0) collected from Input[0][0]
4346    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:235 1, 0->3 VC 0)
4346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:235 0, 0->3 VC 0)
4346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:235 0, 0->3 VC 0)
4346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:235 0, 0->3 VC 0)
4346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:235 0, 0->3 VC 0)
4347    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:235 1, 0->3 VC 0) collected from Input[0][0]
4348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:235 1, 0->3 VC 0)
4348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:235 1, 0->3 VC 0)
4349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:235 1, 0->3 VC 0) dataAvailable = 0
4349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #235 in attack.
4351    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:236 0, 3->0 VC 0) collected from Input[4][0]
4352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:236 0, 3->0 VC 0)
4352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:236 0, 3->0 VC 0)
4352    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:236 0, 3->0 VC 0)
4353    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:236 0, 3->0 VC 0) collected from Input[1][0]
4353    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:236 1, 3->0 VC 0) collected from Input[4][0]
4354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:236 0, 3->0 VC 0)
4354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:236 0, 3->0 VC 0)
4354    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:236 0, 3->0 VC 0)
4354    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:236 1, 3->0 VC 0)
4355    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:236 0, 3->0 VC 0) collected from Input[2][0]
4355    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:236 1, 3->0 VC 0) collected from Input[1][0]
4356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:236 0, 3->0 VC 0)
4356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:236 0, 3->0 VC 0)
4356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:236 0, 3->0 VC 0)
4356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:236 0, 3->0 VC 0)
4356    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:236 1, 3->0 VC 0)
4357    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:236 1, 3->0 VC 0) collected from Input[2][0]
4358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:236 1, 3->0 VC 0)
4358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:236 1, 3->0 VC 0)
4359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:236 1, 3->0 VC 0) dataAvailable = 0
4359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #236 in attack.
4361    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:237 0, 0->3 VC 0) collected from Input[4][0]
4362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:237 0, 0->3 VC 0)
4362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:237 0, 0->3 VC 0)
4362    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:237 0, 0->3 VC 0)
4363    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:237 1, 0->3 VC 0) collected from Input[4][0]
4363    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:237 0, 0->3 VC 0) collected from Input[3][0]
4364    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:237 1, 0->3 VC 0)
4364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:237 0, 0->3 VC 0)
4364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:237 0, 0->3 VC 0)
4364    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:237 0, 0->3 VC 0)
4365    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:237 1, 0->3 VC 0) collected from Input[3][0]
4365    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:237 0, 0->3 VC 0) collected from Input[0][0]
4366    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:237 1, 0->3 VC 0)
4366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:237 0, 0->3 VC 0)
4366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:237 0, 0->3 VC 0)
4366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:237 0, 0->3 VC 0)
4366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:237 0, 0->3 VC 0)
4367    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:237 1, 0->3 VC 0) collected from Input[0][0]
4368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:237 1, 0->3 VC 0)
4368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:237 1, 0->3 VC 0)
4369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:237 1, 0->3 VC 0) dataAvailable = 0
4369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #237 in attack.
4371    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:238 0, 3->0 VC 0) collected from Input[4][0]
4372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:238 0, 3->0 VC 0)
4372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:238 0, 3->0 VC 0)
4372    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:238 0, 3->0 VC 0)
4373    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:238 0, 3->0 VC 0) collected from Input[1][0]
4373    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:238 1, 3->0 VC 0) collected from Input[4][0]
4374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:238 0, 3->0 VC 0)
4374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:238 0, 3->0 VC 0)
4374    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:238 0, 3->0 VC 0)
4374    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:238 1, 3->0 VC 0)
4375    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:238 0, 3->0 VC 0) collected from Input[2][0]
4375    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:238 1, 3->0 VC 0) collected from Input[1][0]
4376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:238 0, 3->0 VC 0)
4376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:238 0, 3->0 VC 0)
4376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:238 0, 3->0 VC 0)
4376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:238 0, 3->0 VC 0)
4376    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:238 1, 3->0 VC 0)
4377    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:238 1, 3->0 VC 0) collected from Input[2][0]
4378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:238 1, 3->0 VC 0)
4378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:238 1, 3->0 VC 0)
4379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:238 1, 3->0 VC 0) dataAvailable = 0
4379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #238 in attack.
4381    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:239 0, 0->3 VC 0) collected from Input[4][0]
4382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:239 0, 0->3 VC 0)
4382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:239 0, 0->3 VC 0)
4382    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:239 0, 0->3 VC 0)
4383    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:239 1, 0->3 VC 0) collected from Input[4][0]
4383    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:239 0, 0->3 VC 0) collected from Input[3][0]
4384    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:239 1, 0->3 VC 0)
4384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:239 0, 0->3 VC 0)
4384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:239 0, 0->3 VC 0)
4384    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:239 0, 0->3 VC 0)
4385    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:239 1, 0->3 VC 0) collected from Input[3][0]
4385    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:239 0, 0->3 VC 0) collected from Input[0][0]
4386    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:239 1, 0->3 VC 0)
4386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:239 0, 0->3 VC 0)
4386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:239 0, 0->3 VC 0)
4386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:239 0, 0->3 VC 0)
4386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:239 0, 0->3 VC 0)
4387    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:239 1, 0->3 VC 0) collected from Input[0][0]
4388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:239 1, 0->3 VC 0)
4388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:239 1, 0->3 VC 0)
4389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:239 1, 0->3 VC 0) dataAvailable = 0
4389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #239 in attack.
4391    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:240 0, 3->0 VC 0) collected from Input[4][0]
4392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:240 0, 3->0 VC 0)
4392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:240 0, 3->0 VC 0)
4392    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:240 0, 3->0 VC 0)
4393    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:240 0, 3->0 VC 0) collected from Input[1][0]
4393    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:240 1, 3->0 VC 0) collected from Input[4][0]
4394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:240 0, 3->0 VC 0)
4394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:240 0, 3->0 VC 0)
4394    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:240 0, 3->0 VC 0)
4394    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:240 1, 3->0 VC 0)
4395    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:240 0, 3->0 VC 0) collected from Input[2][0]
4395    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:240 1, 3->0 VC 0) collected from Input[1][0]
4396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:240 0, 3->0 VC 0)
4396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:240 0, 3->0 VC 0)
4396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:240 0, 3->0 VC 0)
4396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:240 0, 3->0 VC 0)
4396    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:240 1, 3->0 VC 0)
4397    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:240 1, 3->0 VC 0) collected from Input[2][0]
4398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:240 1, 3->0 VC 0)
4398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:240 1, 3->0 VC 0)
4399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:240 1, 3->0 VC 0) dataAvailable = 0
4399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #240 in attack.
4401    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:241 0, 0->3 VC 0) collected from Input[4][0]
4402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:241 0, 0->3 VC 0)
4402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:241 0, 0->3 VC 0)
4402    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:241 0, 0->3 VC 0)
4403    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:241 1, 0->3 VC 0) collected from Input[4][0]
4403    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:241 0, 0->3 VC 0) collected from Input[3][0]
4404    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:241 1, 0->3 VC 0)
4404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:241 0, 0->3 VC 0)
4404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:241 0, 0->3 VC 0)
4404    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:241 0, 0->3 VC 0)
4405    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:241 1, 0->3 VC 0) collected from Input[3][0]
4405    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:241 0, 0->3 VC 0) collected from Input[0][0]
4406    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:241 1, 0->3 VC 0)
4406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:241 0, 0->3 VC 0)
4406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:241 0, 0->3 VC 0)
4406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:241 0, 0->3 VC 0)
4406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:241 0, 0->3 VC 0)
4407    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:241 1, 0->3 VC 0) collected from Input[0][0]
4408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:241 1, 0->3 VC 0)
4408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:241 1, 0->3 VC 0)
4409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:241 1, 0->3 VC 0) dataAvailable = 0
4409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #241 in attack.
4411    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:242 0, 3->0 VC 0) collected from Input[4][0]
4412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:242 0, 3->0 VC 0)
4412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:242 0, 3->0 VC 0)
4412    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:242 0, 3->0 VC 0)
4413    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:242 0, 3->0 VC 0) collected from Input[1][0]
4413    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:242 1, 3->0 VC 0) collected from Input[4][0]
4414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:242 0, 3->0 VC 0)
4414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:242 0, 3->0 VC 0)
4414    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:242 0, 3->0 VC 0)
4414    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:242 1, 3->0 VC 0)
4415    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:242 0, 3->0 VC 0) collected from Input[2][0]
4415    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:242 1, 3->0 VC 0) collected from Input[1][0]
4416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:242 0, 3->0 VC 0)
4416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:242 0, 3->0 VC 0)
4416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:242 0, 3->0 VC 0)
4416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:242 0, 3->0 VC 0)
4416    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:242 1, 3->0 VC 0)
4417    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:242 1, 3->0 VC 0) collected from Input[2][0]
4418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:242 1, 3->0 VC 0)
4418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:242 1, 3->0 VC 0)
4419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:242 1, 3->0 VC 0) dataAvailable = 0
4419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #242 in attack.
4421    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:243 0, 0->3 VC 0) collected from Input[4][0]
4422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:243 0, 0->3 VC 0)
4422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:243 0, 0->3 VC 0)
4422    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:243 0, 0->3 VC 0)
4423    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:243 1, 0->3 VC 0) collected from Input[4][0]
4423    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:243 0, 0->3 VC 0) collected from Input[3][0]
4424    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:243 1, 0->3 VC 0)
4424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:243 0, 0->3 VC 0)
4424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:243 0, 0->3 VC 0)
4424    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:243 0, 0->3 VC 0)
4425    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:243 1, 0->3 VC 0) collected from Input[3][0]
4425    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:243 0, 0->3 VC 0) collected from Input[0][0]
4426    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:243 1, 0->3 VC 0)
4426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:243 0, 0->3 VC 0)
4426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:243 0, 0->3 VC 0)
4426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:243 0, 0->3 VC 0)
4426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:243 0, 0->3 VC 0)
4427    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:243 1, 0->3 VC 0) collected from Input[0][0]
4428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:243 1, 0->3 VC 0)
4428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:243 1, 0->3 VC 0)
4429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:243 1, 0->3 VC 0) dataAvailable = 0
4429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #243 in attack.
4431    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:244 0, 3->0 VC 0) collected from Input[4][0]
4432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:244 0, 3->0 VC 0)
4432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:244 0, 3->0 VC 0)
4432    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:244 0, 3->0 VC 0)
4433    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:244 0, 3->0 VC 0) collected from Input[1][0]
4433    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:244 1, 3->0 VC 0) collected from Input[4][0]
4434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:244 0, 3->0 VC 0)
4434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:244 0, 3->0 VC 0)
4434    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:244 0, 3->0 VC 0)
4434    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:244 1, 3->0 VC 0)
4435    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:244 0, 3->0 VC 0) collected from Input[2][0]
4435    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:244 1, 3->0 VC 0) collected from Input[1][0]
4436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:244 0, 3->0 VC 0)
4436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:244 0, 3->0 VC 0)
4436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:244 0, 3->0 VC 0)
4436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:244 0, 3->0 VC 0)
4436    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:244 1, 3->0 VC 0)
4437    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:244 1, 3->0 VC 0) collected from Input[2][0]
4438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:244 1, 3->0 VC 0)
4438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:244 1, 3->0 VC 0)
4439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:244 1, 3->0 VC 0) dataAvailable = 0
4439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #244 in attack.
4441    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:245 0, 0->3 VC 0) collected from Input[4][0]
4442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:245 0, 0->3 VC 0)
4442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:245 0, 0->3 VC 0)
4442    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:245 0, 0->3 VC 0)
4443    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:245 1, 0->3 VC 0) collected from Input[4][0]
4443    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:245 0, 0->3 VC 0) collected from Input[3][0]
4444    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:245 1, 0->3 VC 0)
4444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:245 0, 0->3 VC 0)
4444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:245 0, 0->3 VC 0)
4444    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:245 0, 0->3 VC 0)
4445    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:245 1, 0->3 VC 0) collected from Input[3][0]
4445    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:245 0, 0->3 VC 0) collected from Input[0][0]
4446    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:245 1, 0->3 VC 0)
4446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:245 0, 0->3 VC 0)
4446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:245 0, 0->3 VC 0)
4446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:245 0, 0->3 VC 0)
4446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:245 0, 0->3 VC 0)
4447    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:245 1, 0->3 VC 0) collected from Input[0][0]
4448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:245 1, 0->3 VC 0)
4448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:245 1, 0->3 VC 0)
4449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:245 1, 0->3 VC 0) dataAvailable = 0
4449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #245 in attack.
4451    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:246 0, 3->0 VC 0) collected from Input[4][0]
4452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:246 0, 3->0 VC 0)
4452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:246 0, 3->0 VC 0)
4452    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:246 0, 3->0 VC 0)
4453    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:246 0, 3->0 VC 0) collected from Input[1][0]
4453    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:246 1, 3->0 VC 0) collected from Input[4][0]
4454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:246 0, 3->0 VC 0)
4454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:246 0, 3->0 VC 0)
4454    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:246 0, 3->0 VC 0)
4454    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:246 1, 3->0 VC 0)
4455    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:246 0, 3->0 VC 0) collected from Input[2][0]
4455    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:246 1, 3->0 VC 0) collected from Input[1][0]
4456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:246 0, 3->0 VC 0)
4456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:246 0, 3->0 VC 0)
4456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:246 0, 3->0 VC 0)
4456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:246 0, 3->0 VC 0)
4456    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:246 1, 3->0 VC 0)
4457    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:246 1, 3->0 VC 0) collected from Input[2][0]
4458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:246 1, 3->0 VC 0)
4458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:246 1, 3->0 VC 0)
4459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:246 1, 3->0 VC 0) dataAvailable = 0
4459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #246 in attack.
4461    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:247 0, 0->3 VC 0) collected from Input[4][0]
4462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:247 0, 0->3 VC 0)
4462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:247 0, 0->3 VC 0)
4462    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:247 0, 0->3 VC 0)
4463    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:247 1, 0->3 VC 0) collected from Input[4][0]
4463    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:247 0, 0->3 VC 0) collected from Input[3][0]
4464    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:247 1, 0->3 VC 0)
4464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:247 0, 0->3 VC 0)
4464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:247 0, 0->3 VC 0)
4464    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:247 0, 0->3 VC 0)
4465    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:247 1, 0->3 VC 0) collected from Input[3][0]
4465    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:247 0, 0->3 VC 0) collected from Input[0][0]
4466    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:247 1, 0->3 VC 0)
4466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:247 0, 0->3 VC 0)
4466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:247 0, 0->3 VC 0)
4466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:247 0, 0->3 VC 0)
4466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:247 0, 0->3 VC 0)
4467    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:247 1, 0->3 VC 0) collected from Input[0][0]
4468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:247 1, 0->3 VC 0)
4468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:247 1, 0->3 VC 0)
4469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:247 1, 0->3 VC 0) dataAvailable = 0
4469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #247 in attack.
4471    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:248 0, 3->0 VC 0) collected from Input[4][0]
4472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:248 0, 3->0 VC 0)
4472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:248 0, 3->0 VC 0)
4472    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:248 0, 3->0 VC 0)
4473    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:248 0, 3->0 VC 0) collected from Input[1][0]
4473    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:248 1, 3->0 VC 0) collected from Input[4][0]
4474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:248 0, 3->0 VC 0)
4474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:248 0, 3->0 VC 0)
4474    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:248 0, 3->0 VC 0)
4474    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:248 1, 3->0 VC 0)
4475    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:248 0, 3->0 VC 0) collected from Input[2][0]
4475    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:248 1, 3->0 VC 0) collected from Input[1][0]
4476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:248 0, 3->0 VC 0)
4476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:248 0, 3->0 VC 0)
4476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:248 0, 3->0 VC 0)
4476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:248 0, 3->0 VC 0)
4476    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:248 1, 3->0 VC 0)
4477    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:248 1, 3->0 VC 0) collected from Input[2][0]
4478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:248 1, 3->0 VC 0)
4478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:248 1, 3->0 VC 0)
4479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:248 1, 3->0 VC 0) dataAvailable = 0
4479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #248 in attack.
4481    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:249 0, 0->3 VC 0) collected from Input[4][0]
4482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:249 0, 0->3 VC 0)
4482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:249 0, 0->3 VC 0)
4482    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:249 0, 0->3 VC 0)
4483    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:249 1, 0->3 VC 0) collected from Input[4][0]
4483    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:249 0, 0->3 VC 0) collected from Input[3][0]
4484    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:249 1, 0->3 VC 0)
4484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:249 0, 0->3 VC 0)
4484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:249 0, 0->3 VC 0)
4484    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:249 0, 0->3 VC 0)
4485    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:249 1, 0->3 VC 0) collected from Input[3][0]
4485    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:249 0, 0->3 VC 0) collected from Input[0][0]
4486    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:249 1, 0->3 VC 0)
4486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:249 0, 0->3 VC 0)
4486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:249 0, 0->3 VC 0)
4486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:249 0, 0->3 VC 0)
4486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:249 0, 0->3 VC 0)
4487    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:249 1, 0->3 VC 0) collected from Input[0][0]
4488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:249 1, 0->3 VC 0)
4488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:249 1, 0->3 VC 0)
4489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:249 1, 0->3 VC 0) dataAvailable = 0
4489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #249 in attack.
4491    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:250 0, 3->0 VC 0) collected from Input[4][0]
4492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:250 0, 3->0 VC 0)
4492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:250 0, 3->0 VC 0)
4492    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:250 0, 3->0 VC 0)
4493    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:250 0, 3->0 VC 0) collected from Input[1][0]
4493    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:250 1, 3->0 VC 0) collected from Input[4][0]
4494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:250 0, 3->0 VC 0)
4494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:250 0, 3->0 VC 0)
4494    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:250 0, 3->0 VC 0)
4494    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:250 1, 3->0 VC 0)
4495    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:250 0, 3->0 VC 0) collected from Input[2][0]
4495    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:250 1, 3->0 VC 0) collected from Input[1][0]
4496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:250 0, 3->0 VC 0)
4496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:250 0, 3->0 VC 0)
4496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:250 0, 3->0 VC 0)
4496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:250 0, 3->0 VC 0)
4496    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:250 1, 3->0 VC 0)
4497    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:250 1, 3->0 VC 0) collected from Input[2][0]
4498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:250 1, 3->0 VC 0)
4498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:250 1, 3->0 VC 0)
4499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:250 1, 3->0 VC 0) dataAvailable = 0
4499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #250 in attack.
4501    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:251 0, 0->3 VC 0) collected from Input[4][0]
4502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:251 0, 0->3 VC 0)
4502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:251 0, 0->3 VC 0)
4502    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:251 0, 0->3 VC 0)
4503    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:251 1, 0->3 VC 0) collected from Input[4][0]
4503    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:251 0, 0->3 VC 0) collected from Input[3][0]
4504    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:251 1, 0->3 VC 0)
4504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:251 0, 0->3 VC 0)
4504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:251 0, 0->3 VC 0)
4504    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:251 0, 0->3 VC 0)
4505    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:251 1, 0->3 VC 0) collected from Input[3][0]
4505    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:251 0, 0->3 VC 0) collected from Input[0][0]
4506    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:251 1, 0->3 VC 0)
4506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:251 0, 0->3 VC 0)
4506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:251 0, 0->3 VC 0)
4506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:251 0, 0->3 VC 0)
4506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:251 0, 0->3 VC 0)
4507    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:251 1, 0->3 VC 0) collected from Input[0][0]
4508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:251 1, 0->3 VC 0)
4508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:251 1, 0->3 VC 0)
4509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:251 1, 0->3 VC 0) dataAvailable = 0
4509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #251 in attack.
4511    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:252 0, 3->0 VC 0) collected from Input[4][0]
4512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:252 0, 3->0 VC 0)
4512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:252 0, 3->0 VC 0)
4512    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:252 0, 3->0 VC 0)
4513    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:252 0, 3->0 VC 0) collected from Input[1][0]
4513    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:252 1, 3->0 VC 0) collected from Input[4][0]
4514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:252 0, 3->0 VC 0)
4514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:252 0, 3->0 VC 0)
4514    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:252 0, 3->0 VC 0)
4514    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:252 1, 3->0 VC 0)
4515    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:252 0, 3->0 VC 0) collected from Input[2][0]
4515    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:252 1, 3->0 VC 0) collected from Input[1][0]
4516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:252 0, 3->0 VC 0)
4516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:252 0, 3->0 VC 0)
4516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:252 0, 3->0 VC 0)
4516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:252 0, 3->0 VC 0)
4516    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:252 1, 3->0 VC 0)
4517    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:252 1, 3->0 VC 0) collected from Input[2][0]
4518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:252 1, 3->0 VC 0)
4518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:252 1, 3->0 VC 0)
4519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:252 1, 3->0 VC 0) dataAvailable = 0
4519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #252 in attack.
4521    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:253 0, 0->3 VC 0) collected from Input[4][0]
4522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:253 0, 0->3 VC 0)
4522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:253 0, 0->3 VC 0)
4522    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:253 0, 0->3 VC 0)
4523    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:253 1, 0->3 VC 0) collected from Input[4][0]
4523    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:253 0, 0->3 VC 0) collected from Input[3][0]
4524    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:253 1, 0->3 VC 0)
4524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:253 0, 0->3 VC 0)
4524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:253 0, 0->3 VC 0)
4524    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:253 0, 0->3 VC 0)
4525    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:253 1, 0->3 VC 0) collected from Input[3][0]
4525    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:253 0, 0->3 VC 0) collected from Input[0][0]
4526    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:253 1, 0->3 VC 0)
4526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:253 0, 0->3 VC 0)
4526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:253 0, 0->3 VC 0)
4526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:253 0, 0->3 VC 0)
4526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:253 0, 0->3 VC 0)
4527    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:253 1, 0->3 VC 0) collected from Input[0][0]
4528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:253 1, 0->3 VC 0)
4528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:253 1, 0->3 VC 0)
4529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:253 1, 0->3 VC 0) dataAvailable = 0
4529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #253 in attack.
4531    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:254 0, 3->0 VC 0) collected from Input[4][0]
4532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:254 0, 3->0 VC 0)
4532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:254 0, 3->0 VC 0)
4532    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:254 0, 3->0 VC 0)
4533    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:254 0, 3->0 VC 0) collected from Input[1][0]
4533    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:254 1, 3->0 VC 0) collected from Input[4][0]
4534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:254 0, 3->0 VC 0)
4534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:254 0, 3->0 VC 0)
4534    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:254 0, 3->0 VC 0)
4534    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:254 1, 3->0 VC 0)
4535    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:254 0, 3->0 VC 0) collected from Input[2][0]
4535    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:254 1, 3->0 VC 0) collected from Input[1][0]
4536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:254 0, 3->0 VC 0)
4536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:254 0, 3->0 VC 0)
4536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:254 0, 3->0 VC 0)
4536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:254 0, 3->0 VC 0)
4536    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:254 1, 3->0 VC 0)
4537    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:254 1, 3->0 VC 0) collected from Input[2][0]
4538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:254 1, 3->0 VC 0)
4538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:254 1, 3->0 VC 0)
4539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:254 1, 3->0 VC 0) dataAvailable = 0
4539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #254 in attack.
4541    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:255 0, 0->3 VC 0) collected from Input[4][0]
4542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:255 0, 0->3 VC 0)
4542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:255 0, 0->3 VC 0)
4542    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:255 0, 0->3 VC 0)
4543    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:255 1, 0->3 VC 0) collected from Input[4][0]
4543    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:255 0, 0->3 VC 0) collected from Input[3][0]
4544    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:255 1, 0->3 VC 0)
4544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:255 0, 0->3 VC 0)
4544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:255 0, 0->3 VC 0)
4544    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:255 0, 0->3 VC 0)
4545    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:255 1, 0->3 VC 0) collected from Input[3][0]
4545    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:255 0, 0->3 VC 0) collected from Input[0][0]
4546    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:255 1, 0->3 VC 0)
4546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:255 0, 0->3 VC 0)
4546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:255 0, 0->3 VC 0)
4546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:255 0, 0->3 VC 0)
4546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:255 0, 0->3 VC 0)
4547    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:255 1, 0->3 VC 0) collected from Input[0][0]
4548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:255 1, 0->3 VC 0)
4548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:255 1, 0->3 VC 0)
4549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:255 1, 0->3 VC 0) dataAvailable = 0
4549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #255 in attack.
4551    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:256 0, 3->0 VC 0) collected from Input[4][0]
4552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:256 0, 3->0 VC 0)
4552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:256 0, 3->0 VC 0)
4552    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:256 0, 3->0 VC 0)
4553    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:256 0, 3->0 VC 0) collected from Input[1][0]
4553    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:256 1, 3->0 VC 0) collected from Input[4][0]
4554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:256 0, 3->0 VC 0)
4554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:256 0, 3->0 VC 0)
4554    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:256 0, 3->0 VC 0)
4554    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:256 1, 3->0 VC 0)
4555    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:256 0, 3->0 VC 0) collected from Input[2][0]
4555    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:256 1, 3->0 VC 0) collected from Input[1][0]
4556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:256 0, 3->0 VC 0)
4556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:256 0, 3->0 VC 0)
4556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:256 0, 3->0 VC 0)
4556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:256 0, 3->0 VC 0)
4556    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:256 1, 3->0 VC 0)
4557    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:256 1, 3->0 VC 0) collected from Input[2][0]
4558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:256 1, 3->0 VC 0)
4558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:256 1, 3->0 VC 0)
4559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:256 1, 3->0 VC 0) dataAvailable = 0
4559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #256 in attack.
4561    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:257 0, 0->3 VC 0) collected from Input[4][0]
4562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:257 0, 0->3 VC 0)
4562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:257 0, 0->3 VC 0)
4562    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:257 0, 0->3 VC 0)
4563    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:257 1, 0->3 VC 0) collected from Input[4][0]
4563    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:257 0, 0->3 VC 0) collected from Input[3][0]
4564    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:257 1, 0->3 VC 0)
4564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:257 0, 0->3 VC 0)
4564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:257 0, 0->3 VC 0)
4564    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:257 0, 0->3 VC 0)
4565    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:257 1, 0->3 VC 0) collected from Input[3][0]
4565    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:257 0, 0->3 VC 0) collected from Input[0][0]
4566    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:257 1, 0->3 VC 0)
4566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:257 0, 0->3 VC 0)
4566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:257 0, 0->3 VC 0)
4566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:257 0, 0->3 VC 0)
4566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:257 0, 0->3 VC 0)
4567    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:257 1, 0->3 VC 0) collected from Input[0][0]
4568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:257 1, 0->3 VC 0)
4568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:257 1, 0->3 VC 0)
4569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:257 1, 0->3 VC 0) dataAvailable = 0
4569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #257 in attack.
4571    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:258 0, 3->0 VC 0) collected from Input[4][0]
4572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:258 0, 3->0 VC 0)
4572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:258 0, 3->0 VC 0)
4572    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:258 0, 3->0 VC 0)
4573    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:258 0, 3->0 VC 0) collected from Input[1][0]
4573    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:258 1, 3->0 VC 0) collected from Input[4][0]
4574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:258 0, 3->0 VC 0)
4574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:258 0, 3->0 VC 0)
4574    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:258 0, 3->0 VC 0)
4574    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:258 1, 3->0 VC 0)
4575    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:258 0, 3->0 VC 0) collected from Input[2][0]
4575    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:258 1, 3->0 VC 0) collected from Input[1][0]
4576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:258 0, 3->0 VC 0)
4576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:258 0, 3->0 VC 0)
4576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:258 0, 3->0 VC 0)
4576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:258 0, 3->0 VC 0)
4576    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:258 1, 3->0 VC 0)
4577    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:258 1, 3->0 VC 0) collected from Input[2][0]
4578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:258 1, 3->0 VC 0)
4578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:258 1, 3->0 VC 0)
4579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:258 1, 3->0 VC 0) dataAvailable = 0
4579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #258 in attack.
4581    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:259 0, 0->3 VC 0) collected from Input[4][0]
4582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:259 0, 0->3 VC 0)
4582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:259 0, 0->3 VC 0)
4582    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:259 0, 0->3 VC 0)
4583    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:259 1, 0->3 VC 0) collected from Input[4][0]
4583    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:259 0, 0->3 VC 0) collected from Input[3][0]
4584    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:259 1, 0->3 VC 0)
4584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:259 0, 0->3 VC 0)
4584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:259 0, 0->3 VC 0)
4584    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:259 0, 0->3 VC 0)
4585    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:259 1, 0->3 VC 0) collected from Input[3][0]
4585    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:259 0, 0->3 VC 0) collected from Input[0][0]
4586    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:259 1, 0->3 VC 0)
4586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:259 0, 0->3 VC 0)
4586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:259 0, 0->3 VC 0)
4586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:259 0, 0->3 VC 0)
4586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:259 0, 0->3 VC 0)
4587    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:259 1, 0->3 VC 0) collected from Input[0][0]
4588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:259 1, 0->3 VC 0)
4588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:259 1, 0->3 VC 0)
4589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:259 1, 0->3 VC 0) dataAvailable = 0
4589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #259 in attack.
4591    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:260 0, 3->0 VC 0) collected from Input[4][0]
4592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:260 0, 3->0 VC 0)
4592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:260 0, 3->0 VC 0)
4592    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:260 0, 3->0 VC 0)
4593    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:260 0, 3->0 VC 0) collected from Input[1][0]
4593    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:260 1, 3->0 VC 0) collected from Input[4][0]
4594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:260 0, 3->0 VC 0)
4594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:260 0, 3->0 VC 0)
4594    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:260 0, 3->0 VC 0)
4594    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:260 1, 3->0 VC 0)
4595    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:260 0, 3->0 VC 0) collected from Input[2][0]
4595    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:260 1, 3->0 VC 0) collected from Input[1][0]
4596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:260 0, 3->0 VC 0)
4596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:260 0, 3->0 VC 0)
4596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:260 0, 3->0 VC 0)
4596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:260 0, 3->0 VC 0)
4596    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:260 1, 3->0 VC 0)
4597    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:260 1, 3->0 VC 0) collected from Input[2][0]
4598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:260 1, 3->0 VC 0)
4598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:260 1, 3->0 VC 0)
4599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:260 1, 3->0 VC 0) dataAvailable = 0
4599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #260 in attack.
4601    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:261 0, 0->3 VC 0) collected from Input[4][0]
4602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:261 0, 0->3 VC 0)
4602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:261 0, 0->3 VC 0)
4602    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:261 0, 0->3 VC 0)
4603    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:261 1, 0->3 VC 0) collected from Input[4][0]
4603    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:261 0, 0->3 VC 0) collected from Input[3][0]
4604    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:261 1, 0->3 VC 0)
4604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:261 0, 0->3 VC 0)
4604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:261 0, 0->3 VC 0)
4604    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:261 0, 0->3 VC 0)
4605    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:261 1, 0->3 VC 0) collected from Input[3][0]
4605    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:261 0, 0->3 VC 0) collected from Input[0][0]
4606    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:261 1, 0->3 VC 0)
4606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:261 0, 0->3 VC 0)
4606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:261 0, 0->3 VC 0)
4606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:261 0, 0->3 VC 0)
4606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:261 0, 0->3 VC 0)
4607    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:261 1, 0->3 VC 0) collected from Input[0][0]
4608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:261 1, 0->3 VC 0)
4608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:261 1, 0->3 VC 0)
4609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:261 1, 0->3 VC 0) dataAvailable = 0
4609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #261 in attack.
4611    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:262 0, 3->0 VC 0) collected from Input[4][0]
4612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:262 0, 3->0 VC 0)
4612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:262 0, 3->0 VC 0)
4612    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:262 0, 3->0 VC 0)
4613    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:262 0, 3->0 VC 0) collected from Input[1][0]
4613    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:262 1, 3->0 VC 0) collected from Input[4][0]
4614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:262 0, 3->0 VC 0)
4614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:262 0, 3->0 VC 0)
4614    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:262 0, 3->0 VC 0)
4614    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:262 1, 3->0 VC 0)
4615    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:262 0, 3->0 VC 0) collected from Input[2][0]
4615    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:262 1, 3->0 VC 0) collected from Input[1][0]
4616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:262 0, 3->0 VC 0)
4616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:262 0, 3->0 VC 0)
4616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:262 0, 3->0 VC 0)
4616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:262 0, 3->0 VC 0)
4616    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:262 1, 3->0 VC 0)
4617    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:262 1, 3->0 VC 0) collected from Input[2][0]
4618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:262 1, 3->0 VC 0)
4618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:262 1, 3->0 VC 0)
4619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:262 1, 3->0 VC 0) dataAvailable = 0
4619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #262 in attack.
4621    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:263 0, 0->3 VC 0) collected from Input[4][0]
4622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:263 0, 0->3 VC 0)
4622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:263 0, 0->3 VC 0)
4622    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:263 0, 0->3 VC 0)
4623    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:263 1, 0->3 VC 0) collected from Input[4][0]
4623    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:263 0, 0->3 VC 0) collected from Input[3][0]
4624    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:263 1, 0->3 VC 0)
4624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:263 0, 0->3 VC 0)
4624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:263 0, 0->3 VC 0)
4624    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:263 0, 0->3 VC 0)
4625    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:263 1, 0->3 VC 0) collected from Input[3][0]
4625    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:263 0, 0->3 VC 0) collected from Input[0][0]
4626    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:263 1, 0->3 VC 0)
4626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:263 0, 0->3 VC 0)
4626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:263 0, 0->3 VC 0)
4626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:263 0, 0->3 VC 0)
4626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:263 0, 0->3 VC 0)
4627    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:263 1, 0->3 VC 0) collected from Input[0][0]
4628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:263 1, 0->3 VC 0)
4628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:263 1, 0->3 VC 0)
4629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:263 1, 0->3 VC 0) dataAvailable = 0
4629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #263 in attack.
4631    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:264 0, 3->0 VC 0) collected from Input[4][0]
4632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:264 0, 3->0 VC 0)
4632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:264 0, 3->0 VC 0)
4632    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:264 0, 3->0 VC 0)
4633    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:264 0, 3->0 VC 0) collected from Input[1][0]
4633    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:264 1, 3->0 VC 0) collected from Input[4][0]
4634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:264 0, 3->0 VC 0)
4634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:264 0, 3->0 VC 0)
4634    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:264 0, 3->0 VC 0)
4634    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:264 1, 3->0 VC 0)
4635    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:264 0, 3->0 VC 0) collected from Input[2][0]
4635    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:264 1, 3->0 VC 0) collected from Input[1][0]
4636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:264 0, 3->0 VC 0)
4636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:264 0, 3->0 VC 0)
4636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:264 0, 3->0 VC 0)
4636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:264 0, 3->0 VC 0)
4636    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:264 1, 3->0 VC 0)
4637    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:264 1, 3->0 VC 0) collected from Input[2][0]
4638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:264 1, 3->0 VC 0)
4638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:264 1, 3->0 VC 0)
4639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:264 1, 3->0 VC 0) dataAvailable = 0
4639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #264 in attack.
4641    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:265 0, 0->3 VC 0) collected from Input[4][0]
4642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:265 0, 0->3 VC 0)
4642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:265 0, 0->3 VC 0)
4642    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:265 0, 0->3 VC 0)
4643    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:265 1, 0->3 VC 0) collected from Input[4][0]
4643    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:265 0, 0->3 VC 0) collected from Input[3][0]
4644    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:265 1, 0->3 VC 0)
4644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:265 0, 0->3 VC 0)
4644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:265 0, 0->3 VC 0)
4644    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:265 0, 0->3 VC 0)
4645    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:265 1, 0->3 VC 0) collected from Input[3][0]
4645    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:265 0, 0->3 VC 0) collected from Input[0][0]
4646    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:265 1, 0->3 VC 0)
4646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:265 0, 0->3 VC 0)
4646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:265 0, 0->3 VC 0)
4646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:265 0, 0->3 VC 0)
4646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:265 0, 0->3 VC 0)
4647    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:265 1, 0->3 VC 0) collected from Input[0][0]
4648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:265 1, 0->3 VC 0)
4648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:265 1, 0->3 VC 0)
4649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:265 1, 0->3 VC 0) dataAvailable = 0
4649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #265 in attack.
4651    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:266 0, 3->0 VC 0) collected from Input[4][0]
4652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:266 0, 3->0 VC 0)
4652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:266 0, 3->0 VC 0)
4652    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:266 0, 3->0 VC 0)
4653    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:266 0, 3->0 VC 0) collected from Input[1][0]
4653    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:266 1, 3->0 VC 0) collected from Input[4][0]
4654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:266 0, 3->0 VC 0)
4654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:266 0, 3->0 VC 0)
4654    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:266 0, 3->0 VC 0)
4654    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:266 1, 3->0 VC 0)
4655    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:266 0, 3->0 VC 0) collected from Input[2][0]
4655    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:266 1, 3->0 VC 0) collected from Input[1][0]
4656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:266 0, 3->0 VC 0)
4656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:266 0, 3->0 VC 0)
4656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:266 0, 3->0 VC 0)
4656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:266 0, 3->0 VC 0)
4656    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:266 1, 3->0 VC 0)
4657    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:266 1, 3->0 VC 0) collected from Input[2][0]
4658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:266 1, 3->0 VC 0)
4658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:266 1, 3->0 VC 0)
4659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:266 1, 3->0 VC 0) dataAvailable = 0
4659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #266 in attack.
4661    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:267 0, 0->3 VC 0) collected from Input[4][0]
4662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:267 0, 0->3 VC 0)
4662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:267 0, 0->3 VC 0)
4662    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:267 0, 0->3 VC 0)
4663    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:267 1, 0->3 VC 0) collected from Input[4][0]
4663    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:267 0, 0->3 VC 0) collected from Input[3][0]
4664    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:267 1, 0->3 VC 0)
4664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:267 0, 0->3 VC 0)
4664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:267 0, 0->3 VC 0)
4664    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:267 0, 0->3 VC 0)
4665    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:267 1, 0->3 VC 0) collected from Input[3][0]
4665    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:267 0, 0->3 VC 0) collected from Input[0][0]
4666    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:267 1, 0->3 VC 0)
4666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:267 0, 0->3 VC 0)
4666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:267 0, 0->3 VC 0)
4666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:267 0, 0->3 VC 0)
4666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:267 0, 0->3 VC 0)
4667    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:267 1, 0->3 VC 0) collected from Input[0][0]
4668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:267 1, 0->3 VC 0)
4668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:267 1, 0->3 VC 0)
4669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:267 1, 0->3 VC 0) dataAvailable = 0
4669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #267 in attack.
4671    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:268 0, 3->0 VC 0) collected from Input[4][0]
4672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:268 0, 3->0 VC 0)
4672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:268 0, 3->0 VC 0)
4672    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:268 0, 3->0 VC 0)
4673    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:268 0, 3->0 VC 0) collected from Input[1][0]
4673    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:268 1, 3->0 VC 0) collected from Input[4][0]
4674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:268 0, 3->0 VC 0)
4674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:268 0, 3->0 VC 0)
4674    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:268 0, 3->0 VC 0)
4674    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:268 1, 3->0 VC 0)
4675    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:268 0, 3->0 VC 0) collected from Input[2][0]
4675    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:268 1, 3->0 VC 0) collected from Input[1][0]
4676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:268 0, 3->0 VC 0)
4676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:268 0, 3->0 VC 0)
4676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:268 0, 3->0 VC 0)
4676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:268 0, 3->0 VC 0)
4676    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:268 1, 3->0 VC 0)
4677    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:268 1, 3->0 VC 0) collected from Input[2][0]
4678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:268 1, 3->0 VC 0)
4678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:268 1, 3->0 VC 0)
4679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:268 1, 3->0 VC 0) dataAvailable = 0
4679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #268 in attack.
4681    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:269 0, 0->3 VC 0) collected from Input[4][0]
4682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:269 0, 0->3 VC 0)
4682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:269 0, 0->3 VC 0)
4682    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:269 0, 0->3 VC 0)
4683    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:269 1, 0->3 VC 0) collected from Input[4][0]
4683    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:269 0, 0->3 VC 0) collected from Input[3][0]
4684    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:269 1, 0->3 VC 0)
4684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:269 0, 0->3 VC 0)
4684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:269 0, 0->3 VC 0)
4684    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:269 0, 0->3 VC 0)
4685    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:269 1, 0->3 VC 0) collected from Input[3][0]
4685    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:269 0, 0->3 VC 0) collected from Input[0][0]
4686    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:269 1, 0->3 VC 0)
4686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:269 0, 0->3 VC 0)
4686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:269 0, 0->3 VC 0)
4686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:269 0, 0->3 VC 0)
4686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:269 0, 0->3 VC 0)
4687    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:269 1, 0->3 VC 0) collected from Input[0][0]
4688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:269 1, 0->3 VC 0)
4688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:269 1, 0->3 VC 0)
4689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:269 1, 0->3 VC 0) dataAvailable = 0
4689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #269 in attack.
4691    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:270 0, 3->0 VC 0) collected from Input[4][0]
4692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:270 0, 3->0 VC 0)
4692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:270 0, 3->0 VC 0)
4692    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:270 0, 3->0 VC 0)
4693    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:270 0, 3->0 VC 0) collected from Input[1][0]
4693    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:270 1, 3->0 VC 0) collected from Input[4][0]
4694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:270 0, 3->0 VC 0)
4694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:270 0, 3->0 VC 0)
4694    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:270 0, 3->0 VC 0)
4694    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:270 1, 3->0 VC 0)
4695    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:270 0, 3->0 VC 0) collected from Input[2][0]
4695    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:270 1, 3->0 VC 0) collected from Input[1][0]
4696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:270 0, 3->0 VC 0)
4696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:270 0, 3->0 VC 0)
4696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:270 0, 3->0 VC 0)
4696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:270 0, 3->0 VC 0)
4696    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:270 1, 3->0 VC 0)
4697    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:270 1, 3->0 VC 0) collected from Input[2][0]
4698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:270 1, 3->0 VC 0)
4698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:270 1, 3->0 VC 0)
4699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:270 1, 3->0 VC 0) dataAvailable = 0
4699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #270 in attack.
4701    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:271 0, 0->3 VC 0) collected from Input[4][0]
4702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:271 0, 0->3 VC 0)
4702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:271 0, 0->3 VC 0)
4702    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:271 0, 0->3 VC 0)
4703    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:271 1, 0->3 VC 0) collected from Input[4][0]
4703    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:271 0, 0->3 VC 0) collected from Input[3][0]
4704    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:271 1, 0->3 VC 0)
4704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:271 0, 0->3 VC 0)
4704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:271 0, 0->3 VC 0)
4704    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:271 0, 0->3 VC 0)
4705    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:271 1, 0->3 VC 0) collected from Input[3][0]
4705    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:271 0, 0->3 VC 0) collected from Input[0][0]
4706    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:271 1, 0->3 VC 0)
4706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:271 0, 0->3 VC 0)
4706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:271 0, 0->3 VC 0)
4706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:271 0, 0->3 VC 0)
4706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:271 0, 0->3 VC 0)
4707    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:271 1, 0->3 VC 0) collected from Input[0][0]
4708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:271 1, 0->3 VC 0)
4708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:271 1, 0->3 VC 0)
4709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:271 1, 0->3 VC 0) dataAvailable = 0
4709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #271 in attack.
4711    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:272 0, 3->0 VC 0) collected from Input[4][0]
4712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:272 0, 3->0 VC 0)
4712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:272 0, 3->0 VC 0)
4712    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:272 0, 3->0 VC 0)
4713    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:272 0, 3->0 VC 0) collected from Input[1][0]
4713    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:272 1, 3->0 VC 0) collected from Input[4][0]
4714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:272 0, 3->0 VC 0)
4714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:272 0, 3->0 VC 0)
4714    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:272 0, 3->0 VC 0)
4714    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:272 1, 3->0 VC 0)
4715    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:272 0, 3->0 VC 0) collected from Input[2][0]
4715    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:272 1, 3->0 VC 0) collected from Input[1][0]
4716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:272 0, 3->0 VC 0)
4716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:272 0, 3->0 VC 0)
4716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:272 0, 3->0 VC 0)
4716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:272 0, 3->0 VC 0)
4716    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:272 1, 3->0 VC 0)
4717    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:272 1, 3->0 VC 0) collected from Input[2][0]
4718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:272 1, 3->0 VC 0)
4718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:272 1, 3->0 VC 0)
4719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:272 1, 3->0 VC 0) dataAvailable = 0
4719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #272 in attack.
4721    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:273 0, 0->3 VC 0) collected from Input[4][0]
4722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:273 0, 0->3 VC 0)
4722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:273 0, 0->3 VC 0)
4722    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:273 0, 0->3 VC 0)
4723    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:273 1, 0->3 VC 0) collected from Input[4][0]
4723    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:273 0, 0->3 VC 0) collected from Input[3][0]
4724    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:273 1, 0->3 VC 0)
4724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:273 0, 0->3 VC 0)
4724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:273 0, 0->3 VC 0)
4724    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:273 0, 0->3 VC 0)
4725    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:273 1, 0->3 VC 0) collected from Input[3][0]
4725    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:273 0, 0->3 VC 0) collected from Input[0][0]
4726    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:273 1, 0->3 VC 0)
4726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:273 0, 0->3 VC 0)
4726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:273 0, 0->3 VC 0)
4726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:273 0, 0->3 VC 0)
4726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:273 0, 0->3 VC 0)
4727    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:273 1, 0->3 VC 0) collected from Input[0][0]
4728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:273 1, 0->3 VC 0)
4728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:273 1, 0->3 VC 0)
4729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:273 1, 0->3 VC 0) dataAvailable = 0
4729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #273 in attack.
4731    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:274 0, 3->0 VC 0) collected from Input[4][0]
4732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:274 0, 3->0 VC 0)
4732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:274 0, 3->0 VC 0)
4732    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:274 0, 3->0 VC 0)
4733    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:274 0, 3->0 VC 0) collected from Input[1][0]
4733    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:274 1, 3->0 VC 0) collected from Input[4][0]
4734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:274 0, 3->0 VC 0)
4734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:274 0, 3->0 VC 0)
4734    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:274 0, 3->0 VC 0)
4734    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:274 1, 3->0 VC 0)
4735    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:274 0, 3->0 VC 0) collected from Input[2][0]
4735    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:274 1, 3->0 VC 0) collected from Input[1][0]
4736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:274 0, 3->0 VC 0)
4736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:274 0, 3->0 VC 0)
4736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:274 0, 3->0 VC 0)
4736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:274 0, 3->0 VC 0)
4736    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:274 1, 3->0 VC 0)
4737    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:274 1, 3->0 VC 0) collected from Input[2][0]
4738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:274 1, 3->0 VC 0)
4738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:274 1, 3->0 VC 0)
4739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:274 1, 3->0 VC 0) dataAvailable = 0
4739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #274 in attack.
4741    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:275 0, 0->3 VC 0) collected from Input[4][0]
4742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:275 0, 0->3 VC 0)
4742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:275 0, 0->3 VC 0)
4742    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:275 0, 0->3 VC 0)
4743    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:275 1, 0->3 VC 0) collected from Input[4][0]
4743    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:275 0, 0->3 VC 0) collected from Input[3][0]
4744    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:275 1, 0->3 VC 0)
4744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:275 0, 0->3 VC 0)
4744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:275 0, 0->3 VC 0)
4744    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:275 0, 0->3 VC 0)
4745    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:275 1, 0->3 VC 0) collected from Input[3][0]
4745    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:275 0, 0->3 VC 0) collected from Input[0][0]
4746    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:275 1, 0->3 VC 0)
4746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:275 0, 0->3 VC 0)
4746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:275 0, 0->3 VC 0)
4746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:275 0, 0->3 VC 0)
4746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:275 0, 0->3 VC 0)
4747    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:275 1, 0->3 VC 0) collected from Input[0][0]
4748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:275 1, 0->3 VC 0)
4748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:275 1, 0->3 VC 0)
4749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:275 1, 0->3 VC 0) dataAvailable = 0
4749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #275 in attack.
4751    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:276 0, 3->0 VC 0) collected from Input[4][0]
4752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:276 0, 3->0 VC 0)
4752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:276 0, 3->0 VC 0)
4752    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:276 0, 3->0 VC 0)
4753    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:276 0, 3->0 VC 0) collected from Input[1][0]
4753    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:276 1, 3->0 VC 0) collected from Input[4][0]
4754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:276 0, 3->0 VC 0)
4754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:276 0, 3->0 VC 0)
4754    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:276 0, 3->0 VC 0)
4754    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:276 1, 3->0 VC 0)
4755    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:276 0, 3->0 VC 0) collected from Input[2][0]
4755    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:276 1, 3->0 VC 0) collected from Input[1][0]
4756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:276 0, 3->0 VC 0)
4756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:276 0, 3->0 VC 0)
4756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:276 0, 3->0 VC 0)
4756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:276 0, 3->0 VC 0)
4756    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:276 1, 3->0 VC 0)
4757    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:276 1, 3->0 VC 0) collected from Input[2][0]
4758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:276 1, 3->0 VC 0)
4758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:276 1, 3->0 VC 0)
4759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:276 1, 3->0 VC 0) dataAvailable = 0
4759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #276 in attack.
4761    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:277 0, 0->3 VC 0) collected from Input[4][0]
4762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:277 0, 0->3 VC 0)
4762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:277 0, 0->3 VC 0)
4762    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:277 0, 0->3 VC 0)
4763    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:277 1, 0->3 VC 0) collected from Input[4][0]
4763    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:277 0, 0->3 VC 0) collected from Input[3][0]
4764    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:277 1, 0->3 VC 0)
4764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:277 0, 0->3 VC 0)
4764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:277 0, 0->3 VC 0)
4764    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:277 0, 0->3 VC 0)
4765    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:277 1, 0->3 VC 0) collected from Input[3][0]
4765    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:277 0, 0->3 VC 0) collected from Input[0][0]
4766    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:277 1, 0->3 VC 0)
4766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:277 0, 0->3 VC 0)
4766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:277 0, 0->3 VC 0)
4766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:277 0, 0->3 VC 0)
4766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:277 0, 0->3 VC 0)
4767    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:277 1, 0->3 VC 0) collected from Input[0][0]
4768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:277 1, 0->3 VC 0)
4768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:277 1, 0->3 VC 0)
4769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:277 1, 0->3 VC 0) dataAvailable = 0
4769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #277 in attack.
4771    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:278 0, 3->0 VC 0) collected from Input[4][0]
4772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:278 0, 3->0 VC 0)
4772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:278 0, 3->0 VC 0)
4772    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:278 0, 3->0 VC 0)
4773    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:278 0, 3->0 VC 0) collected from Input[1][0]
4773    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:278 1, 3->0 VC 0) collected from Input[4][0]
4774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:278 0, 3->0 VC 0)
4774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:278 0, 3->0 VC 0)
4774    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:278 0, 3->0 VC 0)
4774    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:278 1, 3->0 VC 0)
4775    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:278 0, 3->0 VC 0) collected from Input[2][0]
4775    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:278 1, 3->0 VC 0) collected from Input[1][0]
4776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:278 0, 3->0 VC 0)
4776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:278 0, 3->0 VC 0)
4776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:278 0, 3->0 VC 0)
4776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:278 0, 3->0 VC 0)
4776    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:278 1, 3->0 VC 0)
4777    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:278 1, 3->0 VC 0) collected from Input[2][0]
4778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:278 1, 3->0 VC 0)
4778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:278 1, 3->0 VC 0)
4779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:278 1, 3->0 VC 0) dataAvailable = 0
4779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #278 in attack.
4781    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:279 0, 0->3 VC 0) collected from Input[4][0]
4782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:279 0, 0->3 VC 0)
4782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:279 0, 0->3 VC 0)
4782    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:279 0, 0->3 VC 0)
4783    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:279 1, 0->3 VC 0) collected from Input[4][0]
4783    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:279 0, 0->3 VC 0) collected from Input[3][0]
4784    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:279 1, 0->3 VC 0)
4784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:279 0, 0->3 VC 0)
4784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:279 0, 0->3 VC 0)
4784    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:279 0, 0->3 VC 0)
4785    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:279 1, 0->3 VC 0) collected from Input[3][0]
4785    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:279 0, 0->3 VC 0) collected from Input[0][0]
4786    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:279 1, 0->3 VC 0)
4786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:279 0, 0->3 VC 0)
4786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:279 0, 0->3 VC 0)
4786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:279 0, 0->3 VC 0)
4786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:279 0, 0->3 VC 0)
4787    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:279 1, 0->3 VC 0) collected from Input[0][0]
4788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:279 1, 0->3 VC 0)
4788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:279 1, 0->3 VC 0)
4789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:279 1, 0->3 VC 0) dataAvailable = 0
4789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #279 in attack.
4791    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:280 0, 3->0 VC 0) collected from Input[4][0]
4792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:280 0, 3->0 VC 0)
4792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:280 0, 3->0 VC 0)
4792    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:280 0, 3->0 VC 0)
4793    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:280 0, 3->0 VC 0) collected from Input[1][0]
4793    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:280 1, 3->0 VC 0) collected from Input[4][0]
4794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:280 0, 3->0 VC 0)
4794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:280 0, 3->0 VC 0)
4794    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:280 0, 3->0 VC 0)
4794    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:280 1, 3->0 VC 0)
4795    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:280 0, 3->0 VC 0) collected from Input[2][0]
4795    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:280 1, 3->0 VC 0) collected from Input[1][0]
4796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:280 0, 3->0 VC 0)
4796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:280 0, 3->0 VC 0)
4796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:280 0, 3->0 VC 0)
4796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:280 0, 3->0 VC 0)
4796    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:280 1, 3->0 VC 0)
4797    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:280 1, 3->0 VC 0) collected from Input[2][0]
4798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:280 1, 3->0 VC 0)
4798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:280 1, 3->0 VC 0)
4799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:280 1, 3->0 VC 0) dataAvailable = 0
4799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #280 in attack.
4801    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:281 0, 0->3 VC 0) collected from Input[4][0]
4802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:281 0, 0->3 VC 0)
4802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:281 0, 0->3 VC 0)
4802    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:281 0, 0->3 VC 0)
4803    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:281 1, 0->3 VC 0) collected from Input[4][0]
4803    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:281 0, 0->3 VC 0) collected from Input[3][0]
4804    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:281 1, 0->3 VC 0)
4804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:281 0, 0->3 VC 0)
4804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:281 0, 0->3 VC 0)
4804    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:281 0, 0->3 VC 0)
4805    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:281 1, 0->3 VC 0) collected from Input[3][0]
4805    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:281 0, 0->3 VC 0) collected from Input[0][0]
4806    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:281 1, 0->3 VC 0)
4806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:281 0, 0->3 VC 0)
4806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:281 0, 0->3 VC 0)
4806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:281 0, 0->3 VC 0)
4806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:281 0, 0->3 VC 0)
4807    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:281 1, 0->3 VC 0) collected from Input[0][0]
4808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:281 1, 0->3 VC 0)
4808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:281 1, 0->3 VC 0)
4809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:281 1, 0->3 VC 0) dataAvailable = 0
4809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #281 in attack.
4811    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:282 0, 3->0 VC 0) collected from Input[4][0]
4812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:282 0, 3->0 VC 0)
4812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:282 0, 3->0 VC 0)
4812    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:282 0, 3->0 VC 0)
4813    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:282 0, 3->0 VC 0) collected from Input[1][0]
4813    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:282 1, 3->0 VC 0) collected from Input[4][0]
4814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:282 0, 3->0 VC 0)
4814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:282 0, 3->0 VC 0)
4814    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:282 0, 3->0 VC 0)
4814    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:282 1, 3->0 VC 0)
4815    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:282 0, 3->0 VC 0) collected from Input[2][0]
4815    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:282 1, 3->0 VC 0) collected from Input[1][0]
4816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:282 0, 3->0 VC 0)
4816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:282 0, 3->0 VC 0)
4816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:282 0, 3->0 VC 0)
4816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:282 0, 3->0 VC 0)
4816    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:282 1, 3->0 VC 0)
4817    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:282 1, 3->0 VC 0) collected from Input[2][0]
4818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:282 1, 3->0 VC 0)
4818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:282 1, 3->0 VC 0)
4819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:282 1, 3->0 VC 0) dataAvailable = 0
4819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #282 in attack.
4821    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:283 0, 0->3 VC 0) collected from Input[4][0]
4822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:283 0, 0->3 VC 0)
4822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:283 0, 0->3 VC 0)
4822    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:283 0, 0->3 VC 0)
4823    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:283 1, 0->3 VC 0) collected from Input[4][0]
4823    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:283 0, 0->3 VC 0) collected from Input[3][0]
4824    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:283 1, 0->3 VC 0)
4824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:283 0, 0->3 VC 0)
4824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:283 0, 0->3 VC 0)
4824    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:283 0, 0->3 VC 0)
4825    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:283 1, 0->3 VC 0) collected from Input[3][0]
4825    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:283 0, 0->3 VC 0) collected from Input[0][0]
4826    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:283 1, 0->3 VC 0)
4826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:283 0, 0->3 VC 0)
4826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:283 0, 0->3 VC 0)
4826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:283 0, 0->3 VC 0)
4826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:283 0, 0->3 VC 0)
4827    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:283 1, 0->3 VC 0) collected from Input[0][0]
4828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:283 1, 0->3 VC 0)
4828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:283 1, 0->3 VC 0)
4829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:283 1, 0->3 VC 0) dataAvailable = 0
4829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #283 in attack.
4831    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:284 0, 3->0 VC 0) collected from Input[4][0]
4832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:284 0, 3->0 VC 0)
4832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:284 0, 3->0 VC 0)
4832    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:284 0, 3->0 VC 0)
4833    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:284 0, 3->0 VC 0) collected from Input[1][0]
4833    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:284 1, 3->0 VC 0) collected from Input[4][0]
4834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:284 0, 3->0 VC 0)
4834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:284 0, 3->0 VC 0)
4834    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:284 0, 3->0 VC 0)
4834    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:284 1, 3->0 VC 0)
4835    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:284 0, 3->0 VC 0) collected from Input[2][0]
4835    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:284 1, 3->0 VC 0) collected from Input[1][0]
4836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:284 0, 3->0 VC 0)
4836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:284 0, 3->0 VC 0)
4836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:284 0, 3->0 VC 0)
4836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:284 0, 3->0 VC 0)
4836    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:284 1, 3->0 VC 0)
4837    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:284 1, 3->0 VC 0) collected from Input[2][0]
4838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:284 1, 3->0 VC 0)
4838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:284 1, 3->0 VC 0)
4839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:284 1, 3->0 VC 0) dataAvailable = 0
4839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #284 in attack.
4841    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:285 0, 0->3 VC 0) collected from Input[4][0]
4842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:285 0, 0->3 VC 0)
4842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:285 0, 0->3 VC 0)
4842    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:285 0, 0->3 VC 0)
4843    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:285 1, 0->3 VC 0) collected from Input[4][0]
4843    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:285 0, 0->3 VC 0) collected from Input[3][0]
4844    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:285 1, 0->3 VC 0)
4844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:285 0, 0->3 VC 0)
4844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:285 0, 0->3 VC 0)
4844    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:285 0, 0->3 VC 0)
4845    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:285 1, 0->3 VC 0) collected from Input[3][0]
4845    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:285 0, 0->3 VC 0) collected from Input[0][0]
4846    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:285 1, 0->3 VC 0)
4846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:285 0, 0->3 VC 0)
4846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:285 0, 0->3 VC 0)
4846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:285 0, 0->3 VC 0)
4846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:285 0, 0->3 VC 0)
4847    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:285 1, 0->3 VC 0) collected from Input[0][0]
4848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:285 1, 0->3 VC 0)
4848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:285 1, 0->3 VC 0)
4849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:285 1, 0->3 VC 0) dataAvailable = 0
4849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #285 in attack.
4851    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:286 0, 3->0 VC 0) collected from Input[4][0]
4852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:286 0, 3->0 VC 0)
4852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:286 0, 3->0 VC 0)
4852    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:286 0, 3->0 VC 0)
4853    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:286 0, 3->0 VC 0) collected from Input[1][0]
4853    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:286 1, 3->0 VC 0) collected from Input[4][0]
4854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:286 0, 3->0 VC 0)
4854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:286 0, 3->0 VC 0)
4854    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:286 0, 3->0 VC 0)
4854    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:286 1, 3->0 VC 0)
4855    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:286 0, 3->0 VC 0) collected from Input[2][0]
4855    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:286 1, 3->0 VC 0) collected from Input[1][0]
4856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:286 0, 3->0 VC 0)
4856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:286 0, 3->0 VC 0)
4856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:286 0, 3->0 VC 0)
4856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:286 0, 3->0 VC 0)
4856    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:286 1, 3->0 VC 0)
4857    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:286 1, 3->0 VC 0) collected from Input[2][0]
4858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:286 1, 3->0 VC 0)
4858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:286 1, 3->0 VC 0)
4859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:286 1, 3->0 VC 0) dataAvailable = 0
4859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #286 in attack.
4861    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:287 0, 0->3 VC 0) collected from Input[4][0]
4862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:287 0, 0->3 VC 0)
4862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:287 0, 0->3 VC 0)
4862    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:287 0, 0->3 VC 0)
4863    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:287 1, 0->3 VC 0) collected from Input[4][0]
4863    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:287 0, 0->3 VC 0) collected from Input[3][0]
4864    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:287 1, 0->3 VC 0)
4864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:287 0, 0->3 VC 0)
4864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:287 0, 0->3 VC 0)
4864    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:287 0, 0->3 VC 0)
4865    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:287 1, 0->3 VC 0) collected from Input[3][0]
4865    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:287 0, 0->3 VC 0) collected from Input[0][0]
4866    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:287 1, 0->3 VC 0)
4866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:287 0, 0->3 VC 0)
4866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:287 0, 0->3 VC 0)
4866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:287 0, 0->3 VC 0)
4866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:287 0, 0->3 VC 0)
4867    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:287 1, 0->3 VC 0) collected from Input[0][0]
4868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:287 1, 0->3 VC 0)
4868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:287 1, 0->3 VC 0)
4869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:287 1, 0->3 VC 0) dataAvailable = 0
4869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #287 in attack.
4871    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:288 0, 3->0 VC 0) collected from Input[4][0]
4872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:288 0, 3->0 VC 0)
4872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:288 0, 3->0 VC 0)
4872    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:288 0, 3->0 VC 0)
4873    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:288 0, 3->0 VC 0) collected from Input[1][0]
4873    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:288 1, 3->0 VC 0) collected from Input[4][0]
4874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:288 0, 3->0 VC 0)
4874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:288 0, 3->0 VC 0)
4874    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:288 0, 3->0 VC 0)
4874    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:288 1, 3->0 VC 0)
4875    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:288 0, 3->0 VC 0) collected from Input[2][0]
4875    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:288 1, 3->0 VC 0) collected from Input[1][0]
4876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:288 0, 3->0 VC 0)
4876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:288 0, 3->0 VC 0)
4876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:288 0, 3->0 VC 0)
4876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:288 0, 3->0 VC 0)
4876    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:288 1, 3->0 VC 0)
4877    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:288 1, 3->0 VC 0) collected from Input[2][0]
4878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:288 1, 3->0 VC 0)
4878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:288 1, 3->0 VC 0)
4879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:288 1, 3->0 VC 0) dataAvailable = 0
4879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #288 in attack.
4881    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:289 0, 0->3 VC 0) collected from Input[4][0]
4882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:289 0, 0->3 VC 0)
4882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:289 0, 0->3 VC 0)
4882    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:289 0, 0->3 VC 0)
4883    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:289 1, 0->3 VC 0) collected from Input[4][0]
4883    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:289 0, 0->3 VC 0) collected from Input[3][0]
4884    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:289 1, 0->3 VC 0)
4884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:289 0, 0->3 VC 0)
4884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:289 0, 0->3 VC 0)
4884    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:289 0, 0->3 VC 0)
4885    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:289 1, 0->3 VC 0) collected from Input[3][0]
4885    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:289 0, 0->3 VC 0) collected from Input[0][0]
4886    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:289 1, 0->3 VC 0)
4886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:289 0, 0->3 VC 0)
4886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:289 0, 0->3 VC 0)
4886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:289 0, 0->3 VC 0)
4886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:289 0, 0->3 VC 0)
4887    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:289 1, 0->3 VC 0) collected from Input[0][0]
4888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:289 1, 0->3 VC 0)
4888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:289 1, 0->3 VC 0)
4889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:289 1, 0->3 VC 0) dataAvailable = 0
4889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #289 in attack.
4891    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:290 0, 3->0 VC 0) collected from Input[4][0]
4892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:290 0, 3->0 VC 0)
4892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:290 0, 3->0 VC 0)
4892    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:290 0, 3->0 VC 0)
4893    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:290 0, 3->0 VC 0) collected from Input[1][0]
4893    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:290 1, 3->0 VC 0) collected from Input[4][0]
4894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:290 0, 3->0 VC 0)
4894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:290 0, 3->0 VC 0)
4894    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:290 0, 3->0 VC 0)
4894    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:290 1, 3->0 VC 0)
4895    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:290 0, 3->0 VC 0) collected from Input[2][0]
4895    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:290 1, 3->0 VC 0) collected from Input[1][0]
4896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:290 0, 3->0 VC 0)
4896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:290 0, 3->0 VC 0)
4896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:290 0, 3->0 VC 0)
4896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:290 0, 3->0 VC 0)
4896    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:290 1, 3->0 VC 0)
4897    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:290 1, 3->0 VC 0) collected from Input[2][0]
4898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:290 1, 3->0 VC 0)
4898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:290 1, 3->0 VC 0)
4899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:290 1, 3->0 VC 0) dataAvailable = 0
4899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #290 in attack.
4901    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:291 0, 0->3 VC 0) collected from Input[4][0]
4902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:291 0, 0->3 VC 0)
4902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:291 0, 0->3 VC 0)
4902    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:291 0, 0->3 VC 0)
4903    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:291 1, 0->3 VC 0) collected from Input[4][0]
4903    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:291 0, 0->3 VC 0) collected from Input[3][0]
4904    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:291 1, 0->3 VC 0)
4904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:291 0, 0->3 VC 0)
4904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:291 0, 0->3 VC 0)
4904    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:291 0, 0->3 VC 0)
4905    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:291 1, 0->3 VC 0) collected from Input[3][0]
4905    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:291 0, 0->3 VC 0) collected from Input[0][0]
4906    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:291 1, 0->3 VC 0)
4906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:291 0, 0->3 VC 0)
4906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:291 0, 0->3 VC 0)
4906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:291 0, 0->3 VC 0)
4906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:291 0, 0->3 VC 0)
4907    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:291 1, 0->3 VC 0) collected from Input[0][0]
4908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:291 1, 0->3 VC 0)
4908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:291 1, 0->3 VC 0)
4909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:291 1, 0->3 VC 0) dataAvailable = 0
4909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #291 in attack.
4911    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:292 0, 3->0 VC 0) collected from Input[4][0]
4912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:292 0, 3->0 VC 0)
4912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:292 0, 3->0 VC 0)
4912    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:292 0, 3->0 VC 0)
4913    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:292 0, 3->0 VC 0) collected from Input[1][0]
4913    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:292 1, 3->0 VC 0) collected from Input[4][0]
4914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:292 0, 3->0 VC 0)
4914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:292 0, 3->0 VC 0)
4914    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:292 0, 3->0 VC 0)
4914    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:292 1, 3->0 VC 0)
4915    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:292 0, 3->0 VC 0) collected from Input[2][0]
4915    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:292 1, 3->0 VC 0) collected from Input[1][0]
4916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:292 0, 3->0 VC 0)
4916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:292 0, 3->0 VC 0)
4916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:292 0, 3->0 VC 0)
4916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:292 0, 3->0 VC 0)
4916    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:292 1, 3->0 VC 0)
4917    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:292 1, 3->0 VC 0) collected from Input[2][0]
4918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:292 1, 3->0 VC 0)
4918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:292 1, 3->0 VC 0)
4919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:292 1, 3->0 VC 0) dataAvailable = 0
4919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #292 in attack.
4921    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:293 0, 0->3 VC 0) collected from Input[4][0]
4922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:293 0, 0->3 VC 0)
4922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:293 0, 0->3 VC 0)
4922    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:293 0, 0->3 VC 0)
4923    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:293 1, 0->3 VC 0) collected from Input[4][0]
4923    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:293 0, 0->3 VC 0) collected from Input[3][0]
4924    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:293 1, 0->3 VC 0)
4924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:293 0, 0->3 VC 0)
4924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:293 0, 0->3 VC 0)
4924    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:293 0, 0->3 VC 0)
4925    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:293 1, 0->3 VC 0) collected from Input[3][0]
4925    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:293 0, 0->3 VC 0) collected from Input[0][0]
4926    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:293 1, 0->3 VC 0)
4926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:293 0, 0->3 VC 0)
4926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:293 0, 0->3 VC 0)
4926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:293 0, 0->3 VC 0)
4926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:293 0, 0->3 VC 0)
4927    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:293 1, 0->3 VC 0) collected from Input[0][0]
4928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:293 1, 0->3 VC 0)
4928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:293 1, 0->3 VC 0)
4929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:293 1, 0->3 VC 0) dataAvailable = 0
4929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #293 in attack.
4931    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:294 0, 3->0 VC 0) collected from Input[4][0]
4932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:294 0, 3->0 VC 0)
4932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:294 0, 3->0 VC 0)
4932    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:294 0, 3->0 VC 0)
4933    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:294 0, 3->0 VC 0) collected from Input[1][0]
4933    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:294 1, 3->0 VC 0) collected from Input[4][0]
4934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:294 0, 3->0 VC 0)
4934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:294 0, 3->0 VC 0)
4934    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:294 0, 3->0 VC 0)
4934    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:294 1, 3->0 VC 0)
4935    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:294 0, 3->0 VC 0) collected from Input[2][0]
4935    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:294 1, 3->0 VC 0) collected from Input[1][0]
4936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:294 0, 3->0 VC 0)
4936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:294 0, 3->0 VC 0)
4936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:294 0, 3->0 VC 0)
4936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:294 0, 3->0 VC 0)
4936    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:294 1, 3->0 VC 0)
4937    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:294 1, 3->0 VC 0) collected from Input[2][0]
4938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:294 1, 3->0 VC 0)
4938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:294 1, 3->0 VC 0)
4939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:294 1, 3->0 VC 0) dataAvailable = 0
4939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #294 in attack.
4941    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:295 0, 0->3 VC 0) collected from Input[4][0]
4942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:295 0, 0->3 VC 0)
4942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:295 0, 0->3 VC 0)
4942    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:295 0, 0->3 VC 0)
4943    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:295 1, 0->3 VC 0) collected from Input[4][0]
4943    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:295 0, 0->3 VC 0) collected from Input[3][0]
4944    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:295 1, 0->3 VC 0)
4944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:295 0, 0->3 VC 0)
4944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:295 0, 0->3 VC 0)
4944    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:295 0, 0->3 VC 0)
4945    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:295 1, 0->3 VC 0) collected from Input[3][0]
4945    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:295 0, 0->3 VC 0) collected from Input[0][0]
4946    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:295 1, 0->3 VC 0)
4946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:295 0, 0->3 VC 0)
4946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:295 0, 0->3 VC 0)
4946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:295 0, 0->3 VC 0)
4946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:295 0, 0->3 VC 0)
4947    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:295 1, 0->3 VC 0) collected from Input[0][0]
4948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:295 1, 0->3 VC 0)
4948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:295 1, 0->3 VC 0)
4949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:295 1, 0->3 VC 0) dataAvailable = 0
4949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #295 in attack.
4951    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:296 0, 3->0 VC 0) collected from Input[4][0]
4952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:296 0, 3->0 VC 0)
4952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:296 0, 3->0 VC 0)
4952    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:296 0, 3->0 VC 0)
4953    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:296 0, 3->0 VC 0) collected from Input[1][0]
4953    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:296 1, 3->0 VC 0) collected from Input[4][0]
4954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:296 0, 3->0 VC 0)
4954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:296 0, 3->0 VC 0)
4954    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:296 0, 3->0 VC 0)
4954    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:296 1, 3->0 VC 0)
4955    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:296 0, 3->0 VC 0) collected from Input[2][0]
4955    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:296 1, 3->0 VC 0) collected from Input[1][0]
4956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:296 0, 3->0 VC 0)
4956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:296 0, 3->0 VC 0)
4956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:296 0, 3->0 VC 0)
4956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:296 0, 3->0 VC 0)
4956    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:296 1, 3->0 VC 0)
4957    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:296 1, 3->0 VC 0) collected from Input[2][0]
4958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:296 1, 3->0 VC 0)
4958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:296 1, 3->0 VC 0)
4959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:296 1, 3->0 VC 0) dataAvailable = 0
4959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #296 in attack.
4961    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:297 0, 0->3 VC 0) collected from Input[4][0]
4962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:297 0, 0->3 VC 0)
4962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:297 0, 0->3 VC 0)
4962    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:297 0, 0->3 VC 0)
4963    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:297 1, 0->3 VC 0) collected from Input[4][0]
4963    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:297 0, 0->3 VC 0) collected from Input[3][0]
4964    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:297 1, 0->3 VC 0)
4964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:297 0, 0->3 VC 0)
4964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:297 0, 0->3 VC 0)
4964    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:297 0, 0->3 VC 0)
4965    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:297 1, 0->3 VC 0) collected from Input[3][0]
4965    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:297 0, 0->3 VC 0) collected from Input[0][0]
4966    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:297 1, 0->3 VC 0)
4966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:297 0, 0->3 VC 0)
4966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:297 0, 0->3 VC 0)
4966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:297 0, 0->3 VC 0)
4966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:297 0, 0->3 VC 0)
4967    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:297 1, 0->3 VC 0) collected from Input[0][0]
4968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:297 1, 0->3 VC 0)
4968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:297 1, 0->3 VC 0)
4969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:297 1, 0->3 VC 0) dataAvailable = 0
4969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #297 in attack.
4971    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:298 0, 3->0 VC 0) collected from Input[4][0]
4972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:298 0, 3->0 VC 0)
4972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:298 0, 3->0 VC 0)
4972    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:298 0, 3->0 VC 0)
4973    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:298 0, 3->0 VC 0) collected from Input[1][0]
4973    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:298 1, 3->0 VC 0) collected from Input[4][0]
4974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:298 0, 3->0 VC 0)
4974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:298 0, 3->0 VC 0)
4974    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:298 0, 3->0 VC 0)
4974    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:298 1, 3->0 VC 0)
4975    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:298 0, 3->0 VC 0) collected from Input[2][0]
4975    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:298 1, 3->0 VC 0) collected from Input[1][0]
4976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:298 0, 3->0 VC 0)
4976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:298 0, 3->0 VC 0)
4976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:298 0, 3->0 VC 0)
4976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:298 0, 3->0 VC 0)
4976    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:298 1, 3->0 VC 0)
4977    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:298 1, 3->0 VC 0) collected from Input[2][0]
4978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:298 1, 3->0 VC 0)
4978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:298 1, 3->0 VC 0)
4979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:298 1, 3->0 VC 0) dataAvailable = 0
4979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #298 in attack.
4981    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:299 0, 0->3 VC 0) collected from Input[4][0]
4982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:299 0, 0->3 VC 0)
4982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:299 0, 0->3 VC 0)
4982    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:299 0, 0->3 VC 0)
4983    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:299 1, 0->3 VC 0) collected from Input[4][0]
4983    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:299 0, 0->3 VC 0) collected from Input[3][0]
4984    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:299 1, 0->3 VC 0)
4984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:299 0, 0->3 VC 0)
4984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:299 0, 0->3 VC 0)
4984    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:299 0, 0->3 VC 0)
4985    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:299 1, 0->3 VC 0) collected from Input[3][0]
4985    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:299 0, 0->3 VC 0) collected from Input[0][0]
4986    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:299 1, 0->3 VC 0)
4986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:299 0, 0->3 VC 0)
4986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:299 0, 0->3 VC 0)
4986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:299 0, 0->3 VC 0)
4986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:299 0, 0->3 VC 0)
4987    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:299 1, 0->3 VC 0) collected from Input[0][0]
4988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:299 1, 0->3 VC 0)
4988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:299 1, 0->3 VC 0)
4989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:299 1, 0->3 VC 0) dataAvailable = 0
4989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
4989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
4989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #299 in attack.
4991    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:300 0, 3->0 VC 0) collected from Input[4][0]
4992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:300 0, 3->0 VC 0)
4992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:300 0, 3->0 VC 0)
4992    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:300 0, 3->0 VC 0)
4993    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:300 0, 3->0 VC 0) collected from Input[1][0]
4993    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:300 1, 3->0 VC 0) collected from Input[4][0]
4994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:300 0, 3->0 VC 0)
4994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:300 0, 3->0 VC 0)
4994    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:300 0, 3->0 VC 0)
4994    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:300 1, 3->0 VC 0)
4995    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:300 0, 3->0 VC 0) collected from Input[2][0]
4995    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:300 1, 3->0 VC 0) collected from Input[1][0]
4996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:300 0, 3->0 VC 0)
4996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:300 0, 3->0 VC 0)
4996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:300 0, 3->0 VC 0)
4996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:300 0, 3->0 VC 0)
4996    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:300 1, 3->0 VC 0)
4997    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:300 1, 3->0 VC 0) collected from Input[2][0]
4998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:300 1, 3->0 VC 0)
4998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:300 1, 3->0 VC 0)
4999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:300 1, 3->0 VC 0) dataAvailable = 0
4999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
4999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
4999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #300 in attack.
5001    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:301 0, 0->3 VC 0) collected from Input[4][0]
5002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:301 0, 0->3 VC 0)
5002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:301 0, 0->3 VC 0)
5002    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:301 0, 0->3 VC 0)
5003    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:301 1, 0->3 VC 0) collected from Input[4][0]
5003    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:301 0, 0->3 VC 0) collected from Input[3][0]
5004    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:301 1, 0->3 VC 0)
5004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:301 0, 0->3 VC 0)
5004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:301 0, 0->3 VC 0)
5004    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:301 0, 0->3 VC 0)
5005    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:301 1, 0->3 VC 0) collected from Input[3][0]
5005    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:301 0, 0->3 VC 0) collected from Input[0][0]
5006    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:301 1, 0->3 VC 0)
5006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:301 0, 0->3 VC 0)
5006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:301 0, 0->3 VC 0)
5006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:301 0, 0->3 VC 0)
5006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:301 0, 0->3 VC 0)
5007    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:301 1, 0->3 VC 0) collected from Input[0][0]
5008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:301 1, 0->3 VC 0)
5008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:301 1, 0->3 VC 0)
5009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:301 1, 0->3 VC 0) dataAvailable = 0
5009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #301 in attack.
5011    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:302 0, 3->0 VC 0) collected from Input[4][0]
5012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:302 0, 3->0 VC 0)
5012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:302 0, 3->0 VC 0)
5012    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:302 0, 3->0 VC 0)
5013    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:302 0, 3->0 VC 0) collected from Input[1][0]
5013    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:302 1, 3->0 VC 0) collected from Input[4][0]
5014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:302 0, 3->0 VC 0)
5014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:302 0, 3->0 VC 0)
5014    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:302 0, 3->0 VC 0)
5014    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:302 1, 3->0 VC 0)
5015    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:302 0, 3->0 VC 0) collected from Input[2][0]
5015    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:302 1, 3->0 VC 0) collected from Input[1][0]
5016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:302 0, 3->0 VC 0)
5016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:302 0, 3->0 VC 0)
5016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:302 0, 3->0 VC 0)
5016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:302 0, 3->0 VC 0)
5016    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:302 1, 3->0 VC 0)
5017    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:302 1, 3->0 VC 0) collected from Input[2][0]
5018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:302 1, 3->0 VC 0)
5018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:302 1, 3->0 VC 0)
5019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:302 1, 3->0 VC 0) dataAvailable = 0
5019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #302 in attack.
5021    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:303 0, 0->3 VC 0) collected from Input[4][0]
5022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:303 0, 0->3 VC 0)
5022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:303 0, 0->3 VC 0)
5022    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:303 0, 0->3 VC 0)
5023    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:303 1, 0->3 VC 0) collected from Input[4][0]
5023    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:303 0, 0->3 VC 0) collected from Input[3][0]
5024    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:303 1, 0->3 VC 0)
5024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:303 0, 0->3 VC 0)
5024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:303 0, 0->3 VC 0)
5024    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:303 0, 0->3 VC 0)
5025    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:303 1, 0->3 VC 0) collected from Input[3][0]
5025    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:303 0, 0->3 VC 0) collected from Input[0][0]
5026    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:303 1, 0->3 VC 0)
5026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:303 0, 0->3 VC 0)
5026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:303 0, 0->3 VC 0)
5026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:303 0, 0->3 VC 0)
5026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:303 0, 0->3 VC 0)
5027    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:303 1, 0->3 VC 0) collected from Input[0][0]
5028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:303 1, 0->3 VC 0)
5028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:303 1, 0->3 VC 0)
5029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:303 1, 0->3 VC 0) dataAvailable = 0
5029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #303 in attack.
5031    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:304 0, 3->0 VC 0) collected from Input[4][0]
5032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:304 0, 3->0 VC 0)
5032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:304 0, 3->0 VC 0)
5032    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:304 0, 3->0 VC 0)
5033    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:304 0, 3->0 VC 0) collected from Input[1][0]
5033    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:304 1, 3->0 VC 0) collected from Input[4][0]
5034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:304 0, 3->0 VC 0)
5034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:304 0, 3->0 VC 0)
5034    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:304 0, 3->0 VC 0)
5034    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:304 1, 3->0 VC 0)
5035    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:304 0, 3->0 VC 0) collected from Input[2][0]
5035    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:304 1, 3->0 VC 0) collected from Input[1][0]
5036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:304 0, 3->0 VC 0)
5036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:304 0, 3->0 VC 0)
5036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:304 0, 3->0 VC 0)
5036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:304 0, 3->0 VC 0)
5036    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:304 1, 3->0 VC 0)
5037    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:304 1, 3->0 VC 0) collected from Input[2][0]
5038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:304 1, 3->0 VC 0)
5038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:304 1, 3->0 VC 0)
5039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:304 1, 3->0 VC 0) dataAvailable = 0
5039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #304 in attack.
5041    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:305 0, 0->3 VC 0) collected from Input[4][0]
5042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:305 0, 0->3 VC 0)
5042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:305 0, 0->3 VC 0)
5042    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:305 0, 0->3 VC 0)
5043    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:305 1, 0->3 VC 0) collected from Input[4][0]
5043    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:305 0, 0->3 VC 0) collected from Input[3][0]
5044    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:305 1, 0->3 VC 0)
5044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:305 0, 0->3 VC 0)
5044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:305 0, 0->3 VC 0)
5044    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:305 0, 0->3 VC 0)
5045    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:305 1, 0->3 VC 0) collected from Input[3][0]
5045    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:305 0, 0->3 VC 0) collected from Input[0][0]
5046    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:305 1, 0->3 VC 0)
5046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:305 0, 0->3 VC 0)
5046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:305 0, 0->3 VC 0)
5046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:305 0, 0->3 VC 0)
5046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:305 0, 0->3 VC 0)
5047    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:305 1, 0->3 VC 0) collected from Input[0][0]
5048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:305 1, 0->3 VC 0)
5048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:305 1, 0->3 VC 0)
5049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:305 1, 0->3 VC 0) dataAvailable = 0
5049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #305 in attack.
5051    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:306 0, 3->0 VC 0) collected from Input[4][0]
5052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:306 0, 3->0 VC 0)
5052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:306 0, 3->0 VC 0)
5052    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:306 0, 3->0 VC 0)
5053    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:306 0, 3->0 VC 0) collected from Input[1][0]
5053    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:306 1, 3->0 VC 0) collected from Input[4][0]
5054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:306 0, 3->0 VC 0)
5054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:306 0, 3->0 VC 0)
5054    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:306 0, 3->0 VC 0)
5054    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:306 1, 3->0 VC 0)
5055    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:306 0, 3->0 VC 0) collected from Input[2][0]
5055    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:306 1, 3->0 VC 0) collected from Input[1][0]
5056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:306 0, 3->0 VC 0)
5056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:306 0, 3->0 VC 0)
5056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:306 0, 3->0 VC 0)
5056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:306 0, 3->0 VC 0)
5056    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:306 1, 3->0 VC 0)
5057    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:306 1, 3->0 VC 0) collected from Input[2][0]
5058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:306 1, 3->0 VC 0)
5058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:306 1, 3->0 VC 0)
5059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:306 1, 3->0 VC 0) dataAvailable = 0
5059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #306 in attack.
5061    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:307 0, 0->3 VC 0) collected from Input[4][0]
5062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:307 0, 0->3 VC 0)
5062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:307 0, 0->3 VC 0)
5062    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:307 0, 0->3 VC 0)
5063    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:307 1, 0->3 VC 0) collected from Input[4][0]
5063    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:307 0, 0->3 VC 0) collected from Input[3][0]
5064    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:307 1, 0->3 VC 0)
5064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:307 0, 0->3 VC 0)
5064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:307 0, 0->3 VC 0)
5064    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:307 0, 0->3 VC 0)
5065    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:307 1, 0->3 VC 0) collected from Input[3][0]
5065    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:307 0, 0->3 VC 0) collected from Input[0][0]
5066    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:307 1, 0->3 VC 0)
5066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:307 0, 0->3 VC 0)
5066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:307 0, 0->3 VC 0)
5066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:307 0, 0->3 VC 0)
5066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:307 0, 0->3 VC 0)
5067    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:307 1, 0->3 VC 0) collected from Input[0][0]
5068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:307 1, 0->3 VC 0)
5068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:307 1, 0->3 VC 0)
5069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:307 1, 0->3 VC 0) dataAvailable = 0
5069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #307 in attack.
5071    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:308 0, 3->0 VC 0) collected from Input[4][0]
5072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:308 0, 3->0 VC 0)
5072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:308 0, 3->0 VC 0)
5072    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:308 0, 3->0 VC 0)
5073    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:308 0, 3->0 VC 0) collected from Input[1][0]
5073    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:308 1, 3->0 VC 0) collected from Input[4][0]
5074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:308 0, 3->0 VC 0)
5074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:308 0, 3->0 VC 0)
5074    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:308 0, 3->0 VC 0)
5074    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:308 1, 3->0 VC 0)
5075    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:308 0, 3->0 VC 0) collected from Input[2][0]
5075    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:308 1, 3->0 VC 0) collected from Input[1][0]
5076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:308 0, 3->0 VC 0)
5076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:308 0, 3->0 VC 0)
5076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:308 0, 3->0 VC 0)
5076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:308 0, 3->0 VC 0)
5076    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:308 1, 3->0 VC 0)
5077    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:308 1, 3->0 VC 0) collected from Input[2][0]
5078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:308 1, 3->0 VC 0)
5078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:308 1, 3->0 VC 0)
5079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:308 1, 3->0 VC 0) dataAvailable = 0
5079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #308 in attack.
5081    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:309 0, 0->3 VC 0) collected from Input[4][0]
5082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:309 0, 0->3 VC 0)
5082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:309 0, 0->3 VC 0)
5082    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:309 0, 0->3 VC 0)
5083    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:309 1, 0->3 VC 0) collected from Input[4][0]
5083    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:309 0, 0->3 VC 0) collected from Input[3][0]
5084    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:309 1, 0->3 VC 0)
5084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:309 0, 0->3 VC 0)
5084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:309 0, 0->3 VC 0)
5084    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:309 0, 0->3 VC 0)
5085    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:309 1, 0->3 VC 0) collected from Input[3][0]
5085    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:309 0, 0->3 VC 0) collected from Input[0][0]
5086    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:309 1, 0->3 VC 0)
5086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:309 0, 0->3 VC 0)
5086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:309 0, 0->3 VC 0)
5086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:309 0, 0->3 VC 0)
5086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:309 0, 0->3 VC 0)
5087    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:309 1, 0->3 VC 0) collected from Input[0][0]
5088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:309 1, 0->3 VC 0)
5088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:309 1, 0->3 VC 0)
5089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:309 1, 0->3 VC 0) dataAvailable = 0
5089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #309 in attack.
5091    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:310 0, 3->0 VC 0) collected from Input[4][0]
5092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:310 0, 3->0 VC 0)
5092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:310 0, 3->0 VC 0)
5092    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:310 0, 3->0 VC 0)
5093    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:310 0, 3->0 VC 0) collected from Input[1][0]
5093    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:310 1, 3->0 VC 0) collected from Input[4][0]
5094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:310 0, 3->0 VC 0)
5094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:310 0, 3->0 VC 0)
5094    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:310 0, 3->0 VC 0)
5094    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:310 1, 3->0 VC 0)
5095    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:310 0, 3->0 VC 0) collected from Input[2][0]
5095    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:310 1, 3->0 VC 0) collected from Input[1][0]
5096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:310 0, 3->0 VC 0)
5096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:310 0, 3->0 VC 0)
5096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:310 0, 3->0 VC 0)
5096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:310 0, 3->0 VC 0)
5096    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:310 1, 3->0 VC 0)
5097    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:310 1, 3->0 VC 0) collected from Input[2][0]
5098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:310 1, 3->0 VC 0)
5098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:310 1, 3->0 VC 0)
5099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:310 1, 3->0 VC 0) dataAvailable = 0
5099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #310 in attack.
5101    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:311 0, 0->3 VC 0) collected from Input[4][0]
5101    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:311 0, 0->3 VC 0)
5102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:311 0, 0->3 VC 0)
5102    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:311 0, 0->3 VC 0)
5102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5102    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:311 1, 0->3 VC 0) collected from Input[4][0]
5103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:311 0, 0->3 VC 0) collected from Input[3][0]
5103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:311 1, 0->3 VC 0)
5104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:311 0, 0->3 VC 0)
5104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:311 0, 0->3 VC 0)
5104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:311 0, 0->3 VC 0)
5104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5105    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:311 1, 0->3 VC 0) collected from Input[3][0]
5105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5105    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5105    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:311 0, 0->3 VC 0) collected from Input[0][0]
5106    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:311 1, 0->3 VC 0)
5106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5106    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:311 0, 0->3 VC 0)
5106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:311 0, 0->3 VC 0)
5106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:311 0, 0->3 VC 0)
5106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:311 0, 0->3 VC 0)
5107    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5107    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5107    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5107    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5107    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:311 1, 0->3 VC 0) collected from Input[0][0]
5108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5108    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5108    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5108    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:311 1, 0->3 VC 0)
5108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:311 1, 0->3 VC 0)
5108    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5109    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5109    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5109    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5109    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5109    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5109    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:311 1, 0->3 VC 0) dataAvailable = 0
5109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #311 in attack.
5110    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5110    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5110    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5110    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5110    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5111    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5111    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5111    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5111    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5111    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5111    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:312 0, 3->0 VC 0) collected from Input[4][0]
5112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5112    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5112    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5112    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5112    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:312 0, 3->0 VC 0)
5112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:312 0, 3->0 VC 0)
5112    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:312 0, 3->0 VC 0)
5112    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5113    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5113    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5113    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:312 0, 3->0 VC 0) collected from Input[1][0]
5113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5113    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5113    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5113    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:312 1, 3->0 VC 0) collected from Input[4][0]
5114    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5114    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5114    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5114    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:312 0, 3->0 VC 0)
5114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:312 0, 3->0 VC 0)
5114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:312 0, 3->0 VC 0)
5114    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5114    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:312 1, 3->0 VC 0)
5114    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:312 0, 3->0 VC 0) collected from Input[2][0]
5115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5115    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5115    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:312 1, 3->0 VC 0) collected from Input[1][0]
5115    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:312 0, 3->0 VC 0)
5116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:312 0, 3->0 VC 0)
5116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:312 0, 3->0 VC 0)
5116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:312 0, 3->0 VC 0)
5116    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5116    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:312 1, 3->0 VC 0)
5116    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5116    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:312 1, 3->0 VC 0) collected from Input[2][0]
5117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5117    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5117    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5117    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5117    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5117    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:312 1, 3->0 VC 0)
5118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:312 1, 3->0 VC 0)
5118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5118    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5118    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5118    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5118    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5118    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5119    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:312 1, 3->0 VC 0) dataAvailable = 0
5119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #312 in attack.
5119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5119    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5119    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5119    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5119    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5120    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5120    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5120    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5120    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5120    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:313 0, 0->3 VC 0) collected from Input[4][0]
5121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5121    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5121    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5121    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5121    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5121    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:313 0, 0->3 VC 0)
5122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:313 0, 0->3 VC 0)
5122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:313 0, 0->3 VC 0)
5122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5122    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5122    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5122    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5122    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5122    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:313 1, 0->3 VC 0) collected from Input[4][0]
5123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:313 0, 0->3 VC 0) collected from Input[3][0]
5123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5123    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5123    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5123    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:313 1, 0->3 VC 0)
5124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:313 0, 0->3 VC 0)
5124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:313 0, 0->3 VC 0)
5124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:313 0, 0->3 VC 0)
5124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5124    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5124    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5124    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5125    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:313 1, 0->3 VC 0) collected from Input[3][0]
5125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5125    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5125    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5125    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5125    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5125    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:313 0, 0->3 VC 0) collected from Input[0][0]
5126    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:313 1, 0->3 VC 0)
5126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5126    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5126    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5126    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:313 0, 0->3 VC 0)
5126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:313 0, 0->3 VC 0)
5126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:313 0, 0->3 VC 0)
5126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:313 0, 0->3 VC 0)
5126    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5127    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5127    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5127    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5127    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5127    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5127    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:313 1, 0->3 VC 0) collected from Input[0][0]
5128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5128    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5128    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5128    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5128    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:313 1, 0->3 VC 0)
5128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:313 1, 0->3 VC 0)
5128    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5129    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5129    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5129    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5129    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5129    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5129    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:313 1, 0->3 VC 0) dataAvailable = 0
5129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #313 in attack.
5130    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5130    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5130    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5130    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5130    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5130    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5131    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5131    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5131    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5131    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5131    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5131    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:314 0, 3->0 VC 0) collected from Input[4][0]
5132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5132    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5132    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5132    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5132    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:314 0, 3->0 VC 0)
5132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:314 0, 3->0 VC 0)
5132    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:314 0, 3->0 VC 0)
5132    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5133    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5133    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5133    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:314 0, 3->0 VC 0) collected from Input[1][0]
5133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5133    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5133    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5133    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:314 1, 3->0 VC 0) collected from Input[4][0]
5134    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5134    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5134    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5134    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:314 0, 3->0 VC 0)
5134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:314 0, 3->0 VC 0)
5134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:314 0, 3->0 VC 0)
5134    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5134    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:314 1, 3->0 VC 0)
5134    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:314 0, 3->0 VC 0) collected from Input[2][0]
5135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5135    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5135    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:314 1, 3->0 VC 0) collected from Input[1][0]
5135    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:314 0, 3->0 VC 0)
5136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:314 0, 3->0 VC 0)
5136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:314 0, 3->0 VC 0)
5136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:314 0, 3->0 VC 0)
5136    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5136    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:314 1, 3->0 VC 0)
5136    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5136    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:314 1, 3->0 VC 0) collected from Input[2][0]
5137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5137    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5137    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5137    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5137    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5137    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:314 1, 3->0 VC 0)
5138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:314 1, 3->0 VC 0)
5138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5138    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5138    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5138    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5138    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5138    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5139    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:314 1, 3->0 VC 0) dataAvailable = 0
5139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #314 in attack.
5139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5139    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5139    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5139    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5139    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5140    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5140    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5140    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5140    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5140    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:315 0, 0->3 VC 0) collected from Input[4][0]
5141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5141    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
5141    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5141    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5141    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5141    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:315 0, 0->3 VC 0)
5142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:315 0, 0->3 VC 0)
5142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:315 0, 0->3 VC 0)
5142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
5142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
5142    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
5142    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5142    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5142    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5142    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
5143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:315 1, 0->3 VC 0) collected from Input[4][0]
5143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:315 0, 0->3 VC 0) collected from Input[3][0]
5143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
5143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5143    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5143    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5143    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
5144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
5144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
5144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:315 1, 0->3 VC 0)
5144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:315 0, 0->3 VC 0)
5144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:315 0, 0->3 VC 0)
5144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:315 0, 0->3 VC 0)
5144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
5144    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5144    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5144    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5145    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
5145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5145    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:315 1, 0->3 VC 0) collected from Input[3][0]
5145    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5145    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
5145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5145    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5145    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5145    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:315 0, 0->3 VC 0) collected from Input[0][0]
5146    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
5146    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:315 1, 0->3 VC 0)
5146    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5146    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
5146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
5146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
5146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
5146    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
5146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:315 0, 0->3 VC 0)
5146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:315 0, 0->3 VC 0)
5146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:315 0, 0->3 VC 0)
5146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:315 0, 0->3 VC 0)
5146    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
5147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
5147    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
5147    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
5147    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5147    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:315 1, 0->3 VC 0) collected from Input[0][0]
5148    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
5148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
5148    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
5148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:315 1, 0->3 VC 0)
5148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:315 1, 0->3 VC 0)
5148    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
5149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5149    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
5149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
5149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
5149    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
5149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
5149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
5149    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
5149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:315 1, 0->3 VC 0) dataAvailable = 0
5149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #315 in attack.
5150    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
5150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5150    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5150    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
5151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
5151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
5151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
5151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
5151    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
5151    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:316 0, 3->0 VC 0) collected from Input[4][0]
5152    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
5152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:316 0, 3->0 VC 0)
5152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:316 0, 3->0 VC 0)
5152    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:316 0, 3->0 VC 0)
5153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
5153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
5153    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:316 0, 3->0 VC 0) collected from Input[1][0]
5153    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:316 1, 3->0 VC 0) collected from Input[4][0]
5154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
5154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
5154    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
5154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:316 0, 3->0 VC 0)
5154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:316 0, 3->0 VC 0)
5154    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:316 0, 3->0 VC 0)
5154    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:316 1, 3->0 VC 0)
5155    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:316 0, 3->0 VC 0) collected from Input[2][0]
5155    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:316 1, 3->0 VC 0) collected from Input[1][0]
5156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:316 0, 3->0 VC 0)
5156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:316 0, 3->0 VC 0)
5156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:316 0, 3->0 VC 0)
5156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:316 0, 3->0 VC 0)
5156    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:316 1, 3->0 VC 0)
5157    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:316 1, 3->0 VC 0) collected from Input[2][0]
5158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:316 1, 3->0 VC 0)
5158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:316 1, 3->0 VC 0)
5159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:316 1, 3->0 VC 0) dataAvailable = 0
5159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #316 in attack.
5161    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:317 0, 0->3 VC 0) collected from Input[4][0]
5162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:317 0, 0->3 VC 0)
5162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:317 0, 0->3 VC 0)
5162    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:317 0, 0->3 VC 0)
5163    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:317 1, 0->3 VC 0) collected from Input[4][0]
5163    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:317 0, 0->3 VC 0) collected from Input[3][0]
5164    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:317 1, 0->3 VC 0)
5164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:317 0, 0->3 VC 0)
5164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:317 0, 0->3 VC 0)
5164    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:317 0, 0->3 VC 0)
5165    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:317 1, 0->3 VC 0) collected from Input[3][0]
5165    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:317 0, 0->3 VC 0) collected from Input[0][0]
5166    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:317 1, 0->3 VC 0)
5166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:317 0, 0->3 VC 0)
5166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:317 0, 0->3 VC 0)
5166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:317 0, 0->3 VC 0)
5166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:317 0, 0->3 VC 0)
5167    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:317 1, 0->3 VC 0) collected from Input[0][0]
5168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:317 1, 0->3 VC 0)
5168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:317 1, 0->3 VC 0)
5169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:317 1, 0->3 VC 0) dataAvailable = 0
5169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #317 in attack.
5171    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:318 0, 3->0 VC 0) collected from Input[4][0]
5172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:318 0, 3->0 VC 0)
5172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:318 0, 3->0 VC 0)
5172    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:318 0, 3->0 VC 0)
5173    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:318 0, 3->0 VC 0) collected from Input[1][0]
5173    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:318 1, 3->0 VC 0) collected from Input[4][0]
5174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:318 0, 3->0 VC 0)
5174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:318 0, 3->0 VC 0)
5174    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:318 0, 3->0 VC 0)
5174    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:318 1, 3->0 VC 0)
5175    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:318 0, 3->0 VC 0) collected from Input[2][0]
5175    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:318 1, 3->0 VC 0) collected from Input[1][0]
5176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:318 0, 3->0 VC 0)
5176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:318 0, 3->0 VC 0)
5176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:318 0, 3->0 VC 0)
5176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:318 0, 3->0 VC 0)
5176    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:318 1, 3->0 VC 0)
5177    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:318 1, 3->0 VC 0) collected from Input[2][0]
5178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:318 1, 3->0 VC 0)
5178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:318 1, 3->0 VC 0)
5179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:318 1, 3->0 VC 0) dataAvailable = 0
5179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #318 in attack.
5181    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:319 0, 0->3 VC 0) collected from Input[4][0]
5182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:319 0, 0->3 VC 0)
5182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:319 0, 0->3 VC 0)
5182    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:319 0, 0->3 VC 0)
5183    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:319 1, 0->3 VC 0) collected from Input[4][0]
5183    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:319 0, 0->3 VC 0) collected from Input[3][0]
5184    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:319 1, 0->3 VC 0)
5184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:319 0, 0->3 VC 0)
5184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:319 0, 0->3 VC 0)
5184    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:319 0, 0->3 VC 0)
5185    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:319 1, 0->3 VC 0) collected from Input[3][0]
5185    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:319 0, 0->3 VC 0) collected from Input[0][0]
5186    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:319 1, 0->3 VC 0)
5186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:319 0, 0->3 VC 0)
5186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:319 0, 0->3 VC 0)
5186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:319 0, 0->3 VC 0)
5186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:319 0, 0->3 VC 0)
5187    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:319 1, 0->3 VC 0) collected from Input[0][0]
5188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:319 1, 0->3 VC 0)
5188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:319 1, 0->3 VC 0)
5189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:319 1, 0->3 VC 0) dataAvailable = 0
5189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #319 in attack.
5191    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:320 0, 3->0 VC 0) collected from Input[4][0]
5192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:320 0, 3->0 VC 0)
5192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:320 0, 3->0 VC 0)
5192    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:320 0, 3->0 VC 0)
5193    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:320 0, 3->0 VC 0) collected from Input[1][0]
5193    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:320 1, 3->0 VC 0) collected from Input[4][0]
5194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:320 0, 3->0 VC 0)
5194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:320 0, 3->0 VC 0)
5194    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:320 0, 3->0 VC 0)
5194    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:320 1, 3->0 VC 0)
5195    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:320 0, 3->0 VC 0) collected from Input[2][0]
5195    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:320 1, 3->0 VC 0) collected from Input[1][0]
5196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:320 0, 3->0 VC 0)
5196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:320 0, 3->0 VC 0)
5196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:320 0, 3->0 VC 0)
5196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:320 0, 3->0 VC 0)
5196    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:320 1, 3->0 VC 0)
5197    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:320 1, 3->0 VC 0) collected from Input[2][0]
5198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:320 1, 3->0 VC 0)
5198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:320 1, 3->0 VC 0)
5199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:320 1, 3->0 VC 0) dataAvailable = 0
5199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #320 in attack.
5201    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:321 0, 0->3 VC 0) collected from Input[4][0]
5202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:321 0, 0->3 VC 0)
5202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:321 0, 0->3 VC 0)
5202    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:321 0, 0->3 VC 0)
5203    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:321 1, 0->3 VC 0) collected from Input[4][0]
5203    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:321 0, 0->3 VC 0) collected from Input[3][0]
5204    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:321 1, 0->3 VC 0)
5204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:321 0, 0->3 VC 0)
5204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:321 0, 0->3 VC 0)
5204    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:321 0, 0->3 VC 0)
5205    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:321 1, 0->3 VC 0) collected from Input[3][0]
5205    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:321 0, 0->3 VC 0) collected from Input[0][0]
5206    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:321 1, 0->3 VC 0)
5206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:321 0, 0->3 VC 0)
5206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:321 0, 0->3 VC 0)
5206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:321 0, 0->3 VC 0)
5206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:321 0, 0->3 VC 0)
5207    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:321 1, 0->3 VC 0) collected from Input[0][0]
5208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:321 1, 0->3 VC 0)
5208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:321 1, 0->3 VC 0)
5209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:321 1, 0->3 VC 0) dataAvailable = 0
5209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #321 in attack.
5211    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:322 0, 3->0 VC 0) collected from Input[4][0]
5212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:322 0, 3->0 VC 0)
5212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:322 0, 3->0 VC 0)
5212    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:322 0, 3->0 VC 0)
5213    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:322 0, 3->0 VC 0) collected from Input[1][0]
5213    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:322 1, 3->0 VC 0) collected from Input[4][0]
5214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:322 0, 3->0 VC 0)
5214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:322 0, 3->0 VC 0)
5214    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:322 0, 3->0 VC 0)
5214    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:322 1, 3->0 VC 0)
5215    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:322 0, 3->0 VC 0) collected from Input[2][0]
5215    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:322 1, 3->0 VC 0) collected from Input[1][0]
5216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:322 0, 3->0 VC 0)
5216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:322 0, 3->0 VC 0)
5216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:322 0, 3->0 VC 0)
5216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:322 0, 3->0 VC 0)
5216    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:322 1, 3->0 VC 0)
5217    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:322 1, 3->0 VC 0) collected from Input[2][0]
5218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:322 1, 3->0 VC 0)
5218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:322 1, 3->0 VC 0)
5219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:322 1, 3->0 VC 0) dataAvailable = 0
5219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #322 in attack.
5221    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:323 0, 0->3 VC 0) collected from Input[4][0]
5222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:323 0, 0->3 VC 0)
5222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:323 0, 0->3 VC 0)
5222    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:323 0, 0->3 VC 0)
5223    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:323 1, 0->3 VC 0) collected from Input[4][0]
5223    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:323 0, 0->3 VC 0) collected from Input[3][0]
5224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:323 1, 0->3 VC 0)
5224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:323 0, 0->3 VC 0)
5224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:323 0, 0->3 VC 0)
5224    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:323 0, 0->3 VC 0)
5225    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:323 1, 0->3 VC 0) collected from Input[3][0]
5225    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:323 0, 0->3 VC 0) collected from Input[0][0]
5226    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:323 1, 0->3 VC 0)
5226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:323 0, 0->3 VC 0)
5226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:323 0, 0->3 VC 0)
5226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:323 0, 0->3 VC 0)
5226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:323 0, 0->3 VC 0)
5227    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:323 1, 0->3 VC 0) collected from Input[0][0]
5228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:323 1, 0->3 VC 0)
5228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:323 1, 0->3 VC 0)
5229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:323 1, 0->3 VC 0) dataAvailable = 0
5229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #323 in attack.
5231    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:324 0, 3->0 VC 0) collected from Input[4][0]
5232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:324 0, 3->0 VC 0)
5232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:324 0, 3->0 VC 0)
5232    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:324 0, 3->0 VC 0)
5233    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:324 0, 3->0 VC 0) collected from Input[1][0]
5233    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:324 1, 3->0 VC 0) collected from Input[4][0]
5234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:324 0, 3->0 VC 0)
5234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:324 0, 3->0 VC 0)
5234    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:324 0, 3->0 VC 0)
5234    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:324 1, 3->0 VC 0)
5235    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:324 0, 3->0 VC 0) collected from Input[2][0]
5235    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:324 1, 3->0 VC 0) collected from Input[1][0]
5236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:324 0, 3->0 VC 0)
5236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:324 0, 3->0 VC 0)
5236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:324 0, 3->0 VC 0)
5236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:324 0, 3->0 VC 0)
5236    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:324 1, 3->0 VC 0)
5237    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:324 1, 3->0 VC 0) collected from Input[2][0]
5238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:324 1, 3->0 VC 0)
5238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:324 1, 3->0 VC 0)
5239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:324 1, 3->0 VC 0) dataAvailable = 0
5239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #324 in attack.
5241    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:325 0, 0->3 VC 0) collected from Input[4][0]
5242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:325 0, 0->3 VC 0)
5242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:325 0, 0->3 VC 0)
5242    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:325 0, 0->3 VC 0)
5243    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:325 1, 0->3 VC 0) collected from Input[4][0]
5243    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:325 0, 0->3 VC 0) collected from Input[3][0]
5244    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:325 1, 0->3 VC 0)
5244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:325 0, 0->3 VC 0)
5244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:325 0, 0->3 VC 0)
5244    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:325 0, 0->3 VC 0)
5245    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:325 1, 0->3 VC 0) collected from Input[3][0]
5245    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:325 0, 0->3 VC 0) collected from Input[0][0]
5246    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:325 1, 0->3 VC 0)
5246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:325 0, 0->3 VC 0)
5246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:325 0, 0->3 VC 0)
5246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:325 0, 0->3 VC 0)
5246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:325 0, 0->3 VC 0)
5247    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:325 1, 0->3 VC 0) collected from Input[0][0]
5248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:325 1, 0->3 VC 0)
5248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:325 1, 0->3 VC 0)
5249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:325 1, 0->3 VC 0) dataAvailable = 0
5249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #325 in attack.
5251    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:326 0, 3->0 VC 0) collected from Input[4][0]
5252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:326 0, 3->0 VC 0)
5252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:326 0, 3->0 VC 0)
5252    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:326 0, 3->0 VC 0)
5253    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:326 0, 3->0 VC 0) collected from Input[1][0]
5253    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:326 1, 3->0 VC 0) collected from Input[4][0]
5254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:326 0, 3->0 VC 0)
5254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:326 0, 3->0 VC 0)
5254    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:326 0, 3->0 VC 0)
5254    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:326 1, 3->0 VC 0)
5255    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:326 0, 3->0 VC 0) collected from Input[2][0]
5255    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:326 1, 3->0 VC 0) collected from Input[1][0]
5256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:326 0, 3->0 VC 0)
5256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:326 0, 3->0 VC 0)
5256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:326 0, 3->0 VC 0)
5256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:326 0, 3->0 VC 0)
5256    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:326 1, 3->0 VC 0)
5257    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:326 1, 3->0 VC 0) collected from Input[2][0]
5258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:326 1, 3->0 VC 0)
5258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:326 1, 3->0 VC 0)
5259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:326 1, 3->0 VC 0) dataAvailable = 0
5259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #326 in attack.
5261    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:327 0, 0->3 VC 0) collected from Input[4][0]
5262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:327 0, 0->3 VC 0)
5262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:327 0, 0->3 VC 0)
5262    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:327 0, 0->3 VC 0)
5263    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:327 1, 0->3 VC 0) collected from Input[4][0]
5263    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:327 0, 0->3 VC 0) collected from Input[3][0]
5264    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:327 1, 0->3 VC 0)
5264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:327 0, 0->3 VC 0)
5264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:327 0, 0->3 VC 0)
5264    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:327 0, 0->3 VC 0)
5265    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:327 1, 0->3 VC 0) collected from Input[3][0]
5265    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:327 0, 0->3 VC 0) collected from Input[0][0]
5266    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:327 1, 0->3 VC 0)
5266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:327 0, 0->3 VC 0)
5266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:327 0, 0->3 VC 0)
5266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:327 0, 0->3 VC 0)
5266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:327 0, 0->3 VC 0)
5267    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:327 1, 0->3 VC 0) collected from Input[0][0]
5268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:327 1, 0->3 VC 0)
5268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:327 1, 0->3 VC 0)
5269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:327 1, 0->3 VC 0) dataAvailable = 0
5269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #327 in attack.
5271    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:328 0, 3->0 VC 0) collected from Input[4][0]
5272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:328 0, 3->0 VC 0)
5272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:328 0, 3->0 VC 0)
5272    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:328 0, 3->0 VC 0)
5273    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:328 0, 3->0 VC 0) collected from Input[1][0]
5273    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:328 1, 3->0 VC 0) collected from Input[4][0]
5274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:328 0, 3->0 VC 0)
5274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:328 0, 3->0 VC 0)
5274    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:328 0, 3->0 VC 0)
5274    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:328 1, 3->0 VC 0)
5275    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:328 0, 3->0 VC 0) collected from Input[2][0]
5275    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:328 1, 3->0 VC 0) collected from Input[1][0]
5276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:328 0, 3->0 VC 0)
5276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:328 0, 3->0 VC 0)
5276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:328 0, 3->0 VC 0)
5276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:328 0, 3->0 VC 0)
5276    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:328 1, 3->0 VC 0)
5277    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:328 1, 3->0 VC 0) collected from Input[2][0]
5278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:328 1, 3->0 VC 0)
5278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:328 1, 3->0 VC 0)
5279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:328 1, 3->0 VC 0) dataAvailable = 0
5279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #328 in attack.
5281    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:329 0, 0->3 VC 0) collected from Input[4][0]
5282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:329 0, 0->3 VC 0)
5282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:329 0, 0->3 VC 0)
5282    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:329 0, 0->3 VC 0)
5283    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:329 1, 0->3 VC 0) collected from Input[4][0]
5283    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:329 0, 0->3 VC 0) collected from Input[3][0]
5284    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:329 1, 0->3 VC 0)
5284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:329 0, 0->3 VC 0)
5284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:329 0, 0->3 VC 0)
5284    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:329 0, 0->3 VC 0)
5285    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:329 1, 0->3 VC 0) collected from Input[3][0]
5285    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:329 0, 0->3 VC 0) collected from Input[0][0]
5286    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:329 1, 0->3 VC 0)
5286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:329 0, 0->3 VC 0)
5286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:329 0, 0->3 VC 0)
5286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:329 0, 0->3 VC 0)
5286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:329 0, 0->3 VC 0)
5287    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:329 1, 0->3 VC 0) collected from Input[0][0]
5288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:329 1, 0->3 VC 0)
5288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:329 1, 0->3 VC 0)
5289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:329 1, 0->3 VC 0) dataAvailable = 0
5289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #329 in attack.
5291    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:330 0, 3->0 VC 0) collected from Input[4][0]
5292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:330 0, 3->0 VC 0)
5292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:330 0, 3->0 VC 0)
5292    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:330 0, 3->0 VC 0)
5293    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:330 0, 3->0 VC 0) collected from Input[1][0]
5293    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:330 1, 3->0 VC 0) collected from Input[4][0]
5294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:330 0, 3->0 VC 0)
5294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:330 0, 3->0 VC 0)
5294    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:330 0, 3->0 VC 0)
5294    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:330 1, 3->0 VC 0)
5295    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:330 0, 3->0 VC 0) collected from Input[2][0]
5295    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:330 1, 3->0 VC 0) collected from Input[1][0]
5296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:330 0, 3->0 VC 0)
5296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:330 0, 3->0 VC 0)
5296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:330 0, 3->0 VC 0)
5296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:330 0, 3->0 VC 0)
5296    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:330 1, 3->0 VC 0)
5297    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:330 1, 3->0 VC 0) collected from Input[2][0]
5298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:330 1, 3->0 VC 0)
5298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:330 1, 3->0 VC 0)
5299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:330 1, 3->0 VC 0) dataAvailable = 0
5299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #330 in attack.
5301    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:331 0, 0->3 VC 0) collected from Input[4][0]
5302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:331 0, 0->3 VC 0)
5302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:331 0, 0->3 VC 0)
5302    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:331 0, 0->3 VC 0)
5303    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:331 1, 0->3 VC 0) collected from Input[4][0]
5303    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:331 0, 0->3 VC 0) collected from Input[3][0]
5304    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:331 1, 0->3 VC 0)
5304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:331 0, 0->3 VC 0)
5304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:331 0, 0->3 VC 0)
5304    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:331 0, 0->3 VC 0)
5305    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:331 1, 0->3 VC 0) collected from Input[3][0]
5305    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:331 0, 0->3 VC 0) collected from Input[0][0]
5306    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:331 1, 0->3 VC 0)
5306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:331 0, 0->3 VC 0)
5306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:331 0, 0->3 VC 0)
5306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:331 0, 0->3 VC 0)
5306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:331 0, 0->3 VC 0)
5307    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:331 1, 0->3 VC 0) collected from Input[0][0]
5308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:331 1, 0->3 VC 0)
5308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:331 1, 0->3 VC 0)
5309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:331 1, 0->3 VC 0) dataAvailable = 0
5309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #331 in attack.
5311    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:332 0, 3->0 VC 0) collected from Input[4][0]
5312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:332 0, 3->0 VC 0)
5312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:332 0, 3->0 VC 0)
5312    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:332 0, 3->0 VC 0)
5313    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:332 0, 3->0 VC 0) collected from Input[1][0]
5313    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:332 1, 3->0 VC 0) collected from Input[4][0]
5314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:332 0, 3->0 VC 0)
5314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:332 0, 3->0 VC 0)
5314    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:332 0, 3->0 VC 0)
5314    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:332 1, 3->0 VC 0)
5315    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:332 0, 3->0 VC 0) collected from Input[2][0]
5315    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:332 1, 3->0 VC 0) collected from Input[1][0]
5316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:332 0, 3->0 VC 0)
5316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:332 0, 3->0 VC 0)
5316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:332 0, 3->0 VC 0)
5316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:332 0, 3->0 VC 0)
5316    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:332 1, 3->0 VC 0)
5317    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:332 1, 3->0 VC 0) collected from Input[2][0]
5318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:332 1, 3->0 VC 0)
5318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:332 1, 3->0 VC 0)
5319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:332 1, 3->0 VC 0) dataAvailable = 0
5319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #332 in attack.
5321    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:333 0, 0->3 VC 0) collected from Input[4][0]
5322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:333 0, 0->3 VC 0)
5322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:333 0, 0->3 VC 0)
5322    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:333 0, 0->3 VC 0)
5323    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:333 1, 0->3 VC 0) collected from Input[4][0]
5323    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:333 0, 0->3 VC 0) collected from Input[3][0]
5324    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:333 1, 0->3 VC 0)
5324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:333 0, 0->3 VC 0)
5324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:333 0, 0->3 VC 0)
5324    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:333 0, 0->3 VC 0)
5325    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:333 1, 0->3 VC 0) collected from Input[3][0]
5325    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:333 0, 0->3 VC 0) collected from Input[0][0]
5326    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:333 1, 0->3 VC 0)
5326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:333 0, 0->3 VC 0)
5326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:333 0, 0->3 VC 0)
5326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:333 0, 0->3 VC 0)
5326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:333 0, 0->3 VC 0)
5327    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:333 1, 0->3 VC 0) collected from Input[0][0]
5328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:333 1, 0->3 VC 0)
5328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:333 1, 0->3 VC 0)
5329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:333 1, 0->3 VC 0) dataAvailable = 0
5329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #333 in attack.
5331    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:334 0, 3->0 VC 0) collected from Input[4][0]
5332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:334 0, 3->0 VC 0)
5332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:334 0, 3->0 VC 0)
5332    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:334 0, 3->0 VC 0)
5333    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:334 0, 3->0 VC 0) collected from Input[1][0]
5333    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:334 1, 3->0 VC 0) collected from Input[4][0]
5334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:334 0, 3->0 VC 0)
5334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:334 0, 3->0 VC 0)
5334    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:334 0, 3->0 VC 0)
5334    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:334 1, 3->0 VC 0)
5335    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:334 0, 3->0 VC 0) collected from Input[2][0]
5335    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:334 1, 3->0 VC 0) collected from Input[1][0]
5336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:334 0, 3->0 VC 0)
5336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:334 0, 3->0 VC 0)
5336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:334 0, 3->0 VC 0)
5336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:334 0, 3->0 VC 0)
5336    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:334 1, 3->0 VC 0)
5337    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:334 1, 3->0 VC 0) collected from Input[2][0]
5338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:334 1, 3->0 VC 0)
5338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:334 1, 3->0 VC 0)
5339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:334 1, 3->0 VC 0) dataAvailable = 0
5339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #334 in attack.
5341    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:335 0, 0->3 VC 0) collected from Input[4][0]
5342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:335 0, 0->3 VC 0)
5342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:335 0, 0->3 VC 0)
5342    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:335 0, 0->3 VC 0)
5343    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:335 1, 0->3 VC 0) collected from Input[4][0]
5343    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:335 0, 0->3 VC 0) collected from Input[3][0]
5344    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:335 1, 0->3 VC 0)
5344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:335 0, 0->3 VC 0)
5344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:335 0, 0->3 VC 0)
5344    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:335 0, 0->3 VC 0)
5345    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:335 1, 0->3 VC 0) collected from Input[3][0]
5345    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:335 0, 0->3 VC 0) collected from Input[0][0]
5346    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:335 1, 0->3 VC 0)
5346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:335 0, 0->3 VC 0)
5346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:335 0, 0->3 VC 0)
5346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:335 0, 0->3 VC 0)
5346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:335 0, 0->3 VC 0)
5347    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:335 1, 0->3 VC 0) collected from Input[0][0]
5348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:335 1, 0->3 VC 0)
5348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:335 1, 0->3 VC 0)
5349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:335 1, 0->3 VC 0) dataAvailable = 0
5349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #335 in attack.
5351    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:336 0, 3->0 VC 0) collected from Input[4][0]
5352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:336 0, 3->0 VC 0)
5352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:336 0, 3->0 VC 0)
5352    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:336 0, 3->0 VC 0)
5353    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:336 0, 3->0 VC 0) collected from Input[1][0]
5353    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:336 1, 3->0 VC 0) collected from Input[4][0]
5354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:336 0, 3->0 VC 0)
5354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:336 0, 3->0 VC 0)
5354    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:336 0, 3->0 VC 0)
5354    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:336 1, 3->0 VC 0)
5355    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:336 0, 3->0 VC 0) collected from Input[2][0]
5355    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:336 1, 3->0 VC 0) collected from Input[1][0]
5356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:336 0, 3->0 VC 0)
5356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:336 0, 3->0 VC 0)
5356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:336 0, 3->0 VC 0)
5356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:336 0, 3->0 VC 0)
5356    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:336 1, 3->0 VC 0)
5357    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:336 1, 3->0 VC 0) collected from Input[2][0]
5358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:336 1, 3->0 VC 0)
5358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:336 1, 3->0 VC 0)
5359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:336 1, 3->0 VC 0) dataAvailable = 0
5359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #336 in attack.
5361    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:337 0, 0->3 VC 0) collected from Input[4][0]
5362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:337 0, 0->3 VC 0)
5362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:337 0, 0->3 VC 0)
5362    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:337 0, 0->3 VC 0)
5363    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:337 1, 0->3 VC 0) collected from Input[4][0]
5363    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:337 0, 0->3 VC 0) collected from Input[3][0]
5364    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:337 1, 0->3 VC 0)
5364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:337 0, 0->3 VC 0)
5364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:337 0, 0->3 VC 0)
5364    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:337 0, 0->3 VC 0)
5365    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:337 1, 0->3 VC 0) collected from Input[3][0]
5365    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:337 0, 0->3 VC 0) collected from Input[0][0]
5366    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:337 1, 0->3 VC 0)
5366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:337 0, 0->3 VC 0)
5366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:337 0, 0->3 VC 0)
5366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:337 0, 0->3 VC 0)
5366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:337 0, 0->3 VC 0)
5367    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:337 1, 0->3 VC 0) collected from Input[0][0]
5368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:337 1, 0->3 VC 0)
5368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:337 1, 0->3 VC 0)
5369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:337 1, 0->3 VC 0) dataAvailable = 0
5369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #337 in attack.
5371    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:338 0, 3->0 VC 0) collected from Input[4][0]
5372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:338 0, 3->0 VC 0)
5372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:338 0, 3->0 VC 0)
5372    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:338 0, 3->0 VC 0)
5373    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:338 0, 3->0 VC 0) collected from Input[1][0]
5373    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:338 1, 3->0 VC 0) collected from Input[4][0]
5374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:338 0, 3->0 VC 0)
5374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:338 0, 3->0 VC 0)
5374    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:338 0, 3->0 VC 0)
5374    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:338 1, 3->0 VC 0)
5375    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:338 0, 3->0 VC 0) collected from Input[2][0]
5375    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:338 1, 3->0 VC 0) collected from Input[1][0]
5376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:338 0, 3->0 VC 0)
5376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:338 0, 3->0 VC 0)
5376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:338 0, 3->0 VC 0)
5376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:338 0, 3->0 VC 0)
5376    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:338 1, 3->0 VC 0)
5377    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:338 1, 3->0 VC 0) collected from Input[2][0]
5378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:338 1, 3->0 VC 0)
5378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:338 1, 3->0 VC 0)
5379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:338 1, 3->0 VC 0) dataAvailable = 0
5379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #338 in attack.
5381    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:339 0, 0->3 VC 0) collected from Input[4][0]
5382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:339 0, 0->3 VC 0)
5382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:339 0, 0->3 VC 0)
5382    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:339 0, 0->3 VC 0)
5383    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:339 1, 0->3 VC 0) collected from Input[4][0]
5383    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:339 0, 0->3 VC 0) collected from Input[3][0]
5384    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:339 1, 0->3 VC 0)
5384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:339 0, 0->3 VC 0)
5384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:339 0, 0->3 VC 0)
5384    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:339 0, 0->3 VC 0)
5385    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:339 1, 0->3 VC 0) collected from Input[3][0]
5385    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:339 0, 0->3 VC 0) collected from Input[0][0]
5386    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:339 1, 0->3 VC 0)
5386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:339 0, 0->3 VC 0)
5386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:339 0, 0->3 VC 0)
5386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:339 0, 0->3 VC 0)
5386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:339 0, 0->3 VC 0)
5387    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:339 1, 0->3 VC 0) collected from Input[0][0]
5388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:339 1, 0->3 VC 0)
5388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:339 1, 0->3 VC 0)
5389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:339 1, 0->3 VC 0) dataAvailable = 0
5389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #339 in attack.
5391    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:340 0, 3->0 VC 0) collected from Input[4][0]
5392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:340 0, 3->0 VC 0)
5392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:340 0, 3->0 VC 0)
5392    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:340 0, 3->0 VC 0)
5393    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:340 0, 3->0 VC 0) collected from Input[1][0]
5393    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:340 1, 3->0 VC 0) collected from Input[4][0]
5394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:340 0, 3->0 VC 0)
5394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:340 0, 3->0 VC 0)
5394    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:340 0, 3->0 VC 0)
5394    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:340 1, 3->0 VC 0)
5395    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:340 0, 3->0 VC 0) collected from Input[2][0]
5395    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:340 1, 3->0 VC 0) collected from Input[1][0]
5396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:340 0, 3->0 VC 0)
5396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:340 0, 3->0 VC 0)
5396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:340 0, 3->0 VC 0)
5396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:340 0, 3->0 VC 0)
5396    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:340 1, 3->0 VC 0)
5397    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:340 1, 3->0 VC 0) collected from Input[2][0]
5398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:340 1, 3->0 VC 0)
5398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:340 1, 3->0 VC 0)
5399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:340 1, 3->0 VC 0) dataAvailable = 0
5399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #340 in attack.
5401    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:341 0, 0->3 VC 0) collected from Input[4][0]
5402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:341 0, 0->3 VC 0)
5402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:341 0, 0->3 VC 0)
5402    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:341 0, 0->3 VC 0)
5403    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:341 1, 0->3 VC 0) collected from Input[4][0]
5403    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:341 0, 0->3 VC 0) collected from Input[3][0]
5404    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:341 1, 0->3 VC 0)
5404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:341 0, 0->3 VC 0)
5404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:341 0, 0->3 VC 0)
5404    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:341 0, 0->3 VC 0)
5405    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:341 1, 0->3 VC 0) collected from Input[3][0]
5405    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:341 0, 0->3 VC 0) collected from Input[0][0]
5406    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:341 1, 0->3 VC 0)
5406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:341 0, 0->3 VC 0)
5406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:341 0, 0->3 VC 0)
5406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:341 0, 0->3 VC 0)
5406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:341 0, 0->3 VC 0)
5407    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:341 1, 0->3 VC 0) collected from Input[0][0]
5408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:341 1, 0->3 VC 0)
5408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:341 1, 0->3 VC 0)
5409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:341 1, 0->3 VC 0) dataAvailable = 0
5409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #341 in attack.
5411    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:342 0, 3->0 VC 0) collected from Input[4][0]
5412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:342 0, 3->0 VC 0)
5412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:342 0, 3->0 VC 0)
5412    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:342 0, 3->0 VC 0)
5413    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:342 0, 3->0 VC 0) collected from Input[1][0]
5413    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:342 1, 3->0 VC 0) collected from Input[4][0]
5414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:342 0, 3->0 VC 0)
5414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:342 0, 3->0 VC 0)
5414    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:342 0, 3->0 VC 0)
5414    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:342 1, 3->0 VC 0)
5415    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:342 0, 3->0 VC 0) collected from Input[2][0]
5415    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:342 1, 3->0 VC 0) collected from Input[1][0]
5416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:342 0, 3->0 VC 0)
5416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:342 0, 3->0 VC 0)
5416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:342 0, 3->0 VC 0)
5416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:342 0, 3->0 VC 0)
5416    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:342 1, 3->0 VC 0)
5417    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:342 1, 3->0 VC 0) collected from Input[2][0]
5418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:342 1, 3->0 VC 0)
5418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:342 1, 3->0 VC 0)
5419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:342 1, 3->0 VC 0) dataAvailable = 0
5419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #342 in attack.
5421    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:343 0, 0->3 VC 0) collected from Input[4][0]
5422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:343 0, 0->3 VC 0)
5422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:343 0, 0->3 VC 0)
5422    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:343 0, 0->3 VC 0)
5423    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:343 1, 0->3 VC 0) collected from Input[4][0]
5423    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:343 0, 0->3 VC 0) collected from Input[3][0]
5424    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:343 1, 0->3 VC 0)
5424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:343 0, 0->3 VC 0)
5424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:343 0, 0->3 VC 0)
5424    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:343 0, 0->3 VC 0)
5425    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:343 1, 0->3 VC 0) collected from Input[3][0]
5425    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:343 0, 0->3 VC 0) collected from Input[0][0]
5426    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:343 1, 0->3 VC 0)
5426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:343 0, 0->3 VC 0)
5426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:343 0, 0->3 VC 0)
5426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:343 0, 0->3 VC 0)
5426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:343 0, 0->3 VC 0)
5427    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:343 1, 0->3 VC 0) collected from Input[0][0]
5428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:343 1, 0->3 VC 0)
5428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:343 1, 0->3 VC 0)
5429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:343 1, 0->3 VC 0) dataAvailable = 0
5429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #343 in attack.
5431    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:344 0, 3->0 VC 0) collected from Input[4][0]
5432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:344 0, 3->0 VC 0)
5432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:344 0, 3->0 VC 0)
5432    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:344 0, 3->0 VC 0)
5433    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:344 0, 3->0 VC 0) collected from Input[1][0]
5433    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:344 1, 3->0 VC 0) collected from Input[4][0]
5434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:344 0, 3->0 VC 0)
5434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:344 0, 3->0 VC 0)
5434    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:344 0, 3->0 VC 0)
5434    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:344 1, 3->0 VC 0)
5435    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:344 0, 3->0 VC 0) collected from Input[2][0]
5435    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:344 1, 3->0 VC 0) collected from Input[1][0]
5436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:344 0, 3->0 VC 0)
5436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:344 0, 3->0 VC 0)
5436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:344 0, 3->0 VC 0)
5436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:344 0, 3->0 VC 0)
5436    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:344 1, 3->0 VC 0)
5437    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:344 1, 3->0 VC 0) collected from Input[2][0]
5438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:344 1, 3->0 VC 0)
5438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:344 1, 3->0 VC 0)
5439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:344 1, 3->0 VC 0) dataAvailable = 0
5439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #344 in attack.
5441    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:345 0, 0->3 VC 0) collected from Input[4][0]
5442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:345 0, 0->3 VC 0)
5442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:345 0, 0->3 VC 0)
5442    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:345 0, 0->3 VC 0)
5443    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:345 1, 0->3 VC 0) collected from Input[4][0]
5443    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:345 0, 0->3 VC 0) collected from Input[3][0]
5444    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:345 1, 0->3 VC 0)
5444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:345 0, 0->3 VC 0)
5444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:345 0, 0->3 VC 0)
5444    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:345 0, 0->3 VC 0)
5445    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:345 1, 0->3 VC 0) collected from Input[3][0]
5445    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:345 0, 0->3 VC 0) collected from Input[0][0]
5446    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:345 1, 0->3 VC 0)
5446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:345 0, 0->3 VC 0)
5446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:345 0, 0->3 VC 0)
5446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:345 0, 0->3 VC 0)
5446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:345 0, 0->3 VC 0)
5447    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:345 1, 0->3 VC 0) collected from Input[0][0]
5448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:345 1, 0->3 VC 0)
5448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:345 1, 0->3 VC 0)
5449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:345 1, 0->3 VC 0) dataAvailable = 0
5449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #345 in attack.
5451    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:346 0, 3->0 VC 0) collected from Input[4][0]
5452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:346 0, 3->0 VC 0)
5452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:346 0, 3->0 VC 0)
5452    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:346 0, 3->0 VC 0)
5453    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:346 0, 3->0 VC 0) collected from Input[1][0]
5453    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:346 1, 3->0 VC 0) collected from Input[4][0]
5454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:346 0, 3->0 VC 0)
5454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:346 0, 3->0 VC 0)
5454    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:346 0, 3->0 VC 0)
5454    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:346 1, 3->0 VC 0)
5455    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:346 0, 3->0 VC 0) collected from Input[2][0]
5455    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:346 1, 3->0 VC 0) collected from Input[1][0]
5456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:346 0, 3->0 VC 0)
5456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:346 0, 3->0 VC 0)
5456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:346 0, 3->0 VC 0)
5456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:346 0, 3->0 VC 0)
5456    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:346 1, 3->0 VC 0)
5457    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:346 1, 3->0 VC 0) collected from Input[2][0]
5458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:346 1, 3->0 VC 0)
5458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:346 1, 3->0 VC 0)
5459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:346 1, 3->0 VC 0) dataAvailable = 0
5459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #346 in attack.
5461    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:347 0, 0->3 VC 0) collected from Input[4][0]
5462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:347 0, 0->3 VC 0)
5462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:347 0, 0->3 VC 0)
5462    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:347 0, 0->3 VC 0)
5463    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:347 1, 0->3 VC 0) collected from Input[4][0]
5463    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:347 0, 0->3 VC 0) collected from Input[3][0]
5464    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:347 1, 0->3 VC 0)
5464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:347 0, 0->3 VC 0)
5464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:347 0, 0->3 VC 0)
5464    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:347 0, 0->3 VC 0)
5465    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:347 1, 0->3 VC 0) collected from Input[3][0]
5465    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:347 0, 0->3 VC 0) collected from Input[0][0]
5466    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:347 1, 0->3 VC 0)
5466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:347 0, 0->3 VC 0)
5466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:347 0, 0->3 VC 0)
5466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:347 0, 0->3 VC 0)
5466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:347 0, 0->3 VC 0)
5467    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:347 1, 0->3 VC 0) collected from Input[0][0]
5468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:347 1, 0->3 VC 0)
5468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:347 1, 0->3 VC 0)
5469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:347 1, 0->3 VC 0) dataAvailable = 0
5469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #347 in attack.
5471    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:348 0, 3->0 VC 0) collected from Input[4][0]
5472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:348 0, 3->0 VC 0)
5472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:348 0, 3->0 VC 0)
5472    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:348 0, 3->0 VC 0)
5473    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:348 0, 3->0 VC 0) collected from Input[1][0]
5473    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:348 1, 3->0 VC 0) collected from Input[4][0]
5474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:348 0, 3->0 VC 0)
5474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:348 0, 3->0 VC 0)
5474    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:348 0, 3->0 VC 0)
5474    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:348 1, 3->0 VC 0)
5475    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:348 0, 3->0 VC 0) collected from Input[2][0]
5475    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:348 1, 3->0 VC 0) collected from Input[1][0]
5476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:348 0, 3->0 VC 0)
5476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:348 0, 3->0 VC 0)
5476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:348 0, 3->0 VC 0)
5476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:348 0, 3->0 VC 0)
5476    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:348 1, 3->0 VC 0)
5477    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:348 1, 3->0 VC 0) collected from Input[2][0]
5478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:348 1, 3->0 VC 0)
5478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:348 1, 3->0 VC 0)
5479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:348 1, 3->0 VC 0) dataAvailable = 0
5479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #348 in attack.
5481    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:349 0, 0->3 VC 0) collected from Input[4][0]
5482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:349 0, 0->3 VC 0)
5482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:349 0, 0->3 VC 0)
5482    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:349 0, 0->3 VC 0)
5483    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:349 1, 0->3 VC 0) collected from Input[4][0]
5483    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:349 0, 0->3 VC 0) collected from Input[3][0]
5484    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:349 1, 0->3 VC 0)
5484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:349 0, 0->3 VC 0)
5484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:349 0, 0->3 VC 0)
5484    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:349 0, 0->3 VC 0)
5485    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:349 1, 0->3 VC 0) collected from Input[3][0]
5485    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:349 0, 0->3 VC 0) collected from Input[0][0]
5486    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:349 1, 0->3 VC 0)
5486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:349 0, 0->3 VC 0)
5486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:349 0, 0->3 VC 0)
5486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:349 0, 0->3 VC 0)
5486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:349 0, 0->3 VC 0)
5487    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:349 1, 0->3 VC 0) collected from Input[0][0]
5488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:349 1, 0->3 VC 0)
5488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:349 1, 0->3 VC 0)
5489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:349 1, 0->3 VC 0) dataAvailable = 0
5489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #349 in attack.
5491    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:350 0, 3->0 VC 0) collected from Input[4][0]
5492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:350 0, 3->0 VC 0)
5492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:350 0, 3->0 VC 0)
5492    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:350 0, 3->0 VC 0)
5493    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:350 0, 3->0 VC 0) collected from Input[1][0]
5493    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:350 1, 3->0 VC 0) collected from Input[4][0]
5494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:350 0, 3->0 VC 0)
5494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:350 0, 3->0 VC 0)
5494    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:350 0, 3->0 VC 0)
5494    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:350 1, 3->0 VC 0)
5495    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:350 0, 3->0 VC 0) collected from Input[2][0]
5495    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:350 1, 3->0 VC 0) collected from Input[1][0]
5496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:350 0, 3->0 VC 0)
5496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:350 0, 3->0 VC 0)
5496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:350 0, 3->0 VC 0)
5496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:350 0, 3->0 VC 0)
5496    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:350 1, 3->0 VC 0)
5497    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:350 1, 3->0 VC 0) collected from Input[2][0]
5498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:350 1, 3->0 VC 0)
5498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:350 1, 3->0 VC 0)
5499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:350 1, 3->0 VC 0) dataAvailable = 0
5499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #350 in attack.
5501    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:351 0, 0->3 VC 0) collected from Input[4][0]
5502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:351 0, 0->3 VC 0)
5502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:351 0, 0->3 VC 0)
5502    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:351 0, 0->3 VC 0)
5503    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:351 1, 0->3 VC 0) collected from Input[4][0]
5503    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:351 0, 0->3 VC 0) collected from Input[3][0]
5504    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:351 1, 0->3 VC 0)
5504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:351 0, 0->3 VC 0)
5504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:351 0, 0->3 VC 0)
5504    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:351 0, 0->3 VC 0)
5505    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:351 1, 0->3 VC 0) collected from Input[3][0]
5505    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:351 0, 0->3 VC 0) collected from Input[0][0]
5506    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:351 1, 0->3 VC 0)
5506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:351 0, 0->3 VC 0)
5506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:351 0, 0->3 VC 0)
5506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:351 0, 0->3 VC 0)
5506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:351 0, 0->3 VC 0)
5507    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:351 1, 0->3 VC 0) collected from Input[0][0]
5508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:351 1, 0->3 VC 0)
5508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:351 1, 0->3 VC 0)
5509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:351 1, 0->3 VC 0) dataAvailable = 0
5509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #351 in attack.
5511    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:352 0, 3->0 VC 0) collected from Input[4][0]
5512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:352 0, 3->0 VC 0)
5512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:352 0, 3->0 VC 0)
5512    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:352 0, 3->0 VC 0)
5513    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:352 0, 3->0 VC 0) collected from Input[1][0]
5513    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:352 1, 3->0 VC 0) collected from Input[4][0]
5514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:352 0, 3->0 VC 0)
5514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:352 0, 3->0 VC 0)
5514    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:352 0, 3->0 VC 0)
5514    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:352 1, 3->0 VC 0)
5515    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:352 0, 3->0 VC 0) collected from Input[2][0]
5515    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:352 1, 3->0 VC 0) collected from Input[1][0]
5516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:352 0, 3->0 VC 0)
5516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:352 0, 3->0 VC 0)
5516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:352 0, 3->0 VC 0)
5516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:352 0, 3->0 VC 0)
5516    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:352 1, 3->0 VC 0)
5517    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:352 1, 3->0 VC 0) collected from Input[2][0]
5518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:352 1, 3->0 VC 0)
5518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:352 1, 3->0 VC 0)
5519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:352 1, 3->0 VC 0) dataAvailable = 0
5519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #352 in attack.
5521    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:353 0, 0->3 VC 0) collected from Input[4][0]
5522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:353 0, 0->3 VC 0)
5522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:353 0, 0->3 VC 0)
5522    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:353 0, 0->3 VC 0)
5523    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:353 1, 0->3 VC 0) collected from Input[4][0]
5523    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:353 0, 0->3 VC 0) collected from Input[3][0]
5524    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:353 1, 0->3 VC 0)
5524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:353 0, 0->3 VC 0)
5524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:353 0, 0->3 VC 0)
5524    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:353 0, 0->3 VC 0)
5525    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:353 1, 0->3 VC 0) collected from Input[3][0]
5525    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:353 0, 0->3 VC 0) collected from Input[0][0]
5526    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:353 1, 0->3 VC 0)
5526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:353 0, 0->3 VC 0)
5526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:353 0, 0->3 VC 0)
5526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:353 0, 0->3 VC 0)
5526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:353 0, 0->3 VC 0)
5527    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:353 1, 0->3 VC 0) collected from Input[0][0]
5528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:353 1, 0->3 VC 0)
5528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:353 1, 0->3 VC 0)
5529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:353 1, 0->3 VC 0) dataAvailable = 0
5529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #353 in attack.
5531    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:354 0, 3->0 VC 0) collected from Input[4][0]
5532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:354 0, 3->0 VC 0)
5532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:354 0, 3->0 VC 0)
5532    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:354 0, 3->0 VC 0)
5533    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:354 0, 3->0 VC 0) collected from Input[1][0]
5533    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:354 1, 3->0 VC 0) collected from Input[4][0]
5534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:354 0, 3->0 VC 0)
5534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:354 0, 3->0 VC 0)
5534    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:354 0, 3->0 VC 0)
5534    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:354 1, 3->0 VC 0)
5535    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:354 0, 3->0 VC 0) collected from Input[2][0]
5535    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:354 1, 3->0 VC 0) collected from Input[1][0]
5536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:354 0, 3->0 VC 0)
5536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:354 0, 3->0 VC 0)
5536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:354 0, 3->0 VC 0)
5536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:354 0, 3->0 VC 0)
5536    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:354 1, 3->0 VC 0)
5537    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:354 1, 3->0 VC 0) collected from Input[2][0]
5538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:354 1, 3->0 VC 0)
5538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:354 1, 3->0 VC 0)
5539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:354 1, 3->0 VC 0) dataAvailable = 0
5539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #354 in attack.
5541    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:355 0, 0->3 VC 0) collected from Input[4][0]
5542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:355 0, 0->3 VC 0)
5542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:355 0, 0->3 VC 0)
5542    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:355 0, 0->3 VC 0)
5543    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:355 1, 0->3 VC 0) collected from Input[4][0]
5543    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:355 0, 0->3 VC 0) collected from Input[3][0]
5544    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:355 1, 0->3 VC 0)
5544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:355 0, 0->3 VC 0)
5544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:355 0, 0->3 VC 0)
5544    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:355 0, 0->3 VC 0)
5545    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:355 1, 0->3 VC 0) collected from Input[3][0]
5545    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:355 0, 0->3 VC 0) collected from Input[0][0]
5546    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:355 1, 0->3 VC 0)
5546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:355 0, 0->3 VC 0)
5546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:355 0, 0->3 VC 0)
5546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:355 0, 0->3 VC 0)
5546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:355 0, 0->3 VC 0)
5547    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:355 1, 0->3 VC 0) collected from Input[0][0]
5548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:355 1, 0->3 VC 0)
5548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:355 1, 0->3 VC 0)
5549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:355 1, 0->3 VC 0) dataAvailable = 0
5549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #355 in attack.
5551    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:356 0, 3->0 VC 0) collected from Input[4][0]
5552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:356 0, 3->0 VC 0)
5552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:356 0, 3->0 VC 0)
5552    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:356 0, 3->0 VC 0)
5553    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:356 0, 3->0 VC 0) collected from Input[1][0]
5553    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:356 1, 3->0 VC 0) collected from Input[4][0]
5554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:356 0, 3->0 VC 0)
5554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:356 0, 3->0 VC 0)
5554    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:356 0, 3->0 VC 0)
5554    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:356 1, 3->0 VC 0)
5555    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:356 0, 3->0 VC 0) collected from Input[2][0]
5555    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:356 1, 3->0 VC 0) collected from Input[1][0]
5556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:356 0, 3->0 VC 0)
5556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:356 0, 3->0 VC 0)
5556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:356 0, 3->0 VC 0)
5556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:356 0, 3->0 VC 0)
5556    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:356 1, 3->0 VC 0)
5557    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:356 1, 3->0 VC 0) collected from Input[2][0]
5558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:356 1, 3->0 VC 0)
5558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:356 1, 3->0 VC 0)
5559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:356 1, 3->0 VC 0) dataAvailable = 0
5559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #356 in attack.
5561    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:357 0, 0->3 VC 0) collected from Input[4][0]
5562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:357 0, 0->3 VC 0)
5562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:357 0, 0->3 VC 0)
5562    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:357 0, 0->3 VC 0)
5563    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:357 1, 0->3 VC 0) collected from Input[4][0]
5563    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:357 0, 0->3 VC 0) collected from Input[3][0]
5564    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:357 1, 0->3 VC 0)
5564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:357 0, 0->3 VC 0)
5564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:357 0, 0->3 VC 0)
5564    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:357 0, 0->3 VC 0)
5565    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:357 1, 0->3 VC 0) collected from Input[3][0]
5565    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:357 0, 0->3 VC 0) collected from Input[0][0]
5566    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:357 1, 0->3 VC 0)
5566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:357 0, 0->3 VC 0)
5566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:357 0, 0->3 VC 0)
5566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:357 0, 0->3 VC 0)
5566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:357 0, 0->3 VC 0)
5567    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:357 1, 0->3 VC 0) collected from Input[0][0]
5568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:357 1, 0->3 VC 0)
5568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:357 1, 0->3 VC 0)
5569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:357 1, 0->3 VC 0) dataAvailable = 0
5569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #357 in attack.
5571    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:358 0, 3->0 VC 0) collected from Input[4][0]
5572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:358 0, 3->0 VC 0)
5572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:358 0, 3->0 VC 0)
5572    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:358 0, 3->0 VC 0)
5573    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:358 0, 3->0 VC 0) collected from Input[1][0]
5573    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:358 1, 3->0 VC 0) collected from Input[4][0]
5574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:358 0, 3->0 VC 0)
5574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:358 0, 3->0 VC 0)
5574    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:358 0, 3->0 VC 0)
5574    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:358 1, 3->0 VC 0)
5575    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:358 0, 3->0 VC 0) collected from Input[2][0]
5575    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:358 1, 3->0 VC 0) collected from Input[1][0]
5576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:358 0, 3->0 VC 0)
5576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:358 0, 3->0 VC 0)
5576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:358 0, 3->0 VC 0)
5576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:358 0, 3->0 VC 0)
5576    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:358 1, 3->0 VC 0)
5577    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:358 1, 3->0 VC 0) collected from Input[2][0]
5578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:358 1, 3->0 VC 0)
5578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:358 1, 3->0 VC 0)
5579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:358 1, 3->0 VC 0) dataAvailable = 0
5579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #358 in attack.
5581    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:359 0, 0->3 VC 0) collected from Input[4][0]
5582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:359 0, 0->3 VC 0)
5582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:359 0, 0->3 VC 0)
5582    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:359 0, 0->3 VC 0)
5583    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:359 1, 0->3 VC 0) collected from Input[4][0]
5583    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:359 0, 0->3 VC 0) collected from Input[3][0]
5584    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:359 1, 0->3 VC 0)
5584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:359 0, 0->3 VC 0)
5584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:359 0, 0->3 VC 0)
5584    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:359 0, 0->3 VC 0)
5585    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:359 1, 0->3 VC 0) collected from Input[3][0]
5585    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:359 0, 0->3 VC 0) collected from Input[0][0]
5586    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:359 1, 0->3 VC 0)
5586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:359 0, 0->3 VC 0)
5586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:359 0, 0->3 VC 0)
5586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:359 0, 0->3 VC 0)
5586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:359 0, 0->3 VC 0)
5587    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:359 1, 0->3 VC 0) collected from Input[0][0]
5588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:359 1, 0->3 VC 0)
5588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:359 1, 0->3 VC 0)
5589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:359 1, 0->3 VC 0) dataAvailable = 0
5589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #359 in attack.
5591    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:360 0, 3->0 VC 0) collected from Input[4][0]
5592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:360 0, 3->0 VC 0)
5592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:360 0, 3->0 VC 0)
5592    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:360 0, 3->0 VC 0)
5593    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:360 0, 3->0 VC 0) collected from Input[1][0]
5593    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:360 1, 3->0 VC 0) collected from Input[4][0]
5594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:360 0, 3->0 VC 0)
5594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:360 0, 3->0 VC 0)
5594    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:360 0, 3->0 VC 0)
5594    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:360 1, 3->0 VC 0)
5595    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:360 0, 3->0 VC 0) collected from Input[2][0]
5595    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:360 1, 3->0 VC 0) collected from Input[1][0]
5596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:360 0, 3->0 VC 0)
5596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:360 0, 3->0 VC 0)
5596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:360 0, 3->0 VC 0)
5596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:360 0, 3->0 VC 0)
5596    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:360 1, 3->0 VC 0)
5597    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:360 1, 3->0 VC 0) collected from Input[2][0]
5598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:360 1, 3->0 VC 0)
5598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:360 1, 3->0 VC 0)
5599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:360 1, 3->0 VC 0) dataAvailable = 0
5599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #360 in attack.
5601    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:361 0, 0->3 VC 0) collected from Input[4][0]
5602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:361 0, 0->3 VC 0)
5602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:361 0, 0->3 VC 0)
5602    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:361 0, 0->3 VC 0)
5603    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:361 1, 0->3 VC 0) collected from Input[4][0]
5603    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:361 0, 0->3 VC 0) collected from Input[3][0]
5604    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:361 1, 0->3 VC 0)
5604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:361 0, 0->3 VC 0)
5604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:361 0, 0->3 VC 0)
5604    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:361 0, 0->3 VC 0)
5605    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:361 1, 0->3 VC 0) collected from Input[3][0]
5605    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:361 0, 0->3 VC 0) collected from Input[0][0]
5606    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:361 1, 0->3 VC 0)
5606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:361 0, 0->3 VC 0)
5606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:361 0, 0->3 VC 0)
5606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:361 0, 0->3 VC 0)
5606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:361 0, 0->3 VC 0)
5607    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:361 1, 0->3 VC 0) collected from Input[0][0]
5608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:361 1, 0->3 VC 0)
5608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:361 1, 0->3 VC 0)
5609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:361 1, 0->3 VC 0) dataAvailable = 0
5609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #361 in attack.
5611    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:362 0, 3->0 VC 0) collected from Input[4][0]
5612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:362 0, 3->0 VC 0)
5612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:362 0, 3->0 VC 0)
5612    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:362 0, 3->0 VC 0)
5613    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:362 0, 3->0 VC 0) collected from Input[1][0]
5613    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:362 1, 3->0 VC 0) collected from Input[4][0]
5614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:362 0, 3->0 VC 0)
5614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:362 0, 3->0 VC 0)
5614    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:362 0, 3->0 VC 0)
5614    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:362 1, 3->0 VC 0)
5615    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:362 0, 3->0 VC 0) collected from Input[2][0]
5615    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:362 1, 3->0 VC 0) collected from Input[1][0]
5616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:362 0, 3->0 VC 0)
5616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:362 0, 3->0 VC 0)
5616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:362 0, 3->0 VC 0)
5616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:362 0, 3->0 VC 0)
5616    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:362 1, 3->0 VC 0)
5617    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:362 1, 3->0 VC 0) collected from Input[2][0]
5618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:362 1, 3->0 VC 0)
5618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:362 1, 3->0 VC 0)
5619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:362 1, 3->0 VC 0) dataAvailable = 0
5619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #362 in attack.
5621    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:363 0, 0->3 VC 0) collected from Input[4][0]
5622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:363 0, 0->3 VC 0)
5622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:363 0, 0->3 VC 0)
5622    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:363 0, 0->3 VC 0)
5623    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:363 1, 0->3 VC 0) collected from Input[4][0]
5623    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:363 0, 0->3 VC 0) collected from Input[3][0]
5624    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:363 1, 0->3 VC 0)
5624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:363 0, 0->3 VC 0)
5624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:363 0, 0->3 VC 0)
5624    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:363 0, 0->3 VC 0)
5625    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:363 1, 0->3 VC 0) collected from Input[3][0]
5625    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:363 0, 0->3 VC 0) collected from Input[0][0]
5626    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:363 1, 0->3 VC 0)
5626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:363 0, 0->3 VC 0)
5626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:363 0, 0->3 VC 0)
5626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:363 0, 0->3 VC 0)
5626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:363 0, 0->3 VC 0)
5627    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:363 1, 0->3 VC 0) collected from Input[0][0]
5628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:363 1, 0->3 VC 0)
5628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:363 1, 0->3 VC 0)
5629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:363 1, 0->3 VC 0) dataAvailable = 0
5629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #363 in attack.
5631    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:364 0, 3->0 VC 0) collected from Input[4][0]
5632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:364 0, 3->0 VC 0)
5632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:364 0, 3->0 VC 0)
5632    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:364 0, 3->0 VC 0)
5633    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:364 0, 3->0 VC 0) collected from Input[1][0]
5633    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:364 1, 3->0 VC 0) collected from Input[4][0]
5634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:364 0, 3->0 VC 0)
5634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:364 0, 3->0 VC 0)
5634    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:364 0, 3->0 VC 0)
5634    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:364 1, 3->0 VC 0)
5635    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:364 0, 3->0 VC 0) collected from Input[2][0]
5635    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:364 1, 3->0 VC 0) collected from Input[1][0]
5636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:364 0, 3->0 VC 0)
5636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:364 0, 3->0 VC 0)
5636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:364 0, 3->0 VC 0)
5636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:364 0, 3->0 VC 0)
5636    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:364 1, 3->0 VC 0)
5637    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:364 1, 3->0 VC 0) collected from Input[2][0]
5638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:364 1, 3->0 VC 0)
5638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:364 1, 3->0 VC 0)
5639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:364 1, 3->0 VC 0) dataAvailable = 0
5639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #364 in attack.
5641    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:365 0, 0->3 VC 0) collected from Input[4][0]
5642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:365 0, 0->3 VC 0)
5642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:365 0, 0->3 VC 0)
5642    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:365 0, 0->3 VC 0)
5643    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:365 1, 0->3 VC 0) collected from Input[4][0]
5643    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:365 0, 0->3 VC 0) collected from Input[3][0]
5644    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:365 1, 0->3 VC 0)
5644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:365 0, 0->3 VC 0)
5644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:365 0, 0->3 VC 0)
5644    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:365 0, 0->3 VC 0)
5645    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:365 1, 0->3 VC 0) collected from Input[3][0]
5645    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:365 0, 0->3 VC 0) collected from Input[0][0]
5646    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:365 1, 0->3 VC 0)
5646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:365 0, 0->3 VC 0)
5646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:365 0, 0->3 VC 0)
5646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:365 0, 0->3 VC 0)
5646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:365 0, 0->3 VC 0)
5647    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:365 1, 0->3 VC 0) collected from Input[0][0]
5648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:365 1, 0->3 VC 0)
5648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:365 1, 0->3 VC 0)
5649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:365 1, 0->3 VC 0) dataAvailable = 0
5649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #365 in attack.
5651    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:366 0, 3->0 VC 0) collected from Input[4][0]
5652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:366 0, 3->0 VC 0)
5652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:366 0, 3->0 VC 0)
5652    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:366 0, 3->0 VC 0)
5653    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:366 0, 3->0 VC 0) collected from Input[1][0]
5653    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:366 1, 3->0 VC 0) collected from Input[4][0]
5654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:366 0, 3->0 VC 0)
5654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:366 0, 3->0 VC 0)
5654    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:366 0, 3->0 VC 0)
5654    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:366 1, 3->0 VC 0)
5655    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:366 0, 3->0 VC 0) collected from Input[2][0]
5655    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:366 1, 3->0 VC 0) collected from Input[1][0]
5656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:366 0, 3->0 VC 0)
5656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:366 0, 3->0 VC 0)
5656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:366 0, 3->0 VC 0)
5656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:366 0, 3->0 VC 0)
5656    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:366 1, 3->0 VC 0)
5657    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:366 1, 3->0 VC 0) collected from Input[2][0]
5658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:366 1, 3->0 VC 0)
5658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:366 1, 3->0 VC 0)
5659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:366 1, 3->0 VC 0) dataAvailable = 0
5659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #366 in attack.
5661    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:367 0, 0->3 VC 0) collected from Input[4][0]
5662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:367 0, 0->3 VC 0)
5662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:367 0, 0->3 VC 0)
5662    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:367 0, 0->3 VC 0)
5663    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:367 1, 0->3 VC 0) collected from Input[4][0]
5663    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:367 0, 0->3 VC 0) collected from Input[3][0]
5664    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:367 1, 0->3 VC 0)
5664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:367 0, 0->3 VC 0)
5664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:367 0, 0->3 VC 0)
5664    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:367 0, 0->3 VC 0)
5665    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:367 1, 0->3 VC 0) collected from Input[3][0]
5665    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:367 0, 0->3 VC 0) collected from Input[0][0]
5666    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:367 1, 0->3 VC 0)
5666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:367 0, 0->3 VC 0)
5666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:367 0, 0->3 VC 0)
5666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:367 0, 0->3 VC 0)
5666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:367 0, 0->3 VC 0)
5667    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:367 1, 0->3 VC 0) collected from Input[0][0]
5668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:367 1, 0->3 VC 0)
5668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:367 1, 0->3 VC 0)
5669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:367 1, 0->3 VC 0) dataAvailable = 0
5669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #367 in attack.
5671    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:368 0, 3->0 VC 0) collected from Input[4][0]
5672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:368 0, 3->0 VC 0)
5672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:368 0, 3->0 VC 0)
5672    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:368 0, 3->0 VC 0)
5673    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:368 0, 3->0 VC 0) collected from Input[1][0]
5673    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:368 1, 3->0 VC 0) collected from Input[4][0]
5674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:368 0, 3->0 VC 0)
5674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:368 0, 3->0 VC 0)
5674    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:368 0, 3->0 VC 0)
5674    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:368 1, 3->0 VC 0)
5675    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:368 0, 3->0 VC 0) collected from Input[2][0]
5675    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:368 1, 3->0 VC 0) collected from Input[1][0]
5676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:368 0, 3->0 VC 0)
5676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:368 0, 3->0 VC 0)
5676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:368 0, 3->0 VC 0)
5676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:368 0, 3->0 VC 0)
5676    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:368 1, 3->0 VC 0)
5677    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:368 1, 3->0 VC 0) collected from Input[2][0]
5678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:368 1, 3->0 VC 0)
5678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:368 1, 3->0 VC 0)
5679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:368 1, 3->0 VC 0) dataAvailable = 0
5679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #368 in attack.
5681    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:369 0, 0->3 VC 0) collected from Input[4][0]
5682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:369 0, 0->3 VC 0)
5682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:369 0, 0->3 VC 0)
5682    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:369 0, 0->3 VC 0)
5683    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:369 1, 0->3 VC 0) collected from Input[4][0]
5683    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:369 0, 0->3 VC 0) collected from Input[3][0]
5684    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:369 1, 0->3 VC 0)
5684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:369 0, 0->3 VC 0)
5684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:369 0, 0->3 VC 0)
5684    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:369 0, 0->3 VC 0)
5685    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:369 1, 0->3 VC 0) collected from Input[3][0]
5685    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:369 0, 0->3 VC 0) collected from Input[0][0]
5686    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:369 1, 0->3 VC 0)
5686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:369 0, 0->3 VC 0)
5686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:369 0, 0->3 VC 0)
5686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:369 0, 0->3 VC 0)
5686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:369 0, 0->3 VC 0)
5687    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:369 1, 0->3 VC 0) collected from Input[0][0]
5688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:369 1, 0->3 VC 0)
5688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:369 1, 0->3 VC 0)
5689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:369 1, 0->3 VC 0) dataAvailable = 0
5689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #369 in attack.
5691    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:370 0, 3->0 VC 0) collected from Input[4][0]
5692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:370 0, 3->0 VC 0)
5692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:370 0, 3->0 VC 0)
5692    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:370 0, 3->0 VC 0)
5693    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:370 0, 3->0 VC 0) collected from Input[1][0]
5693    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:370 1, 3->0 VC 0) collected from Input[4][0]
5694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:370 0, 3->0 VC 0)
5694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:370 0, 3->0 VC 0)
5694    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:370 0, 3->0 VC 0)
5694    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:370 1, 3->0 VC 0)
5695    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:370 0, 3->0 VC 0) collected from Input[2][0]
5695    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:370 1, 3->0 VC 0) collected from Input[1][0]
5696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:370 0, 3->0 VC 0)
5696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:370 0, 3->0 VC 0)
5696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:370 0, 3->0 VC 0)
5696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:370 0, 3->0 VC 0)
5696    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:370 1, 3->0 VC 0)
5697    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:370 1, 3->0 VC 0) collected from Input[2][0]
5698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:370 1, 3->0 VC 0)
5698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:370 1, 3->0 VC 0)
5699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:370 1, 3->0 VC 0) dataAvailable = 0
5699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #370 in attack.
5701    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:371 0, 0->3 VC 0) collected from Input[4][0]
5702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:371 0, 0->3 VC 0)
5702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:371 0, 0->3 VC 0)
5702    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:371 0, 0->3 VC 0)
5703    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:371 1, 0->3 VC 0) collected from Input[4][0]
5703    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:371 0, 0->3 VC 0) collected from Input[3][0]
5704    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:371 1, 0->3 VC 0)
5704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:371 0, 0->3 VC 0)
5704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:371 0, 0->3 VC 0)
5704    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:371 0, 0->3 VC 0)
5705    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:371 1, 0->3 VC 0) collected from Input[3][0]
5705    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:371 0, 0->3 VC 0) collected from Input[0][0]
5706    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:371 1, 0->3 VC 0)
5706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:371 0, 0->3 VC 0)
5706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:371 0, 0->3 VC 0)
5706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:371 0, 0->3 VC 0)
5706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:371 0, 0->3 VC 0)
5707    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:371 1, 0->3 VC 0) collected from Input[0][0]
5708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:371 1, 0->3 VC 0)
5708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:371 1, 0->3 VC 0)
5709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:371 1, 0->3 VC 0) dataAvailable = 0
5709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #371 in attack.
5711    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:372 0, 3->0 VC 0) collected from Input[4][0]
5712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:372 0, 3->0 VC 0)
5712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:372 0, 3->0 VC 0)
5712    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:372 0, 3->0 VC 0)
5713    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:372 0, 3->0 VC 0) collected from Input[1][0]
5713    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:372 1, 3->0 VC 0) collected from Input[4][0]
5714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:372 0, 3->0 VC 0)
5714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:372 0, 3->0 VC 0)
5714    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:372 0, 3->0 VC 0)
5714    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:372 1, 3->0 VC 0)
5715    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:372 0, 3->0 VC 0) collected from Input[2][0]
5715    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:372 1, 3->0 VC 0) collected from Input[1][0]
5716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:372 0, 3->0 VC 0)
5716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:372 0, 3->0 VC 0)
5716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:372 0, 3->0 VC 0)
5716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:372 0, 3->0 VC 0)
5716    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:372 1, 3->0 VC 0)
5717    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:372 1, 3->0 VC 0) collected from Input[2][0]
5718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:372 1, 3->0 VC 0)
5718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:372 1, 3->0 VC 0)
5719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:372 1, 3->0 VC 0) dataAvailable = 0
5719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #372 in attack.
5721    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:373 0, 0->3 VC 0) collected from Input[4][0]
5722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:373 0, 0->3 VC 0)
5722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:373 0, 0->3 VC 0)
5722    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:373 0, 0->3 VC 0)
5723    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:373 1, 0->3 VC 0) collected from Input[4][0]
5723    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:373 0, 0->3 VC 0) collected from Input[3][0]
5724    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:373 1, 0->3 VC 0)
5724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:373 0, 0->3 VC 0)
5724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:373 0, 0->3 VC 0)
5724    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:373 0, 0->3 VC 0)
5725    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:373 1, 0->3 VC 0) collected from Input[3][0]
5725    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:373 0, 0->3 VC 0) collected from Input[0][0]
5726    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:373 1, 0->3 VC 0)
5726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:373 0, 0->3 VC 0)
5726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:373 0, 0->3 VC 0)
5726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:373 0, 0->3 VC 0)
5726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:373 0, 0->3 VC 0)
5727    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:373 1, 0->3 VC 0) collected from Input[0][0]
5728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:373 1, 0->3 VC 0)
5728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:373 1, 0->3 VC 0)
5729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:373 1, 0->3 VC 0) dataAvailable = 0
5729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #373 in attack.
5731    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:374 0, 3->0 VC 0) collected from Input[4][0]
5732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:374 0, 3->0 VC 0)
5732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:374 0, 3->0 VC 0)
5732    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:374 0, 3->0 VC 0)
5733    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:374 0, 3->0 VC 0) collected from Input[1][0]
5733    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:374 1, 3->0 VC 0) collected from Input[4][0]
5734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:374 0, 3->0 VC 0)
5734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:374 0, 3->0 VC 0)
5734    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:374 0, 3->0 VC 0)
5734    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:374 1, 3->0 VC 0)
5735    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:374 0, 3->0 VC 0) collected from Input[2][0]
5735    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:374 1, 3->0 VC 0) collected from Input[1][0]
5736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:374 0, 3->0 VC 0)
5736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:374 0, 3->0 VC 0)
5736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:374 0, 3->0 VC 0)
5736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:374 0, 3->0 VC 0)
5736    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:374 1, 3->0 VC 0)
5737    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:374 1, 3->0 VC 0) collected from Input[2][0]
5738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:374 1, 3->0 VC 0)
5738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:374 1, 3->0 VC 0)
5739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:374 1, 3->0 VC 0) dataAvailable = 0
5739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #374 in attack.
5741    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:375 0, 0->3 VC 0) collected from Input[4][0]
5742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:375 0, 0->3 VC 0)
5742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:375 0, 0->3 VC 0)
5742    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:375 0, 0->3 VC 0)
5743    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:375 1, 0->3 VC 0) collected from Input[4][0]
5743    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:375 0, 0->3 VC 0) collected from Input[3][0]
5744    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:375 1, 0->3 VC 0)
5744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:375 0, 0->3 VC 0)
5744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:375 0, 0->3 VC 0)
5744    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:375 0, 0->3 VC 0)
5745    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:375 1, 0->3 VC 0) collected from Input[3][0]
5745    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:375 0, 0->3 VC 0) collected from Input[0][0]
5746    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:375 1, 0->3 VC 0)
5746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:375 0, 0->3 VC 0)
5746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:375 0, 0->3 VC 0)
5746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:375 0, 0->3 VC 0)
5746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:375 0, 0->3 VC 0)
5747    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:375 1, 0->3 VC 0) collected from Input[0][0]
5748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:375 1, 0->3 VC 0)
5748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:375 1, 0->3 VC 0)
5749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:375 1, 0->3 VC 0) dataAvailable = 0
5749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #375 in attack.
5751    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:376 0, 3->0 VC 0) collected from Input[4][0]
5752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:376 0, 3->0 VC 0)
5752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:376 0, 3->0 VC 0)
5752    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:376 0, 3->0 VC 0)
5753    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:376 0, 3->0 VC 0) collected from Input[1][0]
5753    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:376 1, 3->0 VC 0) collected from Input[4][0]
5754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:376 0, 3->0 VC 0)
5754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:376 0, 3->0 VC 0)
5754    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:376 0, 3->0 VC 0)
5754    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:376 1, 3->0 VC 0)
5755    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:376 0, 3->0 VC 0) collected from Input[2][0]
5755    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:376 1, 3->0 VC 0) collected from Input[1][0]
5756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:376 0, 3->0 VC 0)
5756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:376 0, 3->0 VC 0)
5756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:376 0, 3->0 VC 0)
5756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:376 0, 3->0 VC 0)
5756    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:376 1, 3->0 VC 0)
5757    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:376 1, 3->0 VC 0) collected from Input[2][0]
5758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:376 1, 3->0 VC 0)
5758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:376 1, 3->0 VC 0)
5759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:376 1, 3->0 VC 0) dataAvailable = 0
5759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #376 in attack.
5761    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:377 0, 0->3 VC 0) collected from Input[4][0]
5762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:377 0, 0->3 VC 0)
5762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:377 0, 0->3 VC 0)
5762    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:377 0, 0->3 VC 0)
5763    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:377 1, 0->3 VC 0) collected from Input[4][0]
5763    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:377 0, 0->3 VC 0) collected from Input[3][0]
5764    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:377 1, 0->3 VC 0)
5764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:377 0, 0->3 VC 0)
5764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:377 0, 0->3 VC 0)
5764    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:377 0, 0->3 VC 0)
5765    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:377 1, 0->3 VC 0) collected from Input[3][0]
5765    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:377 0, 0->3 VC 0) collected from Input[0][0]
5766    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:377 1, 0->3 VC 0)
5766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:377 0, 0->3 VC 0)
5766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:377 0, 0->3 VC 0)
5766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:377 0, 0->3 VC 0)
5766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:377 0, 0->3 VC 0)
5767    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:377 1, 0->3 VC 0) collected from Input[0][0]
5768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:377 1, 0->3 VC 0)
5768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:377 1, 0->3 VC 0)
5769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:377 1, 0->3 VC 0) dataAvailable = 0
5769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #377 in attack.
5771    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:378 0, 3->0 VC 0) collected from Input[4][0]
5772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:378 0, 3->0 VC 0)
5772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:378 0, 3->0 VC 0)
5772    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:378 0, 3->0 VC 0)
5773    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:378 0, 3->0 VC 0) collected from Input[1][0]
5773    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:378 1, 3->0 VC 0) collected from Input[4][0]
5774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:378 0, 3->0 VC 0)
5774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:378 0, 3->0 VC 0)
5774    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:378 0, 3->0 VC 0)
5774    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:378 1, 3->0 VC 0)
5775    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:378 0, 3->0 VC 0) collected from Input[2][0]
5775    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:378 1, 3->0 VC 0) collected from Input[1][0]
5776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:378 0, 3->0 VC 0)
5776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:378 0, 3->0 VC 0)
5776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:378 0, 3->0 VC 0)
5776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:378 0, 3->0 VC 0)
5776    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:378 1, 3->0 VC 0)
5777    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:378 1, 3->0 VC 0) collected from Input[2][0]
5778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:378 1, 3->0 VC 0)
5778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:378 1, 3->0 VC 0)
5779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:378 1, 3->0 VC 0) dataAvailable = 0
5779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #378 in attack.
5781    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:379 0, 0->3 VC 0) collected from Input[4][0]
5782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:379 0, 0->3 VC 0)
5782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:379 0, 0->3 VC 0)
5782    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:379 0, 0->3 VC 0)
5783    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:379 1, 0->3 VC 0) collected from Input[4][0]
5783    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:379 0, 0->3 VC 0) collected from Input[3][0]
5784    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:379 1, 0->3 VC 0)
5784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:379 0, 0->3 VC 0)
5784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:379 0, 0->3 VC 0)
5784    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:379 0, 0->3 VC 0)
5785    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:379 1, 0->3 VC 0) collected from Input[3][0]
5785    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:379 0, 0->3 VC 0) collected from Input[0][0]
5786    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:379 1, 0->3 VC 0)
5786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:379 0, 0->3 VC 0)
5786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:379 0, 0->3 VC 0)
5786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:379 0, 0->3 VC 0)
5786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:379 0, 0->3 VC 0)
5787    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:379 1, 0->3 VC 0) collected from Input[0][0]
5788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:379 1, 0->3 VC 0)
5788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:379 1, 0->3 VC 0)
5789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:379 1, 0->3 VC 0) dataAvailable = 0
5789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #379 in attack.
5791    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:380 0, 3->0 VC 0) collected from Input[4][0]
5792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:380 0, 3->0 VC 0)
5792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:380 0, 3->0 VC 0)
5792    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:380 0, 3->0 VC 0)
5793    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:380 0, 3->0 VC 0) collected from Input[1][0]
5793    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:380 1, 3->0 VC 0) collected from Input[4][0]
5794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:380 0, 3->0 VC 0)
5794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:380 0, 3->0 VC 0)
5794    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:380 0, 3->0 VC 0)
5794    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:380 1, 3->0 VC 0)
5795    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:380 0, 3->0 VC 0) collected from Input[2][0]
5795    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:380 1, 3->0 VC 0) collected from Input[1][0]
5796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:380 0, 3->0 VC 0)
5796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:380 0, 3->0 VC 0)
5796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:380 0, 3->0 VC 0)
5796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:380 0, 3->0 VC 0)
5796    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:380 1, 3->0 VC 0)
5797    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:380 1, 3->0 VC 0) collected from Input[2][0]
5798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:380 1, 3->0 VC 0)
5798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:380 1, 3->0 VC 0)
5799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:380 1, 3->0 VC 0) dataAvailable = 0
5799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #380 in attack.
5801    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:381 0, 0->3 VC 0) collected from Input[4][0]
5802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:381 0, 0->3 VC 0)
5802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:381 0, 0->3 VC 0)
5802    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:381 0, 0->3 VC 0)
5803    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:381 1, 0->3 VC 0) collected from Input[4][0]
5803    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:381 0, 0->3 VC 0) collected from Input[3][0]
5804    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:381 1, 0->3 VC 0)
5804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:381 0, 0->3 VC 0)
5804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:381 0, 0->3 VC 0)
5804    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:381 0, 0->3 VC 0)
5805    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:381 1, 0->3 VC 0) collected from Input[3][0]
5805    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:381 0, 0->3 VC 0) collected from Input[0][0]
5806    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:381 1, 0->3 VC 0)
5806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:381 0, 0->3 VC 0)
5806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:381 0, 0->3 VC 0)
5806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:381 0, 0->3 VC 0)
5806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:381 0, 0->3 VC 0)
5807    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:381 1, 0->3 VC 0) collected from Input[0][0]
5808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:381 1, 0->3 VC 0)
5808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:381 1, 0->3 VC 0)
5809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:381 1, 0->3 VC 0) dataAvailable = 0
5809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #381 in attack.
5811    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:382 0, 3->0 VC 0) collected from Input[4][0]
5812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:382 0, 3->0 VC 0)
5812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:382 0, 3->0 VC 0)
5812    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:382 0, 3->0 VC 0)
5813    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:382 0, 3->0 VC 0) collected from Input[1][0]
5813    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:382 1, 3->0 VC 0) collected from Input[4][0]
5814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:382 0, 3->0 VC 0)
5814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:382 0, 3->0 VC 0)
5814    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:382 0, 3->0 VC 0)
5814    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:382 1, 3->0 VC 0)
5815    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:382 0, 3->0 VC 0) collected from Input[2][0]
5815    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:382 1, 3->0 VC 0) collected from Input[1][0]
5816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:382 0, 3->0 VC 0)
5816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:382 0, 3->0 VC 0)
5816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:382 0, 3->0 VC 0)
5816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:382 0, 3->0 VC 0)
5816    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:382 1, 3->0 VC 0)
5817    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:382 1, 3->0 VC 0) collected from Input[2][0]
5818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:382 1, 3->0 VC 0)
5818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:382 1, 3->0 VC 0)
5819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:382 1, 3->0 VC 0) dataAvailable = 0
5819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #382 in attack.
5821    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:383 0, 0->3 VC 0) collected from Input[4][0]
5822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:383 0, 0->3 VC 0)
5822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:383 0, 0->3 VC 0)
5822    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:383 0, 0->3 VC 0)
5823    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:383 1, 0->3 VC 0) collected from Input[4][0]
5823    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:383 0, 0->3 VC 0) collected from Input[3][0]
5824    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:383 1, 0->3 VC 0)
5824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:383 0, 0->3 VC 0)
5824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:383 0, 0->3 VC 0)
5824    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:383 0, 0->3 VC 0)
5825    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:383 1, 0->3 VC 0) collected from Input[3][0]
5825    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:383 0, 0->3 VC 0) collected from Input[0][0]
5826    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:383 1, 0->3 VC 0)
5826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:383 0, 0->3 VC 0)
5826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:383 0, 0->3 VC 0)
5826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:383 0, 0->3 VC 0)
5826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:383 0, 0->3 VC 0)
5827    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:383 1, 0->3 VC 0) collected from Input[0][0]
5828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:383 1, 0->3 VC 0)
5828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:383 1, 0->3 VC 0)
5829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:383 1, 0->3 VC 0) dataAvailable = 0
5829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #383 in attack.
5831    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:384 0, 3->0 VC 0) collected from Input[4][0]
5832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:384 0, 3->0 VC 0)
5832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:384 0, 3->0 VC 0)
5832    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:384 0, 3->0 VC 0)
5833    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:384 0, 3->0 VC 0) collected from Input[1][0]
5833    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:384 1, 3->0 VC 0) collected from Input[4][0]
5834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:384 0, 3->0 VC 0)
5834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:384 0, 3->0 VC 0)
5834    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:384 0, 3->0 VC 0)
5834    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:384 1, 3->0 VC 0)
5835    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:384 0, 3->0 VC 0) collected from Input[2][0]
5835    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:384 1, 3->0 VC 0) collected from Input[1][0]
5836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:384 0, 3->0 VC 0)
5836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:384 0, 3->0 VC 0)
5836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:384 0, 3->0 VC 0)
5836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:384 0, 3->0 VC 0)
5836    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:384 1, 3->0 VC 0)
5837    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:384 1, 3->0 VC 0) collected from Input[2][0]
5838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:384 1, 3->0 VC 0)
5838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:384 1, 3->0 VC 0)
5839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:384 1, 3->0 VC 0) dataAvailable = 0
5839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #384 in attack.
5841    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:385 0, 0->3 VC 0) collected from Input[4][0]
5842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:385 0, 0->3 VC 0)
5842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:385 0, 0->3 VC 0)
5842    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:385 0, 0->3 VC 0)
5843    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:385 1, 0->3 VC 0) collected from Input[4][0]
5843    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:385 0, 0->3 VC 0) collected from Input[3][0]
5844    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:385 1, 0->3 VC 0)
5844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:385 0, 0->3 VC 0)
5844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:385 0, 0->3 VC 0)
5844    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:385 0, 0->3 VC 0)
5845    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:385 1, 0->3 VC 0) collected from Input[3][0]
5845    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:385 0, 0->3 VC 0) collected from Input[0][0]
5846    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:385 1, 0->3 VC 0)
5846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:385 0, 0->3 VC 0)
5846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:385 0, 0->3 VC 0)
5846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:385 0, 0->3 VC 0)
5846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:385 0, 0->3 VC 0)
5847    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:385 1, 0->3 VC 0) collected from Input[0][0]
5848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:385 1, 0->3 VC 0)
5848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:385 1, 0->3 VC 0)
5849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:385 1, 0->3 VC 0) dataAvailable = 0
5849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #385 in attack.
5851    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:386 0, 3->0 VC 0) collected from Input[4][0]
5852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:386 0, 3->0 VC 0)
5852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:386 0, 3->0 VC 0)
5852    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:386 0, 3->0 VC 0)
5853    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:386 0, 3->0 VC 0) collected from Input[1][0]
5853    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:386 1, 3->0 VC 0) collected from Input[4][0]
5854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:386 0, 3->0 VC 0)
5854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:386 0, 3->0 VC 0)
5854    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:386 0, 3->0 VC 0)
5854    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:386 1, 3->0 VC 0)
5855    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:386 0, 3->0 VC 0) collected from Input[2][0]
5855    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:386 1, 3->0 VC 0) collected from Input[1][0]
5856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:386 0, 3->0 VC 0)
5856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:386 0, 3->0 VC 0)
5856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:386 0, 3->0 VC 0)
5856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:386 0, 3->0 VC 0)
5856    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:386 1, 3->0 VC 0)
5857    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:386 1, 3->0 VC 0) collected from Input[2][0]
5858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:386 1, 3->0 VC 0)
5858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:386 1, 3->0 VC 0)
5859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:386 1, 3->0 VC 0) dataAvailable = 0
5859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #386 in attack.
5861    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:387 0, 0->3 VC 0) collected from Input[4][0]
5862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:387 0, 0->3 VC 0)
5862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:387 0, 0->3 VC 0)
5862    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:387 0, 0->3 VC 0)
5863    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:387 1, 0->3 VC 0) collected from Input[4][0]
5863    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:387 0, 0->3 VC 0) collected from Input[3][0]
5864    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:387 1, 0->3 VC 0)
5864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:387 0, 0->3 VC 0)
5864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:387 0, 0->3 VC 0)
5864    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:387 0, 0->3 VC 0)
5865    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:387 1, 0->3 VC 0) collected from Input[3][0]
5865    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:387 0, 0->3 VC 0) collected from Input[0][0]
5866    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:387 1, 0->3 VC 0)
5866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:387 0, 0->3 VC 0)
5866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:387 0, 0->3 VC 0)
5866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:387 0, 0->3 VC 0)
5866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:387 0, 0->3 VC 0)
5867    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:387 1, 0->3 VC 0) collected from Input[0][0]
5868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:387 1, 0->3 VC 0)
5868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:387 1, 0->3 VC 0)
5869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:387 1, 0->3 VC 0) dataAvailable = 0
5869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #387 in attack.
5871    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:388 0, 3->0 VC 0) collected from Input[4][0]
5872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:388 0, 3->0 VC 0)
5872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:388 0, 3->0 VC 0)
5872    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:388 0, 3->0 VC 0)
5873    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:388 0, 3->0 VC 0) collected from Input[1][0]
5873    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:388 1, 3->0 VC 0) collected from Input[4][0]
5874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:388 0, 3->0 VC 0)
5874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:388 0, 3->0 VC 0)
5874    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:388 0, 3->0 VC 0)
5874    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:388 1, 3->0 VC 0)
5875    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:388 0, 3->0 VC 0) collected from Input[2][0]
5875    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:388 1, 3->0 VC 0) collected from Input[1][0]
5876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:388 0, 3->0 VC 0)
5876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:388 0, 3->0 VC 0)
5876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:388 0, 3->0 VC 0)
5876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:388 0, 3->0 VC 0)
5876    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:388 1, 3->0 VC 0)
5877    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:388 1, 3->0 VC 0) collected from Input[2][0]
5878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:388 1, 3->0 VC 0)
5878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:388 1, 3->0 VC 0)
5879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:388 1, 3->0 VC 0) dataAvailable = 0
5879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #388 in attack.
5881    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:389 0, 0->3 VC 0) collected from Input[4][0]
5882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:389 0, 0->3 VC 0)
5882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:389 0, 0->3 VC 0)
5882    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:389 0, 0->3 VC 0)
5883    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:389 1, 0->3 VC 0) collected from Input[4][0]
5883    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:389 0, 0->3 VC 0) collected from Input[3][0]
5884    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:389 1, 0->3 VC 0)
5884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:389 0, 0->3 VC 0)
5884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:389 0, 0->3 VC 0)
5884    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:389 0, 0->3 VC 0)
5885    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:389 1, 0->3 VC 0) collected from Input[3][0]
5885    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:389 0, 0->3 VC 0) collected from Input[0][0]
5886    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:389 1, 0->3 VC 0)
5886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:389 0, 0->3 VC 0)
5886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:389 0, 0->3 VC 0)
5886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:389 0, 0->3 VC 0)
5886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:389 0, 0->3 VC 0)
5887    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:389 1, 0->3 VC 0) collected from Input[0][0]
5888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:389 1, 0->3 VC 0)
5888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:389 1, 0->3 VC 0)
5889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:389 1, 0->3 VC 0) dataAvailable = 0
5889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #389 in attack.
5891    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:390 0, 3->0 VC 0) collected from Input[4][0]
5892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:390 0, 3->0 VC 0)
5892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:390 0, 3->0 VC 0)
5892    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:390 0, 3->0 VC 0)
5893    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:390 0, 3->0 VC 0) collected from Input[1][0]
5893    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:390 1, 3->0 VC 0) collected from Input[4][0]
5894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:390 0, 3->0 VC 0)
5894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:390 0, 3->0 VC 0)
5894    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:390 0, 3->0 VC 0)
5894    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:390 1, 3->0 VC 0)
5895    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:390 0, 3->0 VC 0) collected from Input[2][0]
5895    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:390 1, 3->0 VC 0) collected from Input[1][0]
5896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:390 0, 3->0 VC 0)
5896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:390 0, 3->0 VC 0)
5896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:390 0, 3->0 VC 0)
5896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:390 0, 3->0 VC 0)
5896    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:390 1, 3->0 VC 0)
5897    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:390 1, 3->0 VC 0) collected from Input[2][0]
5898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:390 1, 3->0 VC 0)
5898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:390 1, 3->0 VC 0)
5899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:390 1, 3->0 VC 0) dataAvailable = 0
5899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #390 in attack.
5901    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:391 0, 0->3 VC 0) collected from Input[4][0]
5902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:391 0, 0->3 VC 0)
5902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:391 0, 0->3 VC 0)
5902    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:391 0, 0->3 VC 0)
5903    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:391 1, 0->3 VC 0) collected from Input[4][0]
5903    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:391 0, 0->3 VC 0) collected from Input[3][0]
5904    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:391 1, 0->3 VC 0)
5904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:391 0, 0->3 VC 0)
5904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:391 0, 0->3 VC 0)
5904    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:391 0, 0->3 VC 0)
5905    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:391 1, 0->3 VC 0) collected from Input[3][0]
5905    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:391 0, 0->3 VC 0) collected from Input[0][0]
5906    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:391 1, 0->3 VC 0)
5906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:391 0, 0->3 VC 0)
5906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:391 0, 0->3 VC 0)
5906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:391 0, 0->3 VC 0)
5906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:391 0, 0->3 VC 0)
5907    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:391 1, 0->3 VC 0) collected from Input[0][0]
5908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:391 1, 0->3 VC 0)
5908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:391 1, 0->3 VC 0)
5909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:391 1, 0->3 VC 0) dataAvailable = 0
5909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #391 in attack.
5911    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:392 0, 3->0 VC 0) collected from Input[4][0]
5912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:392 0, 3->0 VC 0)
5912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:392 0, 3->0 VC 0)
5912    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:392 0, 3->0 VC 0)
5913    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:392 0, 3->0 VC 0) collected from Input[1][0]
5913    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:392 1, 3->0 VC 0) collected from Input[4][0]
5914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:392 0, 3->0 VC 0)
5914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:392 0, 3->0 VC 0)
5914    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:392 0, 3->0 VC 0)
5914    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:392 1, 3->0 VC 0)
5915    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:392 0, 3->0 VC 0) collected from Input[2][0]
5915    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:392 1, 3->0 VC 0) collected from Input[1][0]
5916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:392 0, 3->0 VC 0)
5916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:392 0, 3->0 VC 0)
5916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:392 0, 3->0 VC 0)
5916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:392 0, 3->0 VC 0)
5916    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:392 1, 3->0 VC 0)
5917    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:392 1, 3->0 VC 0) collected from Input[2][0]
5918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:392 1, 3->0 VC 0)
5918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:392 1, 3->0 VC 0)
5919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:392 1, 3->0 VC 0) dataAvailable = 0
5919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #392 in attack.
5921    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:393 0, 0->3 VC 0) collected from Input[4][0]
5922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:393 0, 0->3 VC 0)
5922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:393 0, 0->3 VC 0)
5922    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:393 0, 0->3 VC 0)
5923    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:393 1, 0->3 VC 0) collected from Input[4][0]
5923    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:393 0, 0->3 VC 0) collected from Input[3][0]
5924    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:393 1, 0->3 VC 0)
5924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:393 0, 0->3 VC 0)
5924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:393 0, 0->3 VC 0)
5924    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:393 0, 0->3 VC 0)
5925    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:393 1, 0->3 VC 0) collected from Input[3][0]
5925    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:393 0, 0->3 VC 0) collected from Input[0][0]
5926    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:393 1, 0->3 VC 0)
5926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:393 0, 0->3 VC 0)
5926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:393 0, 0->3 VC 0)
5926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:393 0, 0->3 VC 0)
5926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:393 0, 0->3 VC 0)
5927    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:393 1, 0->3 VC 0) collected from Input[0][0]
5928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:393 1, 0->3 VC 0)
5928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:393 1, 0->3 VC 0)
5929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:393 1, 0->3 VC 0) dataAvailable = 0
5929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #393 in attack.
5931    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:394 0, 3->0 VC 0) collected from Input[4][0]
5932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:394 0, 3->0 VC 0)
5932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:394 0, 3->0 VC 0)
5932    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:394 0, 3->0 VC 0)
5933    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:394 0, 3->0 VC 0) collected from Input[1][0]
5933    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:394 1, 3->0 VC 0) collected from Input[4][0]
5934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:394 0, 3->0 VC 0)
5934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:394 0, 3->0 VC 0)
5934    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:394 0, 3->0 VC 0)
5934    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:394 1, 3->0 VC 0)
5935    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:394 0, 3->0 VC 0) collected from Input[2][0]
5935    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:394 1, 3->0 VC 0) collected from Input[1][0]
5936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:394 0, 3->0 VC 0)
5936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:394 0, 3->0 VC 0)
5936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:394 0, 3->0 VC 0)
5936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:394 0, 3->0 VC 0)
5936    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:394 1, 3->0 VC 0)
5937    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:394 1, 3->0 VC 0) collected from Input[2][0]
5938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:394 1, 3->0 VC 0)
5938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:394 1, 3->0 VC 0)
5939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:394 1, 3->0 VC 0) dataAvailable = 0
5939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #394 in attack.
5941    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:395 0, 0->3 VC 0) collected from Input[4][0]
5942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:395 0, 0->3 VC 0)
5942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:395 0, 0->3 VC 0)
5942    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:395 0, 0->3 VC 0)
5943    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:395 1, 0->3 VC 0) collected from Input[4][0]
5943    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:395 0, 0->3 VC 0) collected from Input[3][0]
5944    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:395 1, 0->3 VC 0)
5944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:395 0, 0->3 VC 0)
5944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:395 0, 0->3 VC 0)
5944    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:395 0, 0->3 VC 0)
5945    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:395 1, 0->3 VC 0) collected from Input[3][0]
5945    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:395 0, 0->3 VC 0) collected from Input[0][0]
5946    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:395 1, 0->3 VC 0)
5946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:395 0, 0->3 VC 0)
5946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:395 0, 0->3 VC 0)
5946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:395 0, 0->3 VC 0)
5946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:395 0, 0->3 VC 0)
5947    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:395 1, 0->3 VC 0) collected from Input[0][0]
5948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:395 1, 0->3 VC 0)
5948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:395 1, 0->3 VC 0)
5949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:395 1, 0->3 VC 0) dataAvailable = 0
5949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #395 in attack.
5951    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:396 0, 3->0 VC 0) collected from Input[4][0]
5952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:396 0, 3->0 VC 0)
5952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:396 0, 3->0 VC 0)
5952    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:396 0, 3->0 VC 0)
5953    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:396 0, 3->0 VC 0) collected from Input[1][0]
5953    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:396 1, 3->0 VC 0) collected from Input[4][0]
5954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:396 0, 3->0 VC 0)
5954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:396 0, 3->0 VC 0)
5954    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:396 0, 3->0 VC 0)
5954    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:396 1, 3->0 VC 0)
5955    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:396 0, 3->0 VC 0) collected from Input[2][0]
5955    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:396 1, 3->0 VC 0) collected from Input[1][0]
5956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:396 0, 3->0 VC 0)
5956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:396 0, 3->0 VC 0)
5956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:396 0, 3->0 VC 0)
5956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:396 0, 3->0 VC 0)
5956    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:396 1, 3->0 VC 0)
5957    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:396 1, 3->0 VC 0) collected from Input[2][0]
5958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:396 1, 3->0 VC 0)
5958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:396 1, 3->0 VC 0)
5959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:396 1, 3->0 VC 0) dataAvailable = 0
5959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #396 in attack.
5961    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:397 0, 0->3 VC 0) collected from Input[4][0]
5962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:397 0, 0->3 VC 0)
5962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:397 0, 0->3 VC 0)
5962    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:397 0, 0->3 VC 0)
5963    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:397 1, 0->3 VC 0) collected from Input[4][0]
5963    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:397 0, 0->3 VC 0) collected from Input[3][0]
5964    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:397 1, 0->3 VC 0)
5964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:397 0, 0->3 VC 0)
5964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:397 0, 0->3 VC 0)
5964    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:397 0, 0->3 VC 0)
5965    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:397 1, 0->3 VC 0) collected from Input[3][0]
5965    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:397 0, 0->3 VC 0) collected from Input[0][0]
5966    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:397 1, 0->3 VC 0)
5966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:397 0, 0->3 VC 0)
5966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:397 0, 0->3 VC 0)
5966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:397 0, 0->3 VC 0)
5966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:397 0, 0->3 VC 0)
5967    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:397 1, 0->3 VC 0) collected from Input[0][0]
5968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:397 1, 0->3 VC 0)
5968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:397 1, 0->3 VC 0)
5969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:397 1, 0->3 VC 0) dataAvailable = 0
5969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #397 in attack.
5971    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:398 0, 3->0 VC 0) collected from Input[4][0]
5972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:398 0, 3->0 VC 0)
5972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:398 0, 3->0 VC 0)
5972    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:398 0, 3->0 VC 0)
5973    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:398 0, 3->0 VC 0) collected from Input[1][0]
5973    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:398 1, 3->0 VC 0) collected from Input[4][0]
5974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:398 0, 3->0 VC 0)
5974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:398 0, 3->0 VC 0)
5974    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:398 0, 3->0 VC 0)
5974    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:398 1, 3->0 VC 0)
5975    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:398 0, 3->0 VC 0) collected from Input[2][0]
5975    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:398 1, 3->0 VC 0) collected from Input[1][0]
5976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:398 0, 3->0 VC 0)
5976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:398 0, 3->0 VC 0)
5976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:398 0, 3->0 VC 0)
5976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:398 0, 3->0 VC 0)
5976    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:398 1, 3->0 VC 0)
5977    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:398 1, 3->0 VC 0) collected from Input[2][0]
5978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:398 1, 3->0 VC 0)
5978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:398 1, 3->0 VC 0)
5979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:398 1, 3->0 VC 0) dataAvailable = 0
5979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #398 in attack.
5981    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:399 0, 0->3 VC 0) collected from Input[4][0]
5982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:399 0, 0->3 VC 0)
5982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:399 0, 0->3 VC 0)
5982    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:399 0, 0->3 VC 0)
5983    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:399 1, 0->3 VC 0) collected from Input[4][0]
5983    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:399 0, 0->3 VC 0) collected from Input[3][0]
5984    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:399 1, 0->3 VC 0)
5984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:399 0, 0->3 VC 0)
5984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:399 0, 0->3 VC 0)
5984    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:399 0, 0->3 VC 0)
5985    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:399 1, 0->3 VC 0) collected from Input[3][0]
5985    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:399 0, 0->3 VC 0) collected from Input[0][0]
5986    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:399 1, 0->3 VC 0)
5986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:399 0, 0->3 VC 0)
5986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:399 0, 0->3 VC 0)
5986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:399 0, 0->3 VC 0)
5986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:399 0, 0->3 VC 0)
5987    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:399 1, 0->3 VC 0) collected from Input[0][0]
5988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:399 1, 0->3 VC 0)
5988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:399 1, 0->3 VC 0)
5989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:399 1, 0->3 VC 0) dataAvailable = 0
5989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
5989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
5989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #399 in attack.
5991    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:400 0, 3->0 VC 0) collected from Input[4][0]
5992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:400 0, 3->0 VC 0)
5992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:400 0, 3->0 VC 0)
5992    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:400 0, 3->0 VC 0)
5993    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:400 0, 3->0 VC 0) collected from Input[1][0]
5993    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:400 1, 3->0 VC 0) collected from Input[4][0]
5994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:400 0, 3->0 VC 0)
5994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:400 0, 3->0 VC 0)
5994    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:400 0, 3->0 VC 0)
5994    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:400 1, 3->0 VC 0)
5995    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:400 0, 3->0 VC 0) collected from Input[2][0]
5995    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:400 1, 3->0 VC 0) collected from Input[1][0]
5996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:400 0, 3->0 VC 0)
5996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:400 0, 3->0 VC 0)
5996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:400 0, 3->0 VC 0)
5996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:400 0, 3->0 VC 0)
5996    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:400 1, 3->0 VC 0)
5997    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:400 1, 3->0 VC 0) collected from Input[2][0]
5998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:400 1, 3->0 VC 0)
5998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:400 1, 3->0 VC 0)
5999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:400 1, 3->0 VC 0) dataAvailable = 0
5999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
5999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
5999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #400 in attack.
6001    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:401 0, 0->3 VC 0) collected from Input[4][0]
6002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:401 0, 0->3 VC 0)
6002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:401 0, 0->3 VC 0)
6002    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:401 0, 0->3 VC 0)
6003    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:401 1, 0->3 VC 0) collected from Input[4][0]
6003    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:401 0, 0->3 VC 0) collected from Input[3][0]
6004    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:401 1, 0->3 VC 0)
6004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:401 0, 0->3 VC 0)
6004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:401 0, 0->3 VC 0)
6004    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:401 0, 0->3 VC 0)
6005    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:401 1, 0->3 VC 0) collected from Input[3][0]
6005    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:401 0, 0->3 VC 0) collected from Input[0][0]
6006    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:401 1, 0->3 VC 0)
6006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:401 0, 0->3 VC 0)
6006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:401 0, 0->3 VC 0)
6006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:401 0, 0->3 VC 0)
6006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:401 0, 0->3 VC 0)
6007    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:401 1, 0->3 VC 0) collected from Input[0][0]
6008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:401 1, 0->3 VC 0)
6008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:401 1, 0->3 VC 0)
6009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:401 1, 0->3 VC 0) dataAvailable = 0
6009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #401 in attack.
6011    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:402 0, 3->0 VC 0) collected from Input[4][0]
6012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:402 0, 3->0 VC 0)
6012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:402 0, 3->0 VC 0)
6012    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:402 0, 3->0 VC 0)
6013    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:402 0, 3->0 VC 0) collected from Input[1][0]
6013    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:402 1, 3->0 VC 0) collected from Input[4][0]
6014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:402 0, 3->0 VC 0)
6014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:402 0, 3->0 VC 0)
6014    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:402 0, 3->0 VC 0)
6014    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:402 1, 3->0 VC 0)
6015    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:402 0, 3->0 VC 0) collected from Input[2][0]
6015    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:402 1, 3->0 VC 0) collected from Input[1][0]
6016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:402 0, 3->0 VC 0)
6016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:402 0, 3->0 VC 0)
6016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:402 0, 3->0 VC 0)
6016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:402 0, 3->0 VC 0)
6016    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:402 1, 3->0 VC 0)
6017    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:402 1, 3->0 VC 0) collected from Input[2][0]
6018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:402 1, 3->0 VC 0)
6018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:402 1, 3->0 VC 0)
6019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:402 1, 3->0 VC 0) dataAvailable = 0
6019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #402 in attack.
6021    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:403 0, 0->3 VC 0) collected from Input[4][0]
6022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:403 0, 0->3 VC 0)
6022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:403 0, 0->3 VC 0)
6022    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:403 0, 0->3 VC 0)
6023    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:403 1, 0->3 VC 0) collected from Input[4][0]
6023    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:403 0, 0->3 VC 0) collected from Input[3][0]
6024    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:403 1, 0->3 VC 0)
6024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:403 0, 0->3 VC 0)
6024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:403 0, 0->3 VC 0)
6024    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:403 0, 0->3 VC 0)
6025    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:403 1, 0->3 VC 0) collected from Input[3][0]
6025    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:403 0, 0->3 VC 0) collected from Input[0][0]
6026    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:403 1, 0->3 VC 0)
6026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:403 0, 0->3 VC 0)
6026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:403 0, 0->3 VC 0)
6026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:403 0, 0->3 VC 0)
6026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:403 0, 0->3 VC 0)
6027    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:403 1, 0->3 VC 0) collected from Input[0][0]
6028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:403 1, 0->3 VC 0)
6028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:403 1, 0->3 VC 0)
6029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:403 1, 0->3 VC 0) dataAvailable = 0
6029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #403 in attack.
6031    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:404 0, 3->0 VC 0) collected from Input[4][0]
6032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:404 0, 3->0 VC 0)
6032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:404 0, 3->0 VC 0)
6032    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:404 0, 3->0 VC 0)
6033    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:404 0, 3->0 VC 0) collected from Input[1][0]
6033    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:404 1, 3->0 VC 0) collected from Input[4][0]
6034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:404 0, 3->0 VC 0)
6034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:404 0, 3->0 VC 0)
6034    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:404 0, 3->0 VC 0)
6034    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:404 1, 3->0 VC 0)
6035    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:404 0, 3->0 VC 0) collected from Input[2][0]
6035    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:404 1, 3->0 VC 0) collected from Input[1][0]
6036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:404 0, 3->0 VC 0)
6036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:404 0, 3->0 VC 0)
6036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:404 0, 3->0 VC 0)
6036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:404 0, 3->0 VC 0)
6036    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:404 1, 3->0 VC 0)
6037    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:404 1, 3->0 VC 0) collected from Input[2][0]
6038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:404 1, 3->0 VC 0)
6038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:404 1, 3->0 VC 0)
6039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:404 1, 3->0 VC 0) dataAvailable = 0
6039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #404 in attack.
6041    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:405 0, 0->3 VC 0) collected from Input[4][0]
6042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:405 0, 0->3 VC 0)
6042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:405 0, 0->3 VC 0)
6042    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:405 0, 0->3 VC 0)
6043    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:405 1, 0->3 VC 0) collected from Input[4][0]
6043    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:405 0, 0->3 VC 0) collected from Input[3][0]
6044    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:405 1, 0->3 VC 0)
6044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:405 0, 0->3 VC 0)
6044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:405 0, 0->3 VC 0)
6044    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:405 0, 0->3 VC 0)
6045    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:405 1, 0->3 VC 0) collected from Input[3][0]
6045    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:405 0, 0->3 VC 0) collected from Input[0][0]
6046    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:405 1, 0->3 VC 0)
6046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:405 0, 0->3 VC 0)
6046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:405 0, 0->3 VC 0)
6046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:405 0, 0->3 VC 0)
6046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:405 0, 0->3 VC 0)
6047    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:405 1, 0->3 VC 0) collected from Input[0][0]
6048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:405 1, 0->3 VC 0)
6048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:405 1, 0->3 VC 0)
6049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:405 1, 0->3 VC 0) dataAvailable = 0
6049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #405 in attack.
6051    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:406 0, 3->0 VC 0) collected from Input[4][0]
6052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:406 0, 3->0 VC 0)
6052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:406 0, 3->0 VC 0)
6052    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:406 0, 3->0 VC 0)
6053    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:406 0, 3->0 VC 0) collected from Input[1][0]
6053    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:406 1, 3->0 VC 0) collected from Input[4][0]
6054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:406 0, 3->0 VC 0)
6054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:406 0, 3->0 VC 0)
6054    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:406 0, 3->0 VC 0)
6054    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:406 1, 3->0 VC 0)
6055    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:406 0, 3->0 VC 0) collected from Input[2][0]
6055    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:406 1, 3->0 VC 0) collected from Input[1][0]
6056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:406 0, 3->0 VC 0)
6056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:406 0, 3->0 VC 0)
6056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:406 0, 3->0 VC 0)
6056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:406 0, 3->0 VC 0)
6056    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:406 1, 3->0 VC 0)
6057    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:406 1, 3->0 VC 0) collected from Input[2][0]
6058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:406 1, 3->0 VC 0)
6058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:406 1, 3->0 VC 0)
6059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:406 1, 3->0 VC 0) dataAvailable = 0
6059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #406 in attack.
6061    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:407 0, 0->3 VC 0) collected from Input[4][0]
6062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:407 0, 0->3 VC 0)
6062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:407 0, 0->3 VC 0)
6062    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:407 0, 0->3 VC 0)
6063    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:407 1, 0->3 VC 0) collected from Input[4][0]
6063    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:407 0, 0->3 VC 0) collected from Input[3][0]
6064    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:407 1, 0->3 VC 0)
6064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:407 0, 0->3 VC 0)
6064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:407 0, 0->3 VC 0)
6064    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:407 0, 0->3 VC 0)
6065    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:407 1, 0->3 VC 0) collected from Input[3][0]
6065    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:407 0, 0->3 VC 0) collected from Input[0][0]
6066    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:407 1, 0->3 VC 0)
6066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:407 0, 0->3 VC 0)
6066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:407 0, 0->3 VC 0)
6066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:407 0, 0->3 VC 0)
6066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:407 0, 0->3 VC 0)
6067    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:407 1, 0->3 VC 0) collected from Input[0][0]
6068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:407 1, 0->3 VC 0)
6068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:407 1, 0->3 VC 0)
6069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:407 1, 0->3 VC 0) dataAvailable = 0
6069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #407 in attack.
6071    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:408 0, 3->0 VC 0) collected from Input[4][0]
6072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:408 0, 3->0 VC 0)
6072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:408 0, 3->0 VC 0)
6072    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:408 0, 3->0 VC 0)
6073    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:408 0, 3->0 VC 0) collected from Input[1][0]
6073    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:408 1, 3->0 VC 0) collected from Input[4][0]
6074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:408 0, 3->0 VC 0)
6074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:408 0, 3->0 VC 0)
6074    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:408 0, 3->0 VC 0)
6074    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:408 1, 3->0 VC 0)
6075    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:408 0, 3->0 VC 0) collected from Input[2][0]
6075    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:408 1, 3->0 VC 0) collected from Input[1][0]
6076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:408 0, 3->0 VC 0)
6076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:408 0, 3->0 VC 0)
6076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:408 0, 3->0 VC 0)
6076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:408 0, 3->0 VC 0)
6076    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:408 1, 3->0 VC 0)
6077    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:408 1, 3->0 VC 0) collected from Input[2][0]
6078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:408 1, 3->0 VC 0)
6078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:408 1, 3->0 VC 0)
6079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:408 1, 3->0 VC 0) dataAvailable = 0
6079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #408 in attack.
6081    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:409 0, 0->3 VC 0) collected from Input[4][0]
6082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:409 0, 0->3 VC 0)
6082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:409 0, 0->3 VC 0)
6082    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:409 0, 0->3 VC 0)
6083    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:409 1, 0->3 VC 0) collected from Input[4][0]
6083    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:409 0, 0->3 VC 0) collected from Input[3][0]
6084    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:409 1, 0->3 VC 0)
6084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:409 0, 0->3 VC 0)
6084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:409 0, 0->3 VC 0)
6084    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:409 0, 0->3 VC 0)
6085    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:409 1, 0->3 VC 0) collected from Input[3][0]
6085    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:409 0, 0->3 VC 0) collected from Input[0][0]
6086    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:409 1, 0->3 VC 0)
6086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:409 0, 0->3 VC 0)
6086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:409 0, 0->3 VC 0)
6086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:409 0, 0->3 VC 0)
6086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:409 0, 0->3 VC 0)
6087    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:409 1, 0->3 VC 0) collected from Input[0][0]
6088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:409 1, 0->3 VC 0)
6088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:409 1, 0->3 VC 0)
6089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:409 1, 0->3 VC 0) dataAvailable = 0
6089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #409 in attack.
6091    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:410 0, 3->0 VC 0) collected from Input[4][0]
6092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:410 0, 3->0 VC 0)
6092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:410 0, 3->0 VC 0)
6092    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:410 0, 3->0 VC 0)
6093    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:410 0, 3->0 VC 0) collected from Input[1][0]
6093    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:410 1, 3->0 VC 0) collected from Input[4][0]
6094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:410 0, 3->0 VC 0)
6094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:410 0, 3->0 VC 0)
6094    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:410 0, 3->0 VC 0)
6094    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:410 1, 3->0 VC 0)
6095    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:410 0, 3->0 VC 0) collected from Input[2][0]
6095    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:410 1, 3->0 VC 0) collected from Input[1][0]
6096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:410 0, 3->0 VC 0)
6096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:410 0, 3->0 VC 0)
6096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:410 0, 3->0 VC 0)
6096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:410 0, 3->0 VC 0)
6096    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:410 1, 3->0 VC 0)
6097    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:410 1, 3->0 VC 0) collected from Input[2][0]
6098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:410 1, 3->0 VC 0)
6098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:410 1, 3->0 VC 0)
6099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:410 1, 3->0 VC 0) dataAvailable = 0
6099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #410 in attack.
6101    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:411 0, 0->3 VC 0) collected from Input[4][0]
6101    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:411 0, 0->3 VC 0)
6102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:411 0, 0->3 VC 0)
6102    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:411 0, 0->3 VC 0)
6102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6102    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:411 1, 0->3 VC 0) collected from Input[4][0]
6103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:411 0, 0->3 VC 0) collected from Input[3][0]
6103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:411 1, 0->3 VC 0)
6104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:411 0, 0->3 VC 0)
6104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:411 0, 0->3 VC 0)
6104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:411 0, 0->3 VC 0)
6104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6105    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:411 1, 0->3 VC 0) collected from Input[3][0]
6105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6105    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6105    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:411 0, 0->3 VC 0) collected from Input[0][0]
6106    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:411 1, 0->3 VC 0)
6106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6106    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:411 0, 0->3 VC 0)
6106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:411 0, 0->3 VC 0)
6106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:411 0, 0->3 VC 0)
6106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:411 0, 0->3 VC 0)
6107    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6107    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6107    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6107    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6107    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:411 1, 0->3 VC 0) collected from Input[0][0]
6108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6108    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6108    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6108    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:411 1, 0->3 VC 0)
6108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:411 1, 0->3 VC 0)
6108    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6109    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6109    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6109    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6109    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6109    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6109    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:411 1, 0->3 VC 0) dataAvailable = 0
6109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #411 in attack.
6110    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6110    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6110    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6110    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6110    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6111    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6111    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6111    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6111    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6111    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6111    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:412 0, 3->0 VC 0) collected from Input[4][0]
6112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6112    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6112    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6112    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6112    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:412 0, 3->0 VC 0)
6112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:412 0, 3->0 VC 0)
6112    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:412 0, 3->0 VC 0)
6112    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6113    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6113    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6113    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:412 0, 3->0 VC 0) collected from Input[1][0]
6113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6113    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6113    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6113    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:412 1, 3->0 VC 0) collected from Input[4][0]
6114    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6114    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6114    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6114    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:412 0, 3->0 VC 0)
6114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:412 0, 3->0 VC 0)
6114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:412 0, 3->0 VC 0)
6114    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6114    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:412 1, 3->0 VC 0)
6114    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:412 0, 3->0 VC 0) collected from Input[2][0]
6115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6115    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6115    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:412 1, 3->0 VC 0) collected from Input[1][0]
6115    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:412 0, 3->0 VC 0)
6116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:412 0, 3->0 VC 0)
6116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:412 0, 3->0 VC 0)
6116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:412 0, 3->0 VC 0)
6116    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6116    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:412 1, 3->0 VC 0)
6116    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6116    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:412 1, 3->0 VC 0) collected from Input[2][0]
6117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6117    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6117    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6117    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6117    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6117    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:412 1, 3->0 VC 0)
6118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:412 1, 3->0 VC 0)
6118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6118    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6118    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6118    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6118    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6118    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6119    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:412 1, 3->0 VC 0) dataAvailable = 0
6119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #412 in attack.
6119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6119    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6119    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6119    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6119    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6120    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6120    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6120    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6120    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6120    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:413 0, 0->3 VC 0) collected from Input[4][0]
6121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6121    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6121    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6121    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6121    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6121    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:413 0, 0->3 VC 0)
6122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:413 0, 0->3 VC 0)
6122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:413 0, 0->3 VC 0)
6122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6122    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6122    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6122    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6122    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6122    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:413 1, 0->3 VC 0) collected from Input[4][0]
6123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:413 0, 0->3 VC 0) collected from Input[3][0]
6123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6123    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6123    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6123    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:413 1, 0->3 VC 0)
6124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:413 0, 0->3 VC 0)
6124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:413 0, 0->3 VC 0)
6124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:413 0, 0->3 VC 0)
6124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6124    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6124    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6124    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6125    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:413 1, 0->3 VC 0) collected from Input[3][0]
6125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6125    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6125    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6125    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6125    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6125    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:413 0, 0->3 VC 0) collected from Input[0][0]
6126    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:413 1, 0->3 VC 0)
6126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6126    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6126    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6126    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:413 0, 0->3 VC 0)
6126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:413 0, 0->3 VC 0)
6126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:413 0, 0->3 VC 0)
6126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:413 0, 0->3 VC 0)
6126    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6127    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6127    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6127    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6127    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6127    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6127    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:413 1, 0->3 VC 0) collected from Input[0][0]
6128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6128    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6128    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6128    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6128    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:413 1, 0->3 VC 0)
6128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:413 1, 0->3 VC 0)
6128    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6129    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6129    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6129    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6129    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6129    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6129    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:413 1, 0->3 VC 0) dataAvailable = 0
6129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #413 in attack.
6130    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6130    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6130    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6130    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6130    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6130    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6131    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6131    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6131    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6131    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6131    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6131    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:414 0, 3->0 VC 0) collected from Input[4][0]
6132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6132    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6132    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6132    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6132    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:414 0, 3->0 VC 0)
6132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:414 0, 3->0 VC 0)
6132    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:414 0, 3->0 VC 0)
6132    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6133    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6133    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6133    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:414 0, 3->0 VC 0) collected from Input[1][0]
6133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6133    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6133    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6133    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:414 1, 3->0 VC 0) collected from Input[4][0]
6134    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6134    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6134    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6134    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:414 0, 3->0 VC 0)
6134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:414 0, 3->0 VC 0)
6134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:414 0, 3->0 VC 0)
6134    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6134    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:414 1, 3->0 VC 0)
6134    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:414 0, 3->0 VC 0) collected from Input[2][0]
6135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6135    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6135    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:414 1, 3->0 VC 0) collected from Input[1][0]
6135    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:414 0, 3->0 VC 0)
6136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:414 0, 3->0 VC 0)
6136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:414 0, 3->0 VC 0)
6136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:414 0, 3->0 VC 0)
6136    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6136    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:414 1, 3->0 VC 0)
6136    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6136    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:414 1, 3->0 VC 0) collected from Input[2][0]
6137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6137    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6137    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6137    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6137    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6137    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:414 1, 3->0 VC 0)
6138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:414 1, 3->0 VC 0)
6138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6138    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6138    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6138    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6138    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6138    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6139    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:414 1, 3->0 VC 0) dataAvailable = 0
6139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #414 in attack.
6139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6139    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6139    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6139    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6139    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6140    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6140    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6140    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6140    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6140    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:415 0, 0->3 VC 0) collected from Input[4][0]
6141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6141    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
6141    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6141    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6141    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6141    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:415 0, 0->3 VC 0)
6142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:415 0, 0->3 VC 0)
6142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:415 0, 0->3 VC 0)
6142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
6142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
6142    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
6142    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6142    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6142    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6142    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
6143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:415 1, 0->3 VC 0) collected from Input[4][0]
6143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:415 0, 0->3 VC 0) collected from Input[3][0]
6143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
6143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6143    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6143    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6143    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
6144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
6144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
6144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:415 1, 0->3 VC 0)
6144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:415 0, 0->3 VC 0)
6144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:415 0, 0->3 VC 0)
6144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:415 0, 0->3 VC 0)
6144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
6144    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6144    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6144    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6145    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
6145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6145    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:415 1, 0->3 VC 0) collected from Input[3][0]
6145    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6145    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
6145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6145    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6145    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6145    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:415 0, 0->3 VC 0) collected from Input[0][0]
6146    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
6146    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:415 1, 0->3 VC 0)
6146    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6146    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
6146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
6146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
6146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
6146    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
6146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:415 0, 0->3 VC 0)
6146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:415 0, 0->3 VC 0)
6146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:415 0, 0->3 VC 0)
6146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:415 0, 0->3 VC 0)
6146    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
6147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
6147    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
6147    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
6147    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6147    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:415 1, 0->3 VC 0) collected from Input[0][0]
6148    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
6148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
6148    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
6148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:415 1, 0->3 VC 0)
6148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:415 1, 0->3 VC 0)
6148    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
6149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6149    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
6149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
6149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
6149    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
6149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
6149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
6149    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
6149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:415 1, 0->3 VC 0) dataAvailable = 0
6149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #415 in attack.
6150    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
6150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6150    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6150    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
6151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
6151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
6151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
6151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
6151    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
6151    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:416 0, 3->0 VC 0) collected from Input[4][0]
6152    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
6152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:416 0, 3->0 VC 0)
6152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:416 0, 3->0 VC 0)
6152    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:416 0, 3->0 VC 0)
6153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
6153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
6153    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:416 0, 3->0 VC 0) collected from Input[1][0]
6153    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:416 1, 3->0 VC 0) collected from Input[4][0]
6154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
6154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
6154    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
6154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:416 0, 3->0 VC 0)
6154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:416 0, 3->0 VC 0)
6154    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:416 0, 3->0 VC 0)
6154    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:416 1, 3->0 VC 0)
6155    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:416 0, 3->0 VC 0) collected from Input[2][0]
6155    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:416 1, 3->0 VC 0) collected from Input[1][0]
6156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:416 0, 3->0 VC 0)
6156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:416 0, 3->0 VC 0)
6156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:416 0, 3->0 VC 0)
6156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:416 0, 3->0 VC 0)
6156    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:416 1, 3->0 VC 0)
6157    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:416 1, 3->0 VC 0) collected from Input[2][0]
6158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:416 1, 3->0 VC 0)
6158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:416 1, 3->0 VC 0)
6159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:416 1, 3->0 VC 0) dataAvailable = 0
6159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #416 in attack.
6161    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:417 0, 0->3 VC 0) collected from Input[4][0]
6162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:417 0, 0->3 VC 0)
6162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:417 0, 0->3 VC 0)
6162    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:417 0, 0->3 VC 0)
6163    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:417 1, 0->3 VC 0) collected from Input[4][0]
6163    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:417 0, 0->3 VC 0) collected from Input[3][0]
6164    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:417 1, 0->3 VC 0)
6164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:417 0, 0->3 VC 0)
6164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:417 0, 0->3 VC 0)
6164    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:417 0, 0->3 VC 0)
6165    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:417 1, 0->3 VC 0) collected from Input[3][0]
6165    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:417 0, 0->3 VC 0) collected from Input[0][0]
6166    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:417 1, 0->3 VC 0)
6166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:417 0, 0->3 VC 0)
6166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:417 0, 0->3 VC 0)
6166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:417 0, 0->3 VC 0)
6166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:417 0, 0->3 VC 0)
6167    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:417 1, 0->3 VC 0) collected from Input[0][0]
6168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:417 1, 0->3 VC 0)
6168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:417 1, 0->3 VC 0)
6169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:417 1, 0->3 VC 0) dataAvailable = 0
6169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #417 in attack.
6171    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:418 0, 3->0 VC 0) collected from Input[4][0]
6172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:418 0, 3->0 VC 0)
6172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:418 0, 3->0 VC 0)
6172    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:418 0, 3->0 VC 0)
6173    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:418 0, 3->0 VC 0) collected from Input[1][0]
6173    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:418 1, 3->0 VC 0) collected from Input[4][0]
6174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:418 0, 3->0 VC 0)
6174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:418 0, 3->0 VC 0)
6174    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:418 0, 3->0 VC 0)
6174    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:418 1, 3->0 VC 0)
6175    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:418 0, 3->0 VC 0) collected from Input[2][0]
6175    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:418 1, 3->0 VC 0) collected from Input[1][0]
6176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:418 0, 3->0 VC 0)
6176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:418 0, 3->0 VC 0)
6176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:418 0, 3->0 VC 0)
6176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:418 0, 3->0 VC 0)
6176    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:418 1, 3->0 VC 0)
6177    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:418 1, 3->0 VC 0) collected from Input[2][0]
6178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:418 1, 3->0 VC 0)
6178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:418 1, 3->0 VC 0)
6179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:418 1, 3->0 VC 0) dataAvailable = 0
6179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #418 in attack.
6181    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:419 0, 0->3 VC 0) collected from Input[4][0]
6182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:419 0, 0->3 VC 0)
6182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:419 0, 0->3 VC 0)
6182    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:419 0, 0->3 VC 0)
6183    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:419 1, 0->3 VC 0) collected from Input[4][0]
6183    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:419 0, 0->3 VC 0) collected from Input[3][0]
6184    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:419 1, 0->3 VC 0)
6184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:419 0, 0->3 VC 0)
6184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:419 0, 0->3 VC 0)
6184    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:419 0, 0->3 VC 0)
6185    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:419 1, 0->3 VC 0) collected from Input[3][0]
6185    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:419 0, 0->3 VC 0) collected from Input[0][0]
6186    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:419 1, 0->3 VC 0)
6186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:419 0, 0->3 VC 0)
6186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:419 0, 0->3 VC 0)
6186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:419 0, 0->3 VC 0)
6186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:419 0, 0->3 VC 0)
6187    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:419 1, 0->3 VC 0) collected from Input[0][0]
6188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:419 1, 0->3 VC 0)
6188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:419 1, 0->3 VC 0)
6189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:419 1, 0->3 VC 0) dataAvailable = 0
6189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #419 in attack.
6191    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:420 0, 3->0 VC 0) collected from Input[4][0]
6192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:420 0, 3->0 VC 0)
6192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:420 0, 3->0 VC 0)
6192    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:420 0, 3->0 VC 0)
6193    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:420 0, 3->0 VC 0) collected from Input[1][0]
6193    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:420 1, 3->0 VC 0) collected from Input[4][0]
6194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:420 0, 3->0 VC 0)
6194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:420 0, 3->0 VC 0)
6194    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:420 0, 3->0 VC 0)
6194    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:420 1, 3->0 VC 0)
6195    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:420 0, 3->0 VC 0) collected from Input[2][0]
6195    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:420 1, 3->0 VC 0) collected from Input[1][0]
6196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:420 0, 3->0 VC 0)
6196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:420 0, 3->0 VC 0)
6196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:420 0, 3->0 VC 0)
6196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:420 0, 3->0 VC 0)
6196    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:420 1, 3->0 VC 0)
6197    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:420 1, 3->0 VC 0) collected from Input[2][0]
6198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:420 1, 3->0 VC 0)
6198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:420 1, 3->0 VC 0)
6199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:420 1, 3->0 VC 0) dataAvailable = 0
6199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #420 in attack.
6201    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:421 0, 0->3 VC 0) collected from Input[4][0]
6202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:421 0, 0->3 VC 0)
6202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:421 0, 0->3 VC 0)
6202    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:421 0, 0->3 VC 0)
6203    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:421 1, 0->3 VC 0) collected from Input[4][0]
6203    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:421 0, 0->3 VC 0) collected from Input[3][0]
6204    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:421 1, 0->3 VC 0)
6204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:421 0, 0->3 VC 0)
6204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:421 0, 0->3 VC 0)
6204    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:421 0, 0->3 VC 0)
6205    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:421 1, 0->3 VC 0) collected from Input[3][0]
6205    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:421 0, 0->3 VC 0) collected from Input[0][0]
6206    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:421 1, 0->3 VC 0)
6206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:421 0, 0->3 VC 0)
6206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:421 0, 0->3 VC 0)
6206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:421 0, 0->3 VC 0)
6206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:421 0, 0->3 VC 0)
6207    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:421 1, 0->3 VC 0) collected from Input[0][0]
6208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:421 1, 0->3 VC 0)
6208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:421 1, 0->3 VC 0)
6209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:421 1, 0->3 VC 0) dataAvailable = 0
6209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #421 in attack.
6211    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:422 0, 3->0 VC 0) collected from Input[4][0]
6212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:422 0, 3->0 VC 0)
6212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:422 0, 3->0 VC 0)
6212    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:422 0, 3->0 VC 0)
6213    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:422 0, 3->0 VC 0) collected from Input[1][0]
6213    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:422 1, 3->0 VC 0) collected from Input[4][0]
6214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:422 0, 3->0 VC 0)
6214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:422 0, 3->0 VC 0)
6214    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:422 0, 3->0 VC 0)
6214    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:422 1, 3->0 VC 0)
6215    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:422 0, 3->0 VC 0) collected from Input[2][0]
6215    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:422 1, 3->0 VC 0) collected from Input[1][0]
6216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:422 0, 3->0 VC 0)
6216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:422 0, 3->0 VC 0)
6216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:422 0, 3->0 VC 0)
6216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:422 0, 3->0 VC 0)
6216    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:422 1, 3->0 VC 0)
6217    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:422 1, 3->0 VC 0) collected from Input[2][0]
6218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:422 1, 3->0 VC 0)
6218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:422 1, 3->0 VC 0)
6219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:422 1, 3->0 VC 0) dataAvailable = 0
6219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #422 in attack.
6221    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:423 0, 0->3 VC 0) collected from Input[4][0]
6222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:423 0, 0->3 VC 0)
6222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:423 0, 0->3 VC 0)
6222    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:423 0, 0->3 VC 0)
6223    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:423 1, 0->3 VC 0) collected from Input[4][0]
6223    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:423 0, 0->3 VC 0) collected from Input[3][0]
6224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:423 1, 0->3 VC 0)
6224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:423 0, 0->3 VC 0)
6224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:423 0, 0->3 VC 0)
6224    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:423 0, 0->3 VC 0)
6225    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:423 1, 0->3 VC 0) collected from Input[3][0]
6225    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:423 0, 0->3 VC 0) collected from Input[0][0]
6226    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:423 1, 0->3 VC 0)
6226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:423 0, 0->3 VC 0)
6226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:423 0, 0->3 VC 0)
6226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:423 0, 0->3 VC 0)
6226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:423 0, 0->3 VC 0)
6227    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:423 1, 0->3 VC 0) collected from Input[0][0]
6228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:423 1, 0->3 VC 0)
6228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:423 1, 0->3 VC 0)
6229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:423 1, 0->3 VC 0) dataAvailable = 0
6229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #423 in attack.
6231    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:424 0, 3->0 VC 0) collected from Input[4][0]
6232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:424 0, 3->0 VC 0)
6232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:424 0, 3->0 VC 0)
6232    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:424 0, 3->0 VC 0)
6233    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:424 0, 3->0 VC 0) collected from Input[1][0]
6233    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:424 1, 3->0 VC 0) collected from Input[4][0]
6234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:424 0, 3->0 VC 0)
6234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:424 0, 3->0 VC 0)
6234    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:424 0, 3->0 VC 0)
6234    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:424 1, 3->0 VC 0)
6235    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:424 0, 3->0 VC 0) collected from Input[2][0]
6235    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:424 1, 3->0 VC 0) collected from Input[1][0]
6236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:424 0, 3->0 VC 0)
6236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:424 0, 3->0 VC 0)
6236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:424 0, 3->0 VC 0)
6236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:424 0, 3->0 VC 0)
6236    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:424 1, 3->0 VC 0)
6237    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:424 1, 3->0 VC 0) collected from Input[2][0]
6238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:424 1, 3->0 VC 0)
6238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:424 1, 3->0 VC 0)
6239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:424 1, 3->0 VC 0) dataAvailable = 0
6239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #424 in attack.
6241    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:425 0, 0->3 VC 0) collected from Input[4][0]
6242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:425 0, 0->3 VC 0)
6242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:425 0, 0->3 VC 0)
6242    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:425 0, 0->3 VC 0)
6243    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:425 1, 0->3 VC 0) collected from Input[4][0]
6243    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:425 0, 0->3 VC 0) collected from Input[3][0]
6244    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:425 1, 0->3 VC 0)
6244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:425 0, 0->3 VC 0)
6244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:425 0, 0->3 VC 0)
6244    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:425 0, 0->3 VC 0)
6245    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:425 1, 0->3 VC 0) collected from Input[3][0]
6245    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:425 0, 0->3 VC 0) collected from Input[0][0]
6246    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:425 1, 0->3 VC 0)
6246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:425 0, 0->3 VC 0)
6246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:425 0, 0->3 VC 0)
6246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:425 0, 0->3 VC 0)
6246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:425 0, 0->3 VC 0)
6247    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:425 1, 0->3 VC 0) collected from Input[0][0]
6248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:425 1, 0->3 VC 0)
6248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:425 1, 0->3 VC 0)
6249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:425 1, 0->3 VC 0) dataAvailable = 0
6249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #425 in attack.
6251    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:426 0, 3->0 VC 0) collected from Input[4][0]
6252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:426 0, 3->0 VC 0)
6252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:426 0, 3->0 VC 0)
6252    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:426 0, 3->0 VC 0)
6253    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:426 0, 3->0 VC 0) collected from Input[1][0]
6253    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:426 1, 3->0 VC 0) collected from Input[4][0]
6254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:426 0, 3->0 VC 0)
6254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:426 0, 3->0 VC 0)
6254    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:426 0, 3->0 VC 0)
6254    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:426 1, 3->0 VC 0)
6255    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:426 0, 3->0 VC 0) collected from Input[2][0]
6255    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:426 1, 3->0 VC 0) collected from Input[1][0]
6256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:426 0, 3->0 VC 0)
6256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:426 0, 3->0 VC 0)
6256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:426 0, 3->0 VC 0)
6256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:426 0, 3->0 VC 0)
6256    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:426 1, 3->0 VC 0)
6257    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:426 1, 3->0 VC 0) collected from Input[2][0]
6258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:426 1, 3->0 VC 0)
6258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:426 1, 3->0 VC 0)
6259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:426 1, 3->0 VC 0) dataAvailable = 0
6259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #426 in attack.
6261    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:427 0, 0->3 VC 0) collected from Input[4][0]
6262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:427 0, 0->3 VC 0)
6262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:427 0, 0->3 VC 0)
6262    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:427 0, 0->3 VC 0)
6263    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:427 1, 0->3 VC 0) collected from Input[4][0]
6263    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:427 0, 0->3 VC 0) collected from Input[3][0]
6264    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:427 1, 0->3 VC 0)
6264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:427 0, 0->3 VC 0)
6264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:427 0, 0->3 VC 0)
6264    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:427 0, 0->3 VC 0)
6265    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:427 1, 0->3 VC 0) collected from Input[3][0]
6265    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:427 0, 0->3 VC 0) collected from Input[0][0]
6266    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:427 1, 0->3 VC 0)
6266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:427 0, 0->3 VC 0)
6266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:427 0, 0->3 VC 0)
6266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:427 0, 0->3 VC 0)
6266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:427 0, 0->3 VC 0)
6267    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:427 1, 0->3 VC 0) collected from Input[0][0]
6268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:427 1, 0->3 VC 0)
6268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:427 1, 0->3 VC 0)
6269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:427 1, 0->3 VC 0) dataAvailable = 0
6269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #427 in attack.
6271    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:428 0, 3->0 VC 0) collected from Input[4][0]
6272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:428 0, 3->0 VC 0)
6272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:428 0, 3->0 VC 0)
6272    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:428 0, 3->0 VC 0)
6273    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:428 0, 3->0 VC 0) collected from Input[1][0]
6273    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:428 1, 3->0 VC 0) collected from Input[4][0]
6274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:428 0, 3->0 VC 0)
6274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:428 0, 3->0 VC 0)
6274    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:428 0, 3->0 VC 0)
6274    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:428 1, 3->0 VC 0)
6275    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:428 0, 3->0 VC 0) collected from Input[2][0]
6275    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:428 1, 3->0 VC 0) collected from Input[1][0]
6276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:428 0, 3->0 VC 0)
6276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:428 0, 3->0 VC 0)
6276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:428 0, 3->0 VC 0)
6276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:428 0, 3->0 VC 0)
6276    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:428 1, 3->0 VC 0)
6277    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:428 1, 3->0 VC 0) collected from Input[2][0]
6278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:428 1, 3->0 VC 0)
6278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:428 1, 3->0 VC 0)
6279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:428 1, 3->0 VC 0) dataAvailable = 0
6279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #428 in attack.
6281    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:429 0, 0->3 VC 0) collected from Input[4][0]
6282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:429 0, 0->3 VC 0)
6282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:429 0, 0->3 VC 0)
6282    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:429 0, 0->3 VC 0)
6283    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:429 1, 0->3 VC 0) collected from Input[4][0]
6283    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:429 0, 0->3 VC 0) collected from Input[3][0]
6284    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:429 1, 0->3 VC 0)
6284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:429 0, 0->3 VC 0)
6284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:429 0, 0->3 VC 0)
6284    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:429 0, 0->3 VC 0)
6285    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:429 1, 0->3 VC 0) collected from Input[3][0]
6285    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:429 0, 0->3 VC 0) collected from Input[0][0]
6286    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:429 1, 0->3 VC 0)
6286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:429 0, 0->3 VC 0)
6286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:429 0, 0->3 VC 0)
6286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:429 0, 0->3 VC 0)
6286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:429 0, 0->3 VC 0)
6287    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:429 1, 0->3 VC 0) collected from Input[0][0]
6288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:429 1, 0->3 VC 0)
6288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:429 1, 0->3 VC 0)
6289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:429 1, 0->3 VC 0) dataAvailable = 0
6289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #429 in attack.
6291    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:430 0, 3->0 VC 0) collected from Input[4][0]
6292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:430 0, 3->0 VC 0)
6292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:430 0, 3->0 VC 0)
6292    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:430 0, 3->0 VC 0)
6293    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:430 0, 3->0 VC 0) collected from Input[1][0]
6293    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:430 1, 3->0 VC 0) collected from Input[4][0]
6294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:430 0, 3->0 VC 0)
6294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:430 0, 3->0 VC 0)
6294    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:430 0, 3->0 VC 0)
6294    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:430 1, 3->0 VC 0)
6295    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:430 0, 3->0 VC 0) collected from Input[2][0]
6295    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:430 1, 3->0 VC 0) collected from Input[1][0]
6296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:430 0, 3->0 VC 0)
6296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:430 0, 3->0 VC 0)
6296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:430 0, 3->0 VC 0)
6296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:430 0, 3->0 VC 0)
6296    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:430 1, 3->0 VC 0)
6297    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:430 1, 3->0 VC 0) collected from Input[2][0]
6298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:430 1, 3->0 VC 0)
6298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:430 1, 3->0 VC 0)
6299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:430 1, 3->0 VC 0) dataAvailable = 0
6299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #430 in attack.
6301    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:431 0, 0->3 VC 0) collected from Input[4][0]
6302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:431 0, 0->3 VC 0)
6302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:431 0, 0->3 VC 0)
6302    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:431 0, 0->3 VC 0)
6303    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:431 1, 0->3 VC 0) collected from Input[4][0]
6303    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:431 0, 0->3 VC 0) collected from Input[3][0]
6304    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:431 1, 0->3 VC 0)
6304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:431 0, 0->3 VC 0)
6304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:431 0, 0->3 VC 0)
6304    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:431 0, 0->3 VC 0)
6305    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:431 1, 0->3 VC 0) collected from Input[3][0]
6305    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:431 0, 0->3 VC 0) collected from Input[0][0]
6306    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:431 1, 0->3 VC 0)
6306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:431 0, 0->3 VC 0)
6306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:431 0, 0->3 VC 0)
6306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:431 0, 0->3 VC 0)
6306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:431 0, 0->3 VC 0)
6307    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:431 1, 0->3 VC 0) collected from Input[0][0]
6308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:431 1, 0->3 VC 0)
6308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:431 1, 0->3 VC 0)
6309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:431 1, 0->3 VC 0) dataAvailable = 0
6309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #431 in attack.
6311    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:432 0, 3->0 VC 0) collected from Input[4][0]
6312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:432 0, 3->0 VC 0)
6312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:432 0, 3->0 VC 0)
6312    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:432 0, 3->0 VC 0)
6313    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:432 0, 3->0 VC 0) collected from Input[1][0]
6313    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:432 1, 3->0 VC 0) collected from Input[4][0]
6314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:432 0, 3->0 VC 0)
6314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:432 0, 3->0 VC 0)
6314    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:432 0, 3->0 VC 0)
6314    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:432 1, 3->0 VC 0)
6315    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:432 0, 3->0 VC 0) collected from Input[2][0]
6315    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:432 1, 3->0 VC 0) collected from Input[1][0]
6316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:432 0, 3->0 VC 0)
6316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:432 0, 3->0 VC 0)
6316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:432 0, 3->0 VC 0)
6316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:432 0, 3->0 VC 0)
6316    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:432 1, 3->0 VC 0)
6317    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:432 1, 3->0 VC 0) collected from Input[2][0]
6318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:432 1, 3->0 VC 0)
6318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:432 1, 3->0 VC 0)
6319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:432 1, 3->0 VC 0) dataAvailable = 0
6319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #432 in attack.
6321    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:433 0, 0->3 VC 0) collected from Input[4][0]
6322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:433 0, 0->3 VC 0)
6322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:433 0, 0->3 VC 0)
6322    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:433 0, 0->3 VC 0)
6323    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:433 1, 0->3 VC 0) collected from Input[4][0]
6323    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:433 0, 0->3 VC 0) collected from Input[3][0]
6324    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:433 1, 0->3 VC 0)
6324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:433 0, 0->3 VC 0)
6324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:433 0, 0->3 VC 0)
6324    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:433 0, 0->3 VC 0)
6325    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:433 1, 0->3 VC 0) collected from Input[3][0]
6325    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:433 0, 0->3 VC 0) collected from Input[0][0]
6326    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:433 1, 0->3 VC 0)
6326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:433 0, 0->3 VC 0)
6326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:433 0, 0->3 VC 0)
6326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:433 0, 0->3 VC 0)
6326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:433 0, 0->3 VC 0)
6327    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:433 1, 0->3 VC 0) collected from Input[0][0]
6328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:433 1, 0->3 VC 0)
6328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:433 1, 0->3 VC 0)
6329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:433 1, 0->3 VC 0) dataAvailable = 0
6329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #433 in attack.
6331    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:434 0, 3->0 VC 0) collected from Input[4][0]
6332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:434 0, 3->0 VC 0)
6332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:434 0, 3->0 VC 0)
6332    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:434 0, 3->0 VC 0)
6333    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:434 0, 3->0 VC 0) collected from Input[1][0]
6333    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:434 1, 3->0 VC 0) collected from Input[4][0]
6334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:434 0, 3->0 VC 0)
6334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:434 0, 3->0 VC 0)
6334    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:434 0, 3->0 VC 0)
6334    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:434 1, 3->0 VC 0)
6335    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:434 0, 3->0 VC 0) collected from Input[2][0]
6335    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:434 1, 3->0 VC 0) collected from Input[1][0]
6336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:434 0, 3->0 VC 0)
6336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:434 0, 3->0 VC 0)
6336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:434 0, 3->0 VC 0)
6336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:434 0, 3->0 VC 0)
6336    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:434 1, 3->0 VC 0)
6337    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:434 1, 3->0 VC 0) collected from Input[2][0]
6338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:434 1, 3->0 VC 0)
6338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:434 1, 3->0 VC 0)
6339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:434 1, 3->0 VC 0) dataAvailable = 0
6339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #434 in attack.
6341    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:435 0, 0->3 VC 0) collected from Input[4][0]
6342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:435 0, 0->3 VC 0)
6342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:435 0, 0->3 VC 0)
6342    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:435 0, 0->3 VC 0)
6343    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:435 1, 0->3 VC 0) collected from Input[4][0]
6343    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:435 0, 0->3 VC 0) collected from Input[3][0]
6344    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:435 1, 0->3 VC 0)
6344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:435 0, 0->3 VC 0)
6344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:435 0, 0->3 VC 0)
6344    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:435 0, 0->3 VC 0)
6345    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:435 1, 0->3 VC 0) collected from Input[3][0]
6345    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:435 0, 0->3 VC 0) collected from Input[0][0]
6346    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:435 1, 0->3 VC 0)
6346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:435 0, 0->3 VC 0)
6346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:435 0, 0->3 VC 0)
6346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:435 0, 0->3 VC 0)
6346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:435 0, 0->3 VC 0)
6347    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:435 1, 0->3 VC 0) collected from Input[0][0]
6348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:435 1, 0->3 VC 0)
6348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:435 1, 0->3 VC 0)
6349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:435 1, 0->3 VC 0) dataAvailable = 0
6349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #435 in attack.
6351    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:436 0, 3->0 VC 0) collected from Input[4][0]
6352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:436 0, 3->0 VC 0)
6352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:436 0, 3->0 VC 0)
6352    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:436 0, 3->0 VC 0)
6353    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:436 0, 3->0 VC 0) collected from Input[1][0]
6353    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:436 1, 3->0 VC 0) collected from Input[4][0]
6354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:436 0, 3->0 VC 0)
6354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:436 0, 3->0 VC 0)
6354    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:436 0, 3->0 VC 0)
6354    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:436 1, 3->0 VC 0)
6355    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:436 0, 3->0 VC 0) collected from Input[2][0]
6355    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:436 1, 3->0 VC 0) collected from Input[1][0]
6356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:436 0, 3->0 VC 0)
6356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:436 0, 3->0 VC 0)
6356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:436 0, 3->0 VC 0)
6356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:436 0, 3->0 VC 0)
6356    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:436 1, 3->0 VC 0)
6357    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:436 1, 3->0 VC 0) collected from Input[2][0]
6358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:436 1, 3->0 VC 0)
6358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:436 1, 3->0 VC 0)
6359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:436 1, 3->0 VC 0) dataAvailable = 0
6359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #436 in attack.
6361    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:437 0, 0->3 VC 0) collected from Input[4][0]
6362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:437 0, 0->3 VC 0)
6362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:437 0, 0->3 VC 0)
6362    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:437 0, 0->3 VC 0)
6363    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:437 1, 0->3 VC 0) collected from Input[4][0]
6363    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:437 0, 0->3 VC 0) collected from Input[3][0]
6364    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:437 1, 0->3 VC 0)
6364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:437 0, 0->3 VC 0)
6364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:437 0, 0->3 VC 0)
6364    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:437 0, 0->3 VC 0)
6365    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:437 1, 0->3 VC 0) collected from Input[3][0]
6365    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:437 0, 0->3 VC 0) collected from Input[0][0]
6366    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:437 1, 0->3 VC 0)
6366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:437 0, 0->3 VC 0)
6366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:437 0, 0->3 VC 0)
6366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:437 0, 0->3 VC 0)
6366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:437 0, 0->3 VC 0)
6367    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:437 1, 0->3 VC 0) collected from Input[0][0]
6368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:437 1, 0->3 VC 0)
6368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:437 1, 0->3 VC 0)
6369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:437 1, 0->3 VC 0) dataAvailable = 0
6369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #437 in attack.
6371    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:438 0, 3->0 VC 0) collected from Input[4][0]
6372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:438 0, 3->0 VC 0)
6372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:438 0, 3->0 VC 0)
6372    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:438 0, 3->0 VC 0)
6373    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:438 0, 3->0 VC 0) collected from Input[1][0]
6373    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:438 1, 3->0 VC 0) collected from Input[4][0]
6374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:438 0, 3->0 VC 0)
6374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:438 0, 3->0 VC 0)
6374    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:438 0, 3->0 VC 0)
6374    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:438 1, 3->0 VC 0)
6375    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:438 0, 3->0 VC 0) collected from Input[2][0]
6375    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:438 1, 3->0 VC 0) collected from Input[1][0]
6376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:438 0, 3->0 VC 0)
6376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:438 0, 3->0 VC 0)
6376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:438 0, 3->0 VC 0)
6376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:438 0, 3->0 VC 0)
6376    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:438 1, 3->0 VC 0)
6377    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:438 1, 3->0 VC 0) collected from Input[2][0]
6378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:438 1, 3->0 VC 0)
6378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:438 1, 3->0 VC 0)
6379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:438 1, 3->0 VC 0) dataAvailable = 0
6379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #438 in attack.
6381    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:439 0, 0->3 VC 0) collected from Input[4][0]
6382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:439 0, 0->3 VC 0)
6382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:439 0, 0->3 VC 0)
6382    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:439 0, 0->3 VC 0)
6383    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:439 1, 0->3 VC 0) collected from Input[4][0]
6383    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:439 0, 0->3 VC 0) collected from Input[3][0]
6384    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:439 1, 0->3 VC 0)
6384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:439 0, 0->3 VC 0)
6384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:439 0, 0->3 VC 0)
6384    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:439 0, 0->3 VC 0)
6385    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:439 1, 0->3 VC 0) collected from Input[3][0]
6385    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:439 0, 0->3 VC 0) collected from Input[0][0]
6386    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:439 1, 0->3 VC 0)
6386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:439 0, 0->3 VC 0)
6386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:439 0, 0->3 VC 0)
6386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:439 0, 0->3 VC 0)
6386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:439 0, 0->3 VC 0)
6387    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:439 1, 0->3 VC 0) collected from Input[0][0]
6388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:439 1, 0->3 VC 0)
6388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:439 1, 0->3 VC 0)
6389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:439 1, 0->3 VC 0) dataAvailable = 0
6389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #439 in attack.
6391    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:440 0, 3->0 VC 0) collected from Input[4][0]
6392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:440 0, 3->0 VC 0)
6392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:440 0, 3->0 VC 0)
6392    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:440 0, 3->0 VC 0)
6393    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:440 0, 3->0 VC 0) collected from Input[1][0]
6393    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:440 1, 3->0 VC 0) collected from Input[4][0]
6394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:440 0, 3->0 VC 0)
6394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:440 0, 3->0 VC 0)
6394    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:440 0, 3->0 VC 0)
6394    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:440 1, 3->0 VC 0)
6395    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:440 0, 3->0 VC 0) collected from Input[2][0]
6395    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:440 1, 3->0 VC 0) collected from Input[1][0]
6396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:440 0, 3->0 VC 0)
6396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:440 0, 3->0 VC 0)
6396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:440 0, 3->0 VC 0)
6396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:440 0, 3->0 VC 0)
6396    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:440 1, 3->0 VC 0)
6397    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:440 1, 3->0 VC 0) collected from Input[2][0]
6398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:440 1, 3->0 VC 0)
6398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:440 1, 3->0 VC 0)
6399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:440 1, 3->0 VC 0) dataAvailable = 0
6399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #440 in attack.
6401    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:441 0, 0->3 VC 0) collected from Input[4][0]
6402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:441 0, 0->3 VC 0)
6402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:441 0, 0->3 VC 0)
6402    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:441 0, 0->3 VC 0)
6403    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:441 1, 0->3 VC 0) collected from Input[4][0]
6403    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:441 0, 0->3 VC 0) collected from Input[3][0]
6404    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:441 1, 0->3 VC 0)
6404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:441 0, 0->3 VC 0)
6404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:441 0, 0->3 VC 0)
6404    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:441 0, 0->3 VC 0)
6405    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:441 1, 0->3 VC 0) collected from Input[3][0]
6405    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:441 0, 0->3 VC 0) collected from Input[0][0]
6406    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:441 1, 0->3 VC 0)
6406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:441 0, 0->3 VC 0)
6406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:441 0, 0->3 VC 0)
6406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:441 0, 0->3 VC 0)
6406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:441 0, 0->3 VC 0)
6407    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:441 1, 0->3 VC 0) collected from Input[0][0]
6408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:441 1, 0->3 VC 0)
6408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:441 1, 0->3 VC 0)
6409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:441 1, 0->3 VC 0) dataAvailable = 0
6409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #441 in attack.
6411    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:442 0, 3->0 VC 0) collected from Input[4][0]
6412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:442 0, 3->0 VC 0)
6412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:442 0, 3->0 VC 0)
6412    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:442 0, 3->0 VC 0)
6413    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:442 0, 3->0 VC 0) collected from Input[1][0]
6413    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:442 1, 3->0 VC 0) collected from Input[4][0]
6414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:442 0, 3->0 VC 0)
6414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:442 0, 3->0 VC 0)
6414    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:442 0, 3->0 VC 0)
6414    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:442 1, 3->0 VC 0)
6415    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:442 0, 3->0 VC 0) collected from Input[2][0]
6415    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:442 1, 3->0 VC 0) collected from Input[1][0]
6416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:442 0, 3->0 VC 0)
6416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:442 0, 3->0 VC 0)
6416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:442 0, 3->0 VC 0)
6416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:442 0, 3->0 VC 0)
6416    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:442 1, 3->0 VC 0)
6417    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:442 1, 3->0 VC 0) collected from Input[2][0]
6418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:442 1, 3->0 VC 0)
6418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:442 1, 3->0 VC 0)
6419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:442 1, 3->0 VC 0) dataAvailable = 0
6419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #442 in attack.
6421    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:443 0, 0->3 VC 0) collected from Input[4][0]
6422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:443 0, 0->3 VC 0)
6422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:443 0, 0->3 VC 0)
6422    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:443 0, 0->3 VC 0)
6423    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:443 1, 0->3 VC 0) collected from Input[4][0]
6423    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:443 0, 0->3 VC 0) collected from Input[3][0]
6424    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:443 1, 0->3 VC 0)
6424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:443 0, 0->3 VC 0)
6424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:443 0, 0->3 VC 0)
6424    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:443 0, 0->3 VC 0)
6425    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:443 1, 0->3 VC 0) collected from Input[3][0]
6425    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:443 0, 0->3 VC 0) collected from Input[0][0]
6426    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:443 1, 0->3 VC 0)
6426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:443 0, 0->3 VC 0)
6426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:443 0, 0->3 VC 0)
6426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:443 0, 0->3 VC 0)
6426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:443 0, 0->3 VC 0)
6427    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:443 1, 0->3 VC 0) collected from Input[0][0]
6428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:443 1, 0->3 VC 0)
6428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:443 1, 0->3 VC 0)
6429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:443 1, 0->3 VC 0) dataAvailable = 0
6429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #443 in attack.
6431    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:444 0, 3->0 VC 0) collected from Input[4][0]
6432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:444 0, 3->0 VC 0)
6432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:444 0, 3->0 VC 0)
6432    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:444 0, 3->0 VC 0)
6433    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:444 0, 3->0 VC 0) collected from Input[1][0]
6433    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:444 1, 3->0 VC 0) collected from Input[4][0]
6434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:444 0, 3->0 VC 0)
6434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:444 0, 3->0 VC 0)
6434    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:444 0, 3->0 VC 0)
6434    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:444 1, 3->0 VC 0)
6435    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:444 0, 3->0 VC 0) collected from Input[2][0]
6435    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:444 1, 3->0 VC 0) collected from Input[1][0]
6436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:444 0, 3->0 VC 0)
6436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:444 0, 3->0 VC 0)
6436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:444 0, 3->0 VC 0)
6436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:444 0, 3->0 VC 0)
6436    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:444 1, 3->0 VC 0)
6437    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:444 1, 3->0 VC 0) collected from Input[2][0]
6438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:444 1, 3->0 VC 0)
6438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:444 1, 3->0 VC 0)
6439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:444 1, 3->0 VC 0) dataAvailable = 0
6439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #444 in attack.
6441    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:445 0, 0->3 VC 0) collected from Input[4][0]
6442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:445 0, 0->3 VC 0)
6442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:445 0, 0->3 VC 0)
6442    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:445 0, 0->3 VC 0)
6443    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:445 1, 0->3 VC 0) collected from Input[4][0]
6443    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:445 0, 0->3 VC 0) collected from Input[3][0]
6444    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:445 1, 0->3 VC 0)
6444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:445 0, 0->3 VC 0)
6444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:445 0, 0->3 VC 0)
6444    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:445 0, 0->3 VC 0)
6445    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:445 1, 0->3 VC 0) collected from Input[3][0]
6445    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:445 0, 0->3 VC 0) collected from Input[0][0]
6446    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:445 1, 0->3 VC 0)
6446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:445 0, 0->3 VC 0)
6446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:445 0, 0->3 VC 0)
6446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:445 0, 0->3 VC 0)
6446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:445 0, 0->3 VC 0)
6447    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:445 1, 0->3 VC 0) collected from Input[0][0]
6448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:445 1, 0->3 VC 0)
6448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:445 1, 0->3 VC 0)
6449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:445 1, 0->3 VC 0) dataAvailable = 0
6449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #445 in attack.
6451    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:446 0, 3->0 VC 0) collected from Input[4][0]
6452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:446 0, 3->0 VC 0)
6452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:446 0, 3->0 VC 0)
6452    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:446 0, 3->0 VC 0)
6453    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:446 0, 3->0 VC 0) collected from Input[1][0]
6453    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:446 1, 3->0 VC 0) collected from Input[4][0]
6454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:446 0, 3->0 VC 0)
6454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:446 0, 3->0 VC 0)
6454    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:446 0, 3->0 VC 0)
6454    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:446 1, 3->0 VC 0)
6455    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:446 0, 3->0 VC 0) collected from Input[2][0]
6455    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:446 1, 3->0 VC 0) collected from Input[1][0]
6456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:446 0, 3->0 VC 0)
6456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:446 0, 3->0 VC 0)
6456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:446 0, 3->0 VC 0)
6456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:446 0, 3->0 VC 0)
6456    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:446 1, 3->0 VC 0)
6457    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:446 1, 3->0 VC 0) collected from Input[2][0]
6458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:446 1, 3->0 VC 0)
6458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:446 1, 3->0 VC 0)
6459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:446 1, 3->0 VC 0) dataAvailable = 0
6459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #446 in attack.
6461    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:447 0, 0->3 VC 0) collected from Input[4][0]
6462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:447 0, 0->3 VC 0)
6462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:447 0, 0->3 VC 0)
6462    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:447 0, 0->3 VC 0)
6463    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:447 1, 0->3 VC 0) collected from Input[4][0]
6463    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:447 0, 0->3 VC 0) collected from Input[3][0]
6464    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:447 1, 0->3 VC 0)
6464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:447 0, 0->3 VC 0)
6464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:447 0, 0->3 VC 0)
6464    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:447 0, 0->3 VC 0)
6465    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:447 1, 0->3 VC 0) collected from Input[3][0]
6465    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:447 0, 0->3 VC 0) collected from Input[0][0]
6466    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:447 1, 0->3 VC 0)
6466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:447 0, 0->3 VC 0)
6466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:447 0, 0->3 VC 0)
6466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:447 0, 0->3 VC 0)
6466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:447 0, 0->3 VC 0)
6467    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:447 1, 0->3 VC 0) collected from Input[0][0]
6468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:447 1, 0->3 VC 0)
6468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:447 1, 0->3 VC 0)
6469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:447 1, 0->3 VC 0) dataAvailable = 0
6469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #447 in attack.
6471    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:448 0, 3->0 VC 0) collected from Input[4][0]
6472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:448 0, 3->0 VC 0)
6472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:448 0, 3->0 VC 0)
6472    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:448 0, 3->0 VC 0)
6473    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:448 0, 3->0 VC 0) collected from Input[1][0]
6473    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:448 1, 3->0 VC 0) collected from Input[4][0]
6474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:448 0, 3->0 VC 0)
6474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:448 0, 3->0 VC 0)
6474    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:448 0, 3->0 VC 0)
6474    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:448 1, 3->0 VC 0)
6475    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:448 0, 3->0 VC 0) collected from Input[2][0]
6475    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:448 1, 3->0 VC 0) collected from Input[1][0]
6476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:448 0, 3->0 VC 0)
6476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:448 0, 3->0 VC 0)
6476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:448 0, 3->0 VC 0)
6476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:448 0, 3->0 VC 0)
6476    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:448 1, 3->0 VC 0)
6477    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:448 1, 3->0 VC 0) collected from Input[2][0]
6478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:448 1, 3->0 VC 0)
6478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:448 1, 3->0 VC 0)
6479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:448 1, 3->0 VC 0) dataAvailable = 0
6479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #448 in attack.
6481    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:449 0, 0->3 VC 0) collected from Input[4][0]
6482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:449 0, 0->3 VC 0)
6482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:449 0, 0->3 VC 0)
6482    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:449 0, 0->3 VC 0)
6483    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:449 1, 0->3 VC 0) collected from Input[4][0]
6483    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:449 0, 0->3 VC 0) collected from Input[3][0]
6484    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:449 1, 0->3 VC 0)
6484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:449 0, 0->3 VC 0)
6484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:449 0, 0->3 VC 0)
6484    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:449 0, 0->3 VC 0)
6485    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:449 1, 0->3 VC 0) collected from Input[3][0]
6485    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:449 0, 0->3 VC 0) collected from Input[0][0]
6486    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:449 1, 0->3 VC 0)
6486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:449 0, 0->3 VC 0)
6486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:449 0, 0->3 VC 0)
6486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:449 0, 0->3 VC 0)
6486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:449 0, 0->3 VC 0)
6487    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:449 1, 0->3 VC 0) collected from Input[0][0]
6488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:449 1, 0->3 VC 0)
6488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:449 1, 0->3 VC 0)
6489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:449 1, 0->3 VC 0) dataAvailable = 0
6489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #449 in attack.
6491    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:450 0, 3->0 VC 0) collected from Input[4][0]
6492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:450 0, 3->0 VC 0)
6492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:450 0, 3->0 VC 0)
6492    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:450 0, 3->0 VC 0)
6493    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:450 0, 3->0 VC 0) collected from Input[1][0]
6493    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:450 1, 3->0 VC 0) collected from Input[4][0]
6494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:450 0, 3->0 VC 0)
6494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:450 0, 3->0 VC 0)
6494    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:450 0, 3->0 VC 0)
6494    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:450 1, 3->0 VC 0)
6495    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:450 0, 3->0 VC 0) collected from Input[2][0]
6495    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:450 1, 3->0 VC 0) collected from Input[1][0]
6496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:450 0, 3->0 VC 0)
6496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:450 0, 3->0 VC 0)
6496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:450 0, 3->0 VC 0)
6496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:450 0, 3->0 VC 0)
6496    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:450 1, 3->0 VC 0)
6497    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:450 1, 3->0 VC 0) collected from Input[2][0]
6498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:450 1, 3->0 VC 0)
6498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:450 1, 3->0 VC 0)
6499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:450 1, 3->0 VC 0) dataAvailable = 0
6499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #450 in attack.
6501    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:451 0, 0->3 VC 0) collected from Input[4][0]
6502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:451 0, 0->3 VC 0)
6502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:451 0, 0->3 VC 0)
6502    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:451 0, 0->3 VC 0)
6503    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:451 1, 0->3 VC 0) collected from Input[4][0]
6503    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:451 0, 0->3 VC 0) collected from Input[3][0]
6504    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:451 1, 0->3 VC 0)
6504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:451 0, 0->3 VC 0)
6504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:451 0, 0->3 VC 0)
6504    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:451 0, 0->3 VC 0)
6505    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:451 1, 0->3 VC 0) collected from Input[3][0]
6505    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:451 0, 0->3 VC 0) collected from Input[0][0]
6506    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:451 1, 0->3 VC 0)
6506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:451 0, 0->3 VC 0)
6506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:451 0, 0->3 VC 0)
6506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:451 0, 0->3 VC 0)
6506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:451 0, 0->3 VC 0)
6507    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:451 1, 0->3 VC 0) collected from Input[0][0]
6508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:451 1, 0->3 VC 0)
6508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:451 1, 0->3 VC 0)
6509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:451 1, 0->3 VC 0) dataAvailable = 0
6509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #451 in attack.
6511    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:452 0, 3->0 VC 0) collected from Input[4][0]
6512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:452 0, 3->0 VC 0)
6512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:452 0, 3->0 VC 0)
6512    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:452 0, 3->0 VC 0)
6513    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:452 0, 3->0 VC 0) collected from Input[1][0]
6513    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:452 1, 3->0 VC 0) collected from Input[4][0]
6514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:452 0, 3->0 VC 0)
6514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:452 0, 3->0 VC 0)
6514    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:452 0, 3->0 VC 0)
6514    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:452 1, 3->0 VC 0)
6515    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:452 0, 3->0 VC 0) collected from Input[2][0]
6515    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:452 1, 3->0 VC 0) collected from Input[1][0]
6516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:452 0, 3->0 VC 0)
6516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:452 0, 3->0 VC 0)
6516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:452 0, 3->0 VC 0)
6516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:452 0, 3->0 VC 0)
6516    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:452 1, 3->0 VC 0)
6517    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:452 1, 3->0 VC 0) collected from Input[2][0]
6518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:452 1, 3->0 VC 0)
6518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:452 1, 3->0 VC 0)
6519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:452 1, 3->0 VC 0) dataAvailable = 0
6519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #452 in attack.
6521    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:453 0, 0->3 VC 0) collected from Input[4][0]
6522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:453 0, 0->3 VC 0)
6522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:453 0, 0->3 VC 0)
6522    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:453 0, 0->3 VC 0)
6523    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:453 1, 0->3 VC 0) collected from Input[4][0]
6523    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:453 0, 0->3 VC 0) collected from Input[3][0]
6524    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:453 1, 0->3 VC 0)
6524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:453 0, 0->3 VC 0)
6524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:453 0, 0->3 VC 0)
6524    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:453 0, 0->3 VC 0)
6525    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:453 1, 0->3 VC 0) collected from Input[3][0]
6525    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:453 0, 0->3 VC 0) collected from Input[0][0]
6526    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:453 1, 0->3 VC 0)
6526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:453 0, 0->3 VC 0)
6526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:453 0, 0->3 VC 0)
6526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:453 0, 0->3 VC 0)
6526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:453 0, 0->3 VC 0)
6527    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:453 1, 0->3 VC 0) collected from Input[0][0]
6528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:453 1, 0->3 VC 0)
6528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:453 1, 0->3 VC 0)
6529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:453 1, 0->3 VC 0) dataAvailable = 0
6529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #453 in attack.
6531    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:454 0, 3->0 VC 0) collected from Input[4][0]
6532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:454 0, 3->0 VC 0)
6532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:454 0, 3->0 VC 0)
6532    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:454 0, 3->0 VC 0)
6533    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:454 0, 3->0 VC 0) collected from Input[1][0]
6533    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:454 1, 3->0 VC 0) collected from Input[4][0]
6534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:454 0, 3->0 VC 0)
6534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:454 0, 3->0 VC 0)
6534    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:454 0, 3->0 VC 0)
6534    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:454 1, 3->0 VC 0)
6535    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:454 0, 3->0 VC 0) collected from Input[2][0]
6535    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:454 1, 3->0 VC 0) collected from Input[1][0]
6536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:454 0, 3->0 VC 0)
6536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:454 0, 3->0 VC 0)
6536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:454 0, 3->0 VC 0)
6536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:454 0, 3->0 VC 0)
6536    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:454 1, 3->0 VC 0)
6537    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:454 1, 3->0 VC 0) collected from Input[2][0]
6538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:454 1, 3->0 VC 0)
6538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:454 1, 3->0 VC 0)
6539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:454 1, 3->0 VC 0) dataAvailable = 0
6539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #454 in attack.
6541    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:455 0, 0->3 VC 0) collected from Input[4][0]
6542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:455 0, 0->3 VC 0)
6542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:455 0, 0->3 VC 0)
6542    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:455 0, 0->3 VC 0)
6543    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:455 1, 0->3 VC 0) collected from Input[4][0]
6543    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:455 0, 0->3 VC 0) collected from Input[3][0]
6544    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:455 1, 0->3 VC 0)
6544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:455 0, 0->3 VC 0)
6544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:455 0, 0->3 VC 0)
6544    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:455 0, 0->3 VC 0)
6545    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:455 1, 0->3 VC 0) collected from Input[3][0]
6545    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:455 0, 0->3 VC 0) collected from Input[0][0]
6546    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:455 1, 0->3 VC 0)
6546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:455 0, 0->3 VC 0)
6546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:455 0, 0->3 VC 0)
6546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:455 0, 0->3 VC 0)
6546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:455 0, 0->3 VC 0)
6547    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:455 1, 0->3 VC 0) collected from Input[0][0]
6548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:455 1, 0->3 VC 0)
6548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:455 1, 0->3 VC 0)
6549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:455 1, 0->3 VC 0) dataAvailable = 0
6549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #455 in attack.
6551    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:456 0, 3->0 VC 0) collected from Input[4][0]
6552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:456 0, 3->0 VC 0)
6552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:456 0, 3->0 VC 0)
6552    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:456 0, 3->0 VC 0)
6553    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:456 0, 3->0 VC 0) collected from Input[1][0]
6553    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:456 1, 3->0 VC 0) collected from Input[4][0]
6554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:456 0, 3->0 VC 0)
6554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:456 0, 3->0 VC 0)
6554    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:456 0, 3->0 VC 0)
6554    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:456 1, 3->0 VC 0)
6555    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:456 0, 3->0 VC 0) collected from Input[2][0]
6555    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:456 1, 3->0 VC 0) collected from Input[1][0]
6556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:456 0, 3->0 VC 0)
6556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:456 0, 3->0 VC 0)
6556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:456 0, 3->0 VC 0)
6556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:456 0, 3->0 VC 0)
6556    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:456 1, 3->0 VC 0)
6557    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:456 1, 3->0 VC 0) collected from Input[2][0]
6558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:456 1, 3->0 VC 0)
6558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:456 1, 3->0 VC 0)
6559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:456 1, 3->0 VC 0) dataAvailable = 0
6559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #456 in attack.
6561    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:457 0, 0->3 VC 0) collected from Input[4][0]
6562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:457 0, 0->3 VC 0)
6562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:457 0, 0->3 VC 0)
6562    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:457 0, 0->3 VC 0)
6563    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:457 1, 0->3 VC 0) collected from Input[4][0]
6563    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:457 0, 0->3 VC 0) collected from Input[3][0]
6564    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:457 1, 0->3 VC 0)
6564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:457 0, 0->3 VC 0)
6564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:457 0, 0->3 VC 0)
6564    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:457 0, 0->3 VC 0)
6565    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:457 1, 0->3 VC 0) collected from Input[3][0]
6565    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:457 0, 0->3 VC 0) collected from Input[0][0]
6566    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:457 1, 0->3 VC 0)
6566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:457 0, 0->3 VC 0)
6566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:457 0, 0->3 VC 0)
6566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:457 0, 0->3 VC 0)
6566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:457 0, 0->3 VC 0)
6567    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:457 1, 0->3 VC 0) collected from Input[0][0]
6568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:457 1, 0->3 VC 0)
6568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:457 1, 0->3 VC 0)
6569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:457 1, 0->3 VC 0) dataAvailable = 0
6569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #457 in attack.
6571    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:458 0, 3->0 VC 0) collected from Input[4][0]
6572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:458 0, 3->0 VC 0)
6572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:458 0, 3->0 VC 0)
6572    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:458 0, 3->0 VC 0)
6573    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:458 0, 3->0 VC 0) collected from Input[1][0]
6573    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:458 1, 3->0 VC 0) collected from Input[4][0]
6574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:458 0, 3->0 VC 0)
6574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:458 0, 3->0 VC 0)
6574    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:458 0, 3->0 VC 0)
6574    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:458 1, 3->0 VC 0)
6575    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:458 0, 3->0 VC 0) collected from Input[2][0]
6575    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:458 1, 3->0 VC 0) collected from Input[1][0]
6576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:458 0, 3->0 VC 0)
6576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:458 0, 3->0 VC 0)
6576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:458 0, 3->0 VC 0)
6576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:458 0, 3->0 VC 0)
6576    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:458 1, 3->0 VC 0)
6577    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:458 1, 3->0 VC 0) collected from Input[2][0]
6578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:458 1, 3->0 VC 0)
6578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:458 1, 3->0 VC 0)
6579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:458 1, 3->0 VC 0) dataAvailable = 0
6579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #458 in attack.
6581    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:459 0, 0->3 VC 0) collected from Input[4][0]
6582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:459 0, 0->3 VC 0)
6582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:459 0, 0->3 VC 0)
6582    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:459 0, 0->3 VC 0)
6583    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:459 1, 0->3 VC 0) collected from Input[4][0]
6583    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:459 0, 0->3 VC 0) collected from Input[3][0]
6584    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:459 1, 0->3 VC 0)
6584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:459 0, 0->3 VC 0)
6584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:459 0, 0->3 VC 0)
6584    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:459 0, 0->3 VC 0)
6585    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:459 1, 0->3 VC 0) collected from Input[3][0]
6585    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:459 0, 0->3 VC 0) collected from Input[0][0]
6586    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:459 1, 0->3 VC 0)
6586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:459 0, 0->3 VC 0)
6586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:459 0, 0->3 VC 0)
6586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:459 0, 0->3 VC 0)
6586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:459 0, 0->3 VC 0)
6587    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:459 1, 0->3 VC 0) collected from Input[0][0]
6588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:459 1, 0->3 VC 0)
6588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:459 1, 0->3 VC 0)
6589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:459 1, 0->3 VC 0) dataAvailable = 0
6589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #459 in attack.
6591    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:460 0, 3->0 VC 0) collected from Input[4][0]
6592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:460 0, 3->0 VC 0)
6592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:460 0, 3->0 VC 0)
6592    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:460 0, 3->0 VC 0)
6593    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:460 0, 3->0 VC 0) collected from Input[1][0]
6593    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:460 1, 3->0 VC 0) collected from Input[4][0]
6594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:460 0, 3->0 VC 0)
6594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:460 0, 3->0 VC 0)
6594    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:460 0, 3->0 VC 0)
6594    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:460 1, 3->0 VC 0)
6595    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:460 0, 3->0 VC 0) collected from Input[2][0]
6595    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:460 1, 3->0 VC 0) collected from Input[1][0]
6596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:460 0, 3->0 VC 0)
6596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:460 0, 3->0 VC 0)
6596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:460 0, 3->0 VC 0)
6596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:460 0, 3->0 VC 0)
6596    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:460 1, 3->0 VC 0)
6597    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:460 1, 3->0 VC 0) collected from Input[2][0]
6598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:460 1, 3->0 VC 0)
6598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:460 1, 3->0 VC 0)
6599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:460 1, 3->0 VC 0) dataAvailable = 0
6599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #460 in attack.
6601    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:461 0, 0->3 VC 0) collected from Input[4][0]
6602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:461 0, 0->3 VC 0)
6602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:461 0, 0->3 VC 0)
6602    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:461 0, 0->3 VC 0)
6603    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:461 1, 0->3 VC 0) collected from Input[4][0]
6603    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:461 0, 0->3 VC 0) collected from Input[3][0]
6604    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:461 1, 0->3 VC 0)
6604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:461 0, 0->3 VC 0)
6604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:461 0, 0->3 VC 0)
6604    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:461 0, 0->3 VC 0)
6605    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:461 1, 0->3 VC 0) collected from Input[3][0]
6605    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:461 0, 0->3 VC 0) collected from Input[0][0]
6606    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:461 1, 0->3 VC 0)
6606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:461 0, 0->3 VC 0)
6606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:461 0, 0->3 VC 0)
6606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:461 0, 0->3 VC 0)
6606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:461 0, 0->3 VC 0)
6607    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:461 1, 0->3 VC 0) collected from Input[0][0]
6608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:461 1, 0->3 VC 0)
6608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:461 1, 0->3 VC 0)
6609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:461 1, 0->3 VC 0) dataAvailable = 0
6609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #461 in attack.
6611    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:462 0, 3->0 VC 0) collected from Input[4][0]
6612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:462 0, 3->0 VC 0)
6612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:462 0, 3->0 VC 0)
6612    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:462 0, 3->0 VC 0)
6613    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:462 0, 3->0 VC 0) collected from Input[1][0]
6613    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:462 1, 3->0 VC 0) collected from Input[4][0]
6614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:462 0, 3->0 VC 0)
6614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:462 0, 3->0 VC 0)
6614    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:462 0, 3->0 VC 0)
6614    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:462 1, 3->0 VC 0)
6615    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:462 0, 3->0 VC 0) collected from Input[2][0]
6615    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:462 1, 3->0 VC 0) collected from Input[1][0]
6616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:462 0, 3->0 VC 0)
6616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:462 0, 3->0 VC 0)
6616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:462 0, 3->0 VC 0)
6616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:462 0, 3->0 VC 0)
6616    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:462 1, 3->0 VC 0)
6617    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:462 1, 3->0 VC 0) collected from Input[2][0]
6618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:462 1, 3->0 VC 0)
6618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:462 1, 3->0 VC 0)
6619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:462 1, 3->0 VC 0) dataAvailable = 0
6619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #462 in attack.
6621    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:463 0, 0->3 VC 0) collected from Input[4][0]
6622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:463 0, 0->3 VC 0)
6622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:463 0, 0->3 VC 0)
6622    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:463 0, 0->3 VC 0)
6623    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:463 1, 0->3 VC 0) collected from Input[4][0]
6623    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:463 0, 0->3 VC 0) collected from Input[3][0]
6624    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:463 1, 0->3 VC 0)
6624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:463 0, 0->3 VC 0)
6624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:463 0, 0->3 VC 0)
6624    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:463 0, 0->3 VC 0)
6625    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:463 1, 0->3 VC 0) collected from Input[3][0]
6625    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:463 0, 0->3 VC 0) collected from Input[0][0]
6626    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:463 1, 0->3 VC 0)
6626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:463 0, 0->3 VC 0)
6626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:463 0, 0->3 VC 0)
6626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:463 0, 0->3 VC 0)
6626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:463 0, 0->3 VC 0)
6627    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:463 1, 0->3 VC 0) collected from Input[0][0]
6628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:463 1, 0->3 VC 0)
6628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:463 1, 0->3 VC 0)
6629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:463 1, 0->3 VC 0) dataAvailable = 0
6629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #463 in attack.
6631    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:464 0, 3->0 VC 0) collected from Input[4][0]
6632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:464 0, 3->0 VC 0)
6632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:464 0, 3->0 VC 0)
6632    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:464 0, 3->0 VC 0)
6633    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:464 0, 3->0 VC 0) collected from Input[1][0]
6633    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:464 1, 3->0 VC 0) collected from Input[4][0]
6634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:464 0, 3->0 VC 0)
6634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:464 0, 3->0 VC 0)
6634    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:464 0, 3->0 VC 0)
6634    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:464 1, 3->0 VC 0)
6635    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:464 0, 3->0 VC 0) collected from Input[2][0]
6635    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:464 1, 3->0 VC 0) collected from Input[1][0]
6636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:464 0, 3->0 VC 0)
6636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:464 0, 3->0 VC 0)
6636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:464 0, 3->0 VC 0)
6636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:464 0, 3->0 VC 0)
6636    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:464 1, 3->0 VC 0)
6637    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:464 1, 3->0 VC 0) collected from Input[2][0]
6638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:464 1, 3->0 VC 0)
6638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:464 1, 3->0 VC 0)
6639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:464 1, 3->0 VC 0) dataAvailable = 0
6639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #464 in attack.
6641    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:465 0, 0->3 VC 0) collected from Input[4][0]
6642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:465 0, 0->3 VC 0)
6642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:465 0, 0->3 VC 0)
6642    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:465 0, 0->3 VC 0)
6643    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:465 1, 0->3 VC 0) collected from Input[4][0]
6643    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:465 0, 0->3 VC 0) collected from Input[3][0]
6644    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:465 1, 0->3 VC 0)
6644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:465 0, 0->3 VC 0)
6644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:465 0, 0->3 VC 0)
6644    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:465 0, 0->3 VC 0)
6645    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:465 1, 0->3 VC 0) collected from Input[3][0]
6645    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:465 0, 0->3 VC 0) collected from Input[0][0]
6646    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:465 1, 0->3 VC 0)
6646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:465 0, 0->3 VC 0)
6646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:465 0, 0->3 VC 0)
6646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:465 0, 0->3 VC 0)
6646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:465 0, 0->3 VC 0)
6647    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:465 1, 0->3 VC 0) collected from Input[0][0]
6648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:465 1, 0->3 VC 0)
6648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:465 1, 0->3 VC 0)
6649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:465 1, 0->3 VC 0) dataAvailable = 0
6649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #465 in attack.
6651    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:466 0, 3->0 VC 0) collected from Input[4][0]
6652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:466 0, 3->0 VC 0)
6652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:466 0, 3->0 VC 0)
6652    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:466 0, 3->0 VC 0)
6653    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:466 0, 3->0 VC 0) collected from Input[1][0]
6653    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:466 1, 3->0 VC 0) collected from Input[4][0]
6654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:466 0, 3->0 VC 0)
6654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:466 0, 3->0 VC 0)
6654    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:466 0, 3->0 VC 0)
6654    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:466 1, 3->0 VC 0)
6655    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:466 0, 3->0 VC 0) collected from Input[2][0]
6655    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:466 1, 3->0 VC 0) collected from Input[1][0]
6656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:466 0, 3->0 VC 0)
6656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:466 0, 3->0 VC 0)
6656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:466 0, 3->0 VC 0)
6656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:466 0, 3->0 VC 0)
6656    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:466 1, 3->0 VC 0)
6657    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:466 1, 3->0 VC 0) collected from Input[2][0]
6658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:466 1, 3->0 VC 0)
6658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:466 1, 3->0 VC 0)
6659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:466 1, 3->0 VC 0) dataAvailable = 0
6659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #466 in attack.
6661    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:467 0, 0->3 VC 0) collected from Input[4][0]
6662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:467 0, 0->3 VC 0)
6662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:467 0, 0->3 VC 0)
6662    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:467 0, 0->3 VC 0)
6663    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:467 1, 0->3 VC 0) collected from Input[4][0]
6663    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:467 0, 0->3 VC 0) collected from Input[3][0]
6664    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:467 1, 0->3 VC 0)
6664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:467 0, 0->3 VC 0)
6664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:467 0, 0->3 VC 0)
6664    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:467 0, 0->3 VC 0)
6665    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:467 1, 0->3 VC 0) collected from Input[3][0]
6665    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:467 0, 0->3 VC 0) collected from Input[0][0]
6666    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:467 1, 0->3 VC 0)
6666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:467 0, 0->3 VC 0)
6666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:467 0, 0->3 VC 0)
6666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:467 0, 0->3 VC 0)
6666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:467 0, 0->3 VC 0)
6667    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:467 1, 0->3 VC 0) collected from Input[0][0]
6668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:467 1, 0->3 VC 0)
6668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:467 1, 0->3 VC 0)
6669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:467 1, 0->3 VC 0) dataAvailable = 0
6669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #467 in attack.
6671    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:468 0, 3->0 VC 0) collected from Input[4][0]
6672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:468 0, 3->0 VC 0)
6672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:468 0, 3->0 VC 0)
6672    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:468 0, 3->0 VC 0)
6673    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:468 0, 3->0 VC 0) collected from Input[1][0]
6673    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:468 1, 3->0 VC 0) collected from Input[4][0]
6674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:468 0, 3->0 VC 0)
6674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:468 0, 3->0 VC 0)
6674    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:468 0, 3->0 VC 0)
6674    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:468 1, 3->0 VC 0)
6675    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:468 0, 3->0 VC 0) collected from Input[2][0]
6675    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:468 1, 3->0 VC 0) collected from Input[1][0]
6676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:468 0, 3->0 VC 0)
6676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:468 0, 3->0 VC 0)
6676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:468 0, 3->0 VC 0)
6676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:468 0, 3->0 VC 0)
6676    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:468 1, 3->0 VC 0)
6677    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:468 1, 3->0 VC 0) collected from Input[2][0]
6678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:468 1, 3->0 VC 0)
6678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:468 1, 3->0 VC 0)
6679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:468 1, 3->0 VC 0) dataAvailable = 0
6679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #468 in attack.
6681    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:469 0, 0->3 VC 0) collected from Input[4][0]
6682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:469 0, 0->3 VC 0)
6682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:469 0, 0->3 VC 0)
6682    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:469 0, 0->3 VC 0)
6683    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:469 1, 0->3 VC 0) collected from Input[4][0]
6683    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:469 0, 0->3 VC 0) collected from Input[3][0]
6684    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:469 1, 0->3 VC 0)
6684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:469 0, 0->3 VC 0)
6684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:469 0, 0->3 VC 0)
6684    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:469 0, 0->3 VC 0)
6685    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:469 1, 0->3 VC 0) collected from Input[3][0]
6685    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:469 0, 0->3 VC 0) collected from Input[0][0]
6686    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:469 1, 0->3 VC 0)
6686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:469 0, 0->3 VC 0)
6686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:469 0, 0->3 VC 0)
6686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:469 0, 0->3 VC 0)
6686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:469 0, 0->3 VC 0)
6687    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:469 1, 0->3 VC 0) collected from Input[0][0]
6688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:469 1, 0->3 VC 0)
6688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:469 1, 0->3 VC 0)
6689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:469 1, 0->3 VC 0) dataAvailable = 0
6689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #469 in attack.
6691    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:470 0, 3->0 VC 0) collected from Input[4][0]
6692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:470 0, 3->0 VC 0)
6692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:470 0, 3->0 VC 0)
6692    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:470 0, 3->0 VC 0)
6693    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:470 0, 3->0 VC 0) collected from Input[1][0]
6693    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:470 1, 3->0 VC 0) collected from Input[4][0]
6694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:470 0, 3->0 VC 0)
6694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:470 0, 3->0 VC 0)
6694    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:470 0, 3->0 VC 0)
6694    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:470 1, 3->0 VC 0)
6695    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:470 0, 3->0 VC 0) collected from Input[2][0]
6695    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:470 1, 3->0 VC 0) collected from Input[1][0]
6696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:470 0, 3->0 VC 0)
6696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:470 0, 3->0 VC 0)
6696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:470 0, 3->0 VC 0)
6696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:470 0, 3->0 VC 0)
6696    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:470 1, 3->0 VC 0)
6697    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:470 1, 3->0 VC 0) collected from Input[2][0]
6698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:470 1, 3->0 VC 0)
6698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:470 1, 3->0 VC 0)
6699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:470 1, 3->0 VC 0) dataAvailable = 0
6699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #470 in attack.
6701    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:471 0, 0->3 VC 0) collected from Input[4][0]
6702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:471 0, 0->3 VC 0)
6702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:471 0, 0->3 VC 0)
6702    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:471 0, 0->3 VC 0)
6703    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:471 1, 0->3 VC 0) collected from Input[4][0]
6703    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:471 0, 0->3 VC 0) collected from Input[3][0]
6704    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:471 1, 0->3 VC 0)
6704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:471 0, 0->3 VC 0)
6704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:471 0, 0->3 VC 0)
6704    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:471 0, 0->3 VC 0)
6705    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:471 1, 0->3 VC 0) collected from Input[3][0]
6705    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:471 0, 0->3 VC 0) collected from Input[0][0]
6706    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:471 1, 0->3 VC 0)
6706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:471 0, 0->3 VC 0)
6706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:471 0, 0->3 VC 0)
6706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:471 0, 0->3 VC 0)
6706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:471 0, 0->3 VC 0)
6707    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:471 1, 0->3 VC 0) collected from Input[0][0]
6708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:471 1, 0->3 VC 0)
6708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:471 1, 0->3 VC 0)
6709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:471 1, 0->3 VC 0) dataAvailable = 0
6709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #471 in attack.
6711    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:472 0, 3->0 VC 0) collected from Input[4][0]
6712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:472 0, 3->0 VC 0)
6712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:472 0, 3->0 VC 0)
6712    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:472 0, 3->0 VC 0)
6713    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:472 0, 3->0 VC 0) collected from Input[1][0]
6713    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:472 1, 3->0 VC 0) collected from Input[4][0]
6714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:472 0, 3->0 VC 0)
6714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:472 0, 3->0 VC 0)
6714    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:472 0, 3->0 VC 0)
6714    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:472 1, 3->0 VC 0)
6715    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:472 0, 3->0 VC 0) collected from Input[2][0]
6715    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:472 1, 3->0 VC 0) collected from Input[1][0]
6716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:472 0, 3->0 VC 0)
6716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:472 0, 3->0 VC 0)
6716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:472 0, 3->0 VC 0)
6716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:472 0, 3->0 VC 0)
6716    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:472 1, 3->0 VC 0)
6717    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:472 1, 3->0 VC 0) collected from Input[2][0]
6718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:472 1, 3->0 VC 0)
6718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:472 1, 3->0 VC 0)
6719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:472 1, 3->0 VC 0) dataAvailable = 0
6719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #472 in attack.
6721    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:473 0, 0->3 VC 0) collected from Input[4][0]
6722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:473 0, 0->3 VC 0)
6722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:473 0, 0->3 VC 0)
6722    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:473 0, 0->3 VC 0)
6723    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:473 1, 0->3 VC 0) collected from Input[4][0]
6723    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:473 0, 0->3 VC 0) collected from Input[3][0]
6724    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:473 1, 0->3 VC 0)
6724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:473 0, 0->3 VC 0)
6724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:473 0, 0->3 VC 0)
6724    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:473 0, 0->3 VC 0)
6725    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:473 1, 0->3 VC 0) collected from Input[3][0]
6725    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:473 0, 0->3 VC 0) collected from Input[0][0]
6726    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:473 1, 0->3 VC 0)
6726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:473 0, 0->3 VC 0)
6726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:473 0, 0->3 VC 0)
6726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:473 0, 0->3 VC 0)
6726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:473 0, 0->3 VC 0)
6727    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:473 1, 0->3 VC 0) collected from Input[0][0]
6728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:473 1, 0->3 VC 0)
6728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:473 1, 0->3 VC 0)
6729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:473 1, 0->3 VC 0) dataAvailable = 0
6729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #473 in attack.
6731    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:474 0, 3->0 VC 0) collected from Input[4][0]
6732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:474 0, 3->0 VC 0)
6732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:474 0, 3->0 VC 0)
6732    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:474 0, 3->0 VC 0)
6733    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:474 0, 3->0 VC 0) collected from Input[1][0]
6733    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:474 1, 3->0 VC 0) collected from Input[4][0]
6734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:474 0, 3->0 VC 0)
6734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:474 0, 3->0 VC 0)
6734    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:474 0, 3->0 VC 0)
6734    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:474 1, 3->0 VC 0)
6735    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:474 0, 3->0 VC 0) collected from Input[2][0]
6735    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:474 1, 3->0 VC 0) collected from Input[1][0]
6736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:474 0, 3->0 VC 0)
6736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:474 0, 3->0 VC 0)
6736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:474 0, 3->0 VC 0)
6736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:474 0, 3->0 VC 0)
6736    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:474 1, 3->0 VC 0)
6737    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:474 1, 3->0 VC 0) collected from Input[2][0]
6738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:474 1, 3->0 VC 0)
6738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:474 1, 3->0 VC 0)
6739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:474 1, 3->0 VC 0) dataAvailable = 0
6739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #474 in attack.
6741    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:475 0, 0->3 VC 0) collected from Input[4][0]
6742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:475 0, 0->3 VC 0)
6742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:475 0, 0->3 VC 0)
6742    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:475 0, 0->3 VC 0)
6743    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:475 1, 0->3 VC 0) collected from Input[4][0]
6743    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:475 0, 0->3 VC 0) collected from Input[3][0]
6744    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:475 1, 0->3 VC 0)
6744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:475 0, 0->3 VC 0)
6744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:475 0, 0->3 VC 0)
6744    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:475 0, 0->3 VC 0)
6745    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:475 1, 0->3 VC 0) collected from Input[3][0]
6745    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:475 0, 0->3 VC 0) collected from Input[0][0]
6746    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:475 1, 0->3 VC 0)
6746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:475 0, 0->3 VC 0)
6746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:475 0, 0->3 VC 0)
6746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:475 0, 0->3 VC 0)
6746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:475 0, 0->3 VC 0)
6747    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:475 1, 0->3 VC 0) collected from Input[0][0]
6748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:475 1, 0->3 VC 0)
6748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:475 1, 0->3 VC 0)
6749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:475 1, 0->3 VC 0) dataAvailable = 0
6749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #475 in attack.
6751    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:476 0, 3->0 VC 0) collected from Input[4][0]
6752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:476 0, 3->0 VC 0)
6752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:476 0, 3->0 VC 0)
6752    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:476 0, 3->0 VC 0)
6753    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:476 0, 3->0 VC 0) collected from Input[1][0]
6753    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:476 1, 3->0 VC 0) collected from Input[4][0]
6754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:476 0, 3->0 VC 0)
6754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:476 0, 3->0 VC 0)
6754    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:476 0, 3->0 VC 0)
6754    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:476 1, 3->0 VC 0)
6755    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:476 0, 3->0 VC 0) collected from Input[2][0]
6755    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:476 1, 3->0 VC 0) collected from Input[1][0]
6756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:476 0, 3->0 VC 0)
6756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:476 0, 3->0 VC 0)
6756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:476 0, 3->0 VC 0)
6756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:476 0, 3->0 VC 0)
6756    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:476 1, 3->0 VC 0)
6757    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:476 1, 3->0 VC 0) collected from Input[2][0]
6758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:476 1, 3->0 VC 0)
6758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:476 1, 3->0 VC 0)
6759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:476 1, 3->0 VC 0) dataAvailable = 0
6759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #476 in attack.
6761    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:477 0, 0->3 VC 0) collected from Input[4][0]
6762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:477 0, 0->3 VC 0)
6762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:477 0, 0->3 VC 0)
6762    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:477 0, 0->3 VC 0)
6763    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:477 1, 0->3 VC 0) collected from Input[4][0]
6763    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:477 0, 0->3 VC 0) collected from Input[3][0]
6764    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:477 1, 0->3 VC 0)
6764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:477 0, 0->3 VC 0)
6764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:477 0, 0->3 VC 0)
6764    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:477 0, 0->3 VC 0)
6765    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:477 1, 0->3 VC 0) collected from Input[3][0]
6765    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:477 0, 0->3 VC 0) collected from Input[0][0]
6766    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:477 1, 0->3 VC 0)
6766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:477 0, 0->3 VC 0)
6766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:477 0, 0->3 VC 0)
6766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:477 0, 0->3 VC 0)
6766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:477 0, 0->3 VC 0)
6767    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:477 1, 0->3 VC 0) collected from Input[0][0]
6768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:477 1, 0->3 VC 0)
6768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:477 1, 0->3 VC 0)
6769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:477 1, 0->3 VC 0) dataAvailable = 0
6769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #477 in attack.
6771    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:478 0, 3->0 VC 0) collected from Input[4][0]
6772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:478 0, 3->0 VC 0)
6772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:478 0, 3->0 VC 0)
6772    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:478 0, 3->0 VC 0)
6773    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:478 0, 3->0 VC 0) collected from Input[1][0]
6773    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:478 1, 3->0 VC 0) collected from Input[4][0]
6774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:478 0, 3->0 VC 0)
6774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:478 0, 3->0 VC 0)
6774    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:478 0, 3->0 VC 0)
6774    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:478 1, 3->0 VC 0)
6775    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:478 0, 3->0 VC 0) collected from Input[2][0]
6775    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:478 1, 3->0 VC 0) collected from Input[1][0]
6776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:478 0, 3->0 VC 0)
6776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:478 0, 3->0 VC 0)
6776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:478 0, 3->0 VC 0)
6776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:478 0, 3->0 VC 0)
6776    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:478 1, 3->0 VC 0)
6777    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:478 1, 3->0 VC 0) collected from Input[2][0]
6778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:478 1, 3->0 VC 0)
6778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:478 1, 3->0 VC 0)
6779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:478 1, 3->0 VC 0) dataAvailable = 0
6779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #478 in attack.
6781    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:479 0, 0->3 VC 0) collected from Input[4][0]
6782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:479 0, 0->3 VC 0)
6782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:479 0, 0->3 VC 0)
6782    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:479 0, 0->3 VC 0)
6783    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:479 1, 0->3 VC 0) collected from Input[4][0]
6783    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:479 0, 0->3 VC 0) collected from Input[3][0]
6784    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:479 1, 0->3 VC 0)
6784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:479 0, 0->3 VC 0)
6784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:479 0, 0->3 VC 0)
6784    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:479 0, 0->3 VC 0)
6785    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:479 1, 0->3 VC 0) collected from Input[3][0]
6785    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:479 0, 0->3 VC 0) collected from Input[0][0]
6786    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:479 1, 0->3 VC 0)
6786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:479 0, 0->3 VC 0)
6786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:479 0, 0->3 VC 0)
6786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:479 0, 0->3 VC 0)
6786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:479 0, 0->3 VC 0)
6787    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:479 1, 0->3 VC 0) collected from Input[0][0]
6788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:479 1, 0->3 VC 0)
6788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:479 1, 0->3 VC 0)
6789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:479 1, 0->3 VC 0) dataAvailable = 0
6789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #479 in attack.
6791    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:480 0, 3->0 VC 0) collected from Input[4][0]
6792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:480 0, 3->0 VC 0)
6792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:480 0, 3->0 VC 0)
6792    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:480 0, 3->0 VC 0)
6793    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:480 0, 3->0 VC 0) collected from Input[1][0]
6793    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:480 1, 3->0 VC 0) collected from Input[4][0]
6794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:480 0, 3->0 VC 0)
6794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:480 0, 3->0 VC 0)
6794    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:480 0, 3->0 VC 0)
6794    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:480 1, 3->0 VC 0)
6795    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:480 0, 3->0 VC 0) collected from Input[2][0]
6795    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:480 1, 3->0 VC 0) collected from Input[1][0]
6796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:480 0, 3->0 VC 0)
6796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:480 0, 3->0 VC 0)
6796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:480 0, 3->0 VC 0)
6796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:480 0, 3->0 VC 0)
6796    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:480 1, 3->0 VC 0)
6797    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:480 1, 3->0 VC 0) collected from Input[2][0]
6798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:480 1, 3->0 VC 0)
6798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:480 1, 3->0 VC 0)
6799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:480 1, 3->0 VC 0) dataAvailable = 0
6799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #480 in attack.
6801    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:481 0, 0->3 VC 0) collected from Input[4][0]
6802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:481 0, 0->3 VC 0)
6802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:481 0, 0->3 VC 0)
6802    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:481 0, 0->3 VC 0)
6803    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:481 1, 0->3 VC 0) collected from Input[4][0]
6803    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:481 0, 0->3 VC 0) collected from Input[3][0]
6804    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:481 1, 0->3 VC 0)
6804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:481 0, 0->3 VC 0)
6804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:481 0, 0->3 VC 0)
6804    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:481 0, 0->3 VC 0)
6805    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:481 1, 0->3 VC 0) collected from Input[3][0]
6805    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:481 0, 0->3 VC 0) collected from Input[0][0]
6806    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:481 1, 0->3 VC 0)
6806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:481 0, 0->3 VC 0)
6806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:481 0, 0->3 VC 0)
6806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:481 0, 0->3 VC 0)
6806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:481 0, 0->3 VC 0)
6807    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:481 1, 0->3 VC 0) collected from Input[0][0]
6808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:481 1, 0->3 VC 0)
6808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:481 1, 0->3 VC 0)
6809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:481 1, 0->3 VC 0) dataAvailable = 0
6809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #481 in attack.
6811    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:482 0, 3->0 VC 0) collected from Input[4][0]
6812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:482 0, 3->0 VC 0)
6812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:482 0, 3->0 VC 0)
6812    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:482 0, 3->0 VC 0)
6813    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:482 0, 3->0 VC 0) collected from Input[1][0]
6813    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:482 1, 3->0 VC 0) collected from Input[4][0]
6814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:482 0, 3->0 VC 0)
6814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:482 0, 3->0 VC 0)
6814    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:482 0, 3->0 VC 0)
6814    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:482 1, 3->0 VC 0)
6815    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:482 0, 3->0 VC 0) collected from Input[2][0]
6815    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:482 1, 3->0 VC 0) collected from Input[1][0]
6816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:482 0, 3->0 VC 0)
6816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:482 0, 3->0 VC 0)
6816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:482 0, 3->0 VC 0)
6816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:482 0, 3->0 VC 0)
6816    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:482 1, 3->0 VC 0)
6817    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:482 1, 3->0 VC 0) collected from Input[2][0]
6818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:482 1, 3->0 VC 0)
6818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:482 1, 3->0 VC 0)
6819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:482 1, 3->0 VC 0) dataAvailable = 0
6819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #482 in attack.
6821    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:483 0, 0->3 VC 0) collected from Input[4][0]
6822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:483 0, 0->3 VC 0)
6822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:483 0, 0->3 VC 0)
6822    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:483 0, 0->3 VC 0)
6823    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:483 1, 0->3 VC 0) collected from Input[4][0]
6823    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:483 0, 0->3 VC 0) collected from Input[3][0]
6824    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:483 1, 0->3 VC 0)
6824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:483 0, 0->3 VC 0)
6824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:483 0, 0->3 VC 0)
6824    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:483 0, 0->3 VC 0)
6825    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:483 1, 0->3 VC 0) collected from Input[3][0]
6825    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:483 0, 0->3 VC 0) collected from Input[0][0]
6826    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:483 1, 0->3 VC 0)
6826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:483 0, 0->3 VC 0)
6826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:483 0, 0->3 VC 0)
6826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:483 0, 0->3 VC 0)
6826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:483 0, 0->3 VC 0)
6827    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:483 1, 0->3 VC 0) collected from Input[0][0]
6828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:483 1, 0->3 VC 0)
6828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:483 1, 0->3 VC 0)
6829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:483 1, 0->3 VC 0) dataAvailable = 0
6829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #483 in attack.
6831    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:484 0, 3->0 VC 0) collected from Input[4][0]
6832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:484 0, 3->0 VC 0)
6832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:484 0, 3->0 VC 0)
6832    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:484 0, 3->0 VC 0)
6833    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:484 0, 3->0 VC 0) collected from Input[1][0]
6833    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:484 1, 3->0 VC 0) collected from Input[4][0]
6834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:484 0, 3->0 VC 0)
6834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:484 0, 3->0 VC 0)
6834    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:484 0, 3->0 VC 0)
6834    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:484 1, 3->0 VC 0)
6835    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:484 0, 3->0 VC 0) collected from Input[2][0]
6835    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:484 1, 3->0 VC 0) collected from Input[1][0]
6836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:484 0, 3->0 VC 0)
6836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:484 0, 3->0 VC 0)
6836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:484 0, 3->0 VC 0)
6836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:484 0, 3->0 VC 0)
6836    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:484 1, 3->0 VC 0)
6837    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:484 1, 3->0 VC 0) collected from Input[2][0]
6838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:484 1, 3->0 VC 0)
6838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:484 1, 3->0 VC 0)
6839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:484 1, 3->0 VC 0) dataAvailable = 0
6839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #484 in attack.
6841    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:485 0, 0->3 VC 0) collected from Input[4][0]
6842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:485 0, 0->3 VC 0)
6842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:485 0, 0->3 VC 0)
6842    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:485 0, 0->3 VC 0)
6843    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:485 1, 0->3 VC 0) collected from Input[4][0]
6843    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:485 0, 0->3 VC 0) collected from Input[3][0]
6844    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:485 1, 0->3 VC 0)
6844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:485 0, 0->3 VC 0)
6844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:485 0, 0->3 VC 0)
6844    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:485 0, 0->3 VC 0)
6845    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:485 1, 0->3 VC 0) collected from Input[3][0]
6845    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:485 0, 0->3 VC 0) collected from Input[0][0]
6846    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:485 1, 0->3 VC 0)
6846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:485 0, 0->3 VC 0)
6846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:485 0, 0->3 VC 0)
6846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:485 0, 0->3 VC 0)
6846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:485 0, 0->3 VC 0)
6847    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:485 1, 0->3 VC 0) collected from Input[0][0]
6848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:485 1, 0->3 VC 0)
6848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:485 1, 0->3 VC 0)
6849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:485 1, 0->3 VC 0) dataAvailable = 0
6849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #485 in attack.
6851    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:486 0, 3->0 VC 0) collected from Input[4][0]
6852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:486 0, 3->0 VC 0)
6852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:486 0, 3->0 VC 0)
6852    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:486 0, 3->0 VC 0)
6853    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:486 0, 3->0 VC 0) collected from Input[1][0]
6853    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:486 1, 3->0 VC 0) collected from Input[4][0]
6854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:486 0, 3->0 VC 0)
6854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:486 0, 3->0 VC 0)
6854    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:486 0, 3->0 VC 0)
6854    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:486 1, 3->0 VC 0)
6855    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:486 0, 3->0 VC 0) collected from Input[2][0]
6855    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:486 1, 3->0 VC 0) collected from Input[1][0]
6856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:486 0, 3->0 VC 0)
6856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:486 0, 3->0 VC 0)
6856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:486 0, 3->0 VC 0)
6856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:486 0, 3->0 VC 0)
6856    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:486 1, 3->0 VC 0)
6857    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:486 1, 3->0 VC 0) collected from Input[2][0]
6858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:486 1, 3->0 VC 0)
6858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:486 1, 3->0 VC 0)
6859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:486 1, 3->0 VC 0) dataAvailable = 0
6859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #486 in attack.
6861    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:487 0, 0->3 VC 0) collected from Input[4][0]
6862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:487 0, 0->3 VC 0)
6862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:487 0, 0->3 VC 0)
6862    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:487 0, 0->3 VC 0)
6863    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:487 1, 0->3 VC 0) collected from Input[4][0]
6863    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:487 0, 0->3 VC 0) collected from Input[3][0]
6864    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:487 1, 0->3 VC 0)
6864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:487 0, 0->3 VC 0)
6864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:487 0, 0->3 VC 0)
6864    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:487 0, 0->3 VC 0)
6865    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:487 1, 0->3 VC 0) collected from Input[3][0]
6865    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:487 0, 0->3 VC 0) collected from Input[0][0]
6866    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:487 1, 0->3 VC 0)
6866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:487 0, 0->3 VC 0)
6866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:487 0, 0->3 VC 0)
6866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:487 0, 0->3 VC 0)
6866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:487 0, 0->3 VC 0)
6867    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:487 1, 0->3 VC 0) collected from Input[0][0]
6868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:487 1, 0->3 VC 0)
6868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:487 1, 0->3 VC 0)
6869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:487 1, 0->3 VC 0) dataAvailable = 0
6869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #487 in attack.
6871    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:488 0, 3->0 VC 0) collected from Input[4][0]
6872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:488 0, 3->0 VC 0)
6872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:488 0, 3->0 VC 0)
6872    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:488 0, 3->0 VC 0)
6873    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:488 0, 3->0 VC 0) collected from Input[1][0]
6873    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:488 1, 3->0 VC 0) collected from Input[4][0]
6874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:488 0, 3->0 VC 0)
6874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:488 0, 3->0 VC 0)
6874    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:488 0, 3->0 VC 0)
6874    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:488 1, 3->0 VC 0)
6875    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:488 0, 3->0 VC 0) collected from Input[2][0]
6875    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:488 1, 3->0 VC 0) collected from Input[1][0]
6876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:488 0, 3->0 VC 0)
6876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:488 0, 3->0 VC 0)
6876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:488 0, 3->0 VC 0)
6876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:488 0, 3->0 VC 0)
6876    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:488 1, 3->0 VC 0)
6877    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:488 1, 3->0 VC 0) collected from Input[2][0]
6878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:488 1, 3->0 VC 0)
6878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:488 1, 3->0 VC 0)
6879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:488 1, 3->0 VC 0) dataAvailable = 0
6879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #488 in attack.
6881    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:489 0, 0->3 VC 0) collected from Input[4][0]
6882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:489 0, 0->3 VC 0)
6882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:489 0, 0->3 VC 0)
6882    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:489 0, 0->3 VC 0)
6883    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:489 1, 0->3 VC 0) collected from Input[4][0]
6883    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:489 0, 0->3 VC 0) collected from Input[3][0]
6884    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:489 1, 0->3 VC 0)
6884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:489 0, 0->3 VC 0)
6884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:489 0, 0->3 VC 0)
6884    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:489 0, 0->3 VC 0)
6885    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:489 1, 0->3 VC 0) collected from Input[3][0]
6885    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:489 0, 0->3 VC 0) collected from Input[0][0]
6886    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:489 1, 0->3 VC 0)
6886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:489 0, 0->3 VC 0)
6886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:489 0, 0->3 VC 0)
6886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:489 0, 0->3 VC 0)
6886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:489 0, 0->3 VC 0)
6887    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:489 1, 0->3 VC 0) collected from Input[0][0]
6888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:489 1, 0->3 VC 0)
6888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:489 1, 0->3 VC 0)
6889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:489 1, 0->3 VC 0) dataAvailable = 0
6889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #489 in attack.
6891    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:490 0, 3->0 VC 0) collected from Input[4][0]
6892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:490 0, 3->0 VC 0)
6892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:490 0, 3->0 VC 0)
6892    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:490 0, 3->0 VC 0)
6893    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:490 0, 3->0 VC 0) collected from Input[1][0]
6893    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:490 1, 3->0 VC 0) collected from Input[4][0]
6894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:490 0, 3->0 VC 0)
6894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:490 0, 3->0 VC 0)
6894    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:490 0, 3->0 VC 0)
6894    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:490 1, 3->0 VC 0)
6895    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:490 0, 3->0 VC 0) collected from Input[2][0]
6895    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:490 1, 3->0 VC 0) collected from Input[1][0]
6896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:490 0, 3->0 VC 0)
6896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:490 0, 3->0 VC 0)
6896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:490 0, 3->0 VC 0)
6896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:490 0, 3->0 VC 0)
6896    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:490 1, 3->0 VC 0)
6897    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:490 1, 3->0 VC 0) collected from Input[2][0]
6898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:490 1, 3->0 VC 0)
6898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:490 1, 3->0 VC 0)
6899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:490 1, 3->0 VC 0) dataAvailable = 0
6899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #490 in attack.
6901    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:491 0, 0->3 VC 0) collected from Input[4][0]
6902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:491 0, 0->3 VC 0)
6902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:491 0, 0->3 VC 0)
6902    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:491 0, 0->3 VC 0)
6903    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:491 1, 0->3 VC 0) collected from Input[4][0]
6903    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:491 0, 0->3 VC 0) collected from Input[3][0]
6904    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:491 1, 0->3 VC 0)
6904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:491 0, 0->3 VC 0)
6904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:491 0, 0->3 VC 0)
6904    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:491 0, 0->3 VC 0)
6905    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:491 1, 0->3 VC 0) collected from Input[3][0]
6905    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:491 0, 0->3 VC 0) collected from Input[0][0]
6906    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:491 1, 0->3 VC 0)
6906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:491 0, 0->3 VC 0)
6906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:491 0, 0->3 VC 0)
6906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:491 0, 0->3 VC 0)
6906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:491 0, 0->3 VC 0)
6907    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:491 1, 0->3 VC 0) collected from Input[0][0]
6908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:491 1, 0->3 VC 0)
6908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:491 1, 0->3 VC 0)
6909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:491 1, 0->3 VC 0) dataAvailable = 0
6909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #491 in attack.
6911    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:492 0, 3->0 VC 0) collected from Input[4][0]
6912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:492 0, 3->0 VC 0)
6912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:492 0, 3->0 VC 0)
6912    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:492 0, 3->0 VC 0)
6913    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:492 0, 3->0 VC 0) collected from Input[1][0]
6913    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:492 1, 3->0 VC 0) collected from Input[4][0]
6914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:492 0, 3->0 VC 0)
6914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:492 0, 3->0 VC 0)
6914    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:492 0, 3->0 VC 0)
6914    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:492 1, 3->0 VC 0)
6915    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:492 0, 3->0 VC 0) collected from Input[2][0]
6915    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:492 1, 3->0 VC 0) collected from Input[1][0]
6916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:492 0, 3->0 VC 0)
6916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:492 0, 3->0 VC 0)
6916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:492 0, 3->0 VC 0)
6916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:492 0, 3->0 VC 0)
6916    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:492 1, 3->0 VC 0)
6917    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:492 1, 3->0 VC 0) collected from Input[2][0]
6918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:492 1, 3->0 VC 0)
6918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:492 1, 3->0 VC 0)
6919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:492 1, 3->0 VC 0) dataAvailable = 0
6919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #492 in attack.
6921    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:493 0, 0->3 VC 0) collected from Input[4][0]
6922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:493 0, 0->3 VC 0)
6922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:493 0, 0->3 VC 0)
6922    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:493 0, 0->3 VC 0)
6923    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:493 1, 0->3 VC 0) collected from Input[4][0]
6923    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:493 0, 0->3 VC 0) collected from Input[3][0]
6924    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:493 1, 0->3 VC 0)
6924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:493 0, 0->3 VC 0)
6924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:493 0, 0->3 VC 0)
6924    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:493 0, 0->3 VC 0)
6925    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:493 1, 0->3 VC 0) collected from Input[3][0]
6925    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:493 0, 0->3 VC 0) collected from Input[0][0]
6926    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:493 1, 0->3 VC 0)
6926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:493 0, 0->3 VC 0)
6926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:493 0, 0->3 VC 0)
6926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:493 0, 0->3 VC 0)
6926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:493 0, 0->3 VC 0)
6927    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:493 1, 0->3 VC 0) collected from Input[0][0]
6928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:493 1, 0->3 VC 0)
6928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:493 1, 0->3 VC 0)
6929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:493 1, 0->3 VC 0) dataAvailable = 0
6929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #493 in attack.
6931    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:494 0, 3->0 VC 0) collected from Input[4][0]
6932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:494 0, 3->0 VC 0)
6932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:494 0, 3->0 VC 0)
6932    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:494 0, 3->0 VC 0)
6933    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:494 0, 3->0 VC 0) collected from Input[1][0]
6933    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:494 1, 3->0 VC 0) collected from Input[4][0]
6934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:494 0, 3->0 VC 0)
6934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:494 0, 3->0 VC 0)
6934    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:494 0, 3->0 VC 0)
6934    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:494 1, 3->0 VC 0)
6935    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:494 0, 3->0 VC 0) collected from Input[2][0]
6935    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:494 1, 3->0 VC 0) collected from Input[1][0]
6936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:494 0, 3->0 VC 0)
6936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:494 0, 3->0 VC 0)
6936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:494 0, 3->0 VC 0)
6936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:494 0, 3->0 VC 0)
6936    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:494 1, 3->0 VC 0)
6937    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:494 1, 3->0 VC 0) collected from Input[2][0]
6938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:494 1, 3->0 VC 0)
6938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:494 1, 3->0 VC 0)
6939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:494 1, 3->0 VC 0) dataAvailable = 0
6939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #494 in attack.
6941    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:495 0, 0->3 VC 0) collected from Input[4][0]
6942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:495 0, 0->3 VC 0)
6942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:495 0, 0->3 VC 0)
6942    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:495 0, 0->3 VC 0)
6943    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:495 1, 0->3 VC 0) collected from Input[4][0]
6943    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:495 0, 0->3 VC 0) collected from Input[3][0]
6944    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:495 1, 0->3 VC 0)
6944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:495 0, 0->3 VC 0)
6944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:495 0, 0->3 VC 0)
6944    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:495 0, 0->3 VC 0)
6945    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:495 1, 0->3 VC 0) collected from Input[3][0]
6945    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:495 0, 0->3 VC 0) collected from Input[0][0]
6946    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:495 1, 0->3 VC 0)
6946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:495 0, 0->3 VC 0)
6946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:495 0, 0->3 VC 0)
6946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:495 0, 0->3 VC 0)
6946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:495 0, 0->3 VC 0)
6947    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:495 1, 0->3 VC 0) collected from Input[0][0]
6948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:495 1, 0->3 VC 0)
6948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:495 1, 0->3 VC 0)
6949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:495 1, 0->3 VC 0) dataAvailable = 0
6949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #495 in attack.
6951    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:496 0, 3->0 VC 0) collected from Input[4][0]
6952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:496 0, 3->0 VC 0)
6952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:496 0, 3->0 VC 0)
6952    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:496 0, 3->0 VC 0)
6953    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:496 0, 3->0 VC 0) collected from Input[1][0]
6953    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:496 1, 3->0 VC 0) collected from Input[4][0]
6954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:496 0, 3->0 VC 0)
6954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:496 0, 3->0 VC 0)
6954    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:496 0, 3->0 VC 0)
6954    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:496 1, 3->0 VC 0)
6955    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:496 0, 3->0 VC 0) collected from Input[2][0]
6955    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:496 1, 3->0 VC 0) collected from Input[1][0]
6956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:496 0, 3->0 VC 0)
6956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:496 0, 3->0 VC 0)
6956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:496 0, 3->0 VC 0)
6956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:496 0, 3->0 VC 0)
6956    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:496 1, 3->0 VC 0)
6957    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:496 1, 3->0 VC 0) collected from Input[2][0]
6958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:496 1, 3->0 VC 0)
6958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:496 1, 3->0 VC 0)
6959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:496 1, 3->0 VC 0) dataAvailable = 0
6959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #496 in attack.
6961    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:497 0, 0->3 VC 0) collected from Input[4][0]
6962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:497 0, 0->3 VC 0)
6962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:497 0, 0->3 VC 0)
6962    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:497 0, 0->3 VC 0)
6963    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:497 1, 0->3 VC 0) collected from Input[4][0]
6963    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:497 0, 0->3 VC 0) collected from Input[3][0]
6964    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:497 1, 0->3 VC 0)
6964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:497 0, 0->3 VC 0)
6964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:497 0, 0->3 VC 0)
6964    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:497 0, 0->3 VC 0)
6965    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:497 1, 0->3 VC 0) collected from Input[3][0]
6965    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:497 0, 0->3 VC 0) collected from Input[0][0]
6966    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:497 1, 0->3 VC 0)
6966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:497 0, 0->3 VC 0)
6966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:497 0, 0->3 VC 0)
6966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:497 0, 0->3 VC 0)
6966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:497 0, 0->3 VC 0)
6967    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:497 1, 0->3 VC 0) collected from Input[0][0]
6968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:497 1, 0->3 VC 0)
6968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:497 1, 0->3 VC 0)
6969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:497 1, 0->3 VC 0) dataAvailable = 0
6969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #497 in attack.
6971    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:498 0, 3->0 VC 0) collected from Input[4][0]
6972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:498 0, 3->0 VC 0)
6972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:498 0, 3->0 VC 0)
6972    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:498 0, 3->0 VC 0)
6973    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:498 0, 3->0 VC 0) collected from Input[1][0]
6973    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:498 1, 3->0 VC 0) collected from Input[4][0]
6974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:498 0, 3->0 VC 0)
6974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:498 0, 3->0 VC 0)
6974    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:498 0, 3->0 VC 0)
6974    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:498 1, 3->0 VC 0)
6975    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:498 0, 3->0 VC 0) collected from Input[2][0]
6975    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:498 1, 3->0 VC 0) collected from Input[1][0]
6976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:498 0, 3->0 VC 0)
6976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:498 0, 3->0 VC 0)
6976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:498 0, 3->0 VC 0)
6976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:498 0, 3->0 VC 0)
6976    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:498 1, 3->0 VC 0)
6977    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:498 1, 3->0 VC 0) collected from Input[2][0]
6978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:498 1, 3->0 VC 0)
6978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:498 1, 3->0 VC 0)
6979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:498 1, 3->0 VC 0) dataAvailable = 0
6979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #498 in attack.
6981    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:499 0, 0->3 VC 0) collected from Input[4][0]
6982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:499 0, 0->3 VC 0)
6982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:499 0, 0->3 VC 0)
6982    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:499 0, 0->3 VC 0)
6983    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:499 1, 0->3 VC 0) collected from Input[4][0]
6983    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:499 0, 0->3 VC 0) collected from Input[3][0]
6984    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:499 1, 0->3 VC 0)
6984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:499 0, 0->3 VC 0)
6984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:499 0, 0->3 VC 0)
6984    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:499 0, 0->3 VC 0)
6985    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:499 1, 0->3 VC 0) collected from Input[3][0]
6985    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:499 0, 0->3 VC 0) collected from Input[0][0]
6986    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:499 1, 0->3 VC 0)
6986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:499 0, 0->3 VC 0)
6986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:499 0, 0->3 VC 0)
6986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:499 0, 0->3 VC 0)
6986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:499 0, 0->3 VC 0)
6987    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:499 1, 0->3 VC 0) collected from Input[0][0]
6988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:499 1, 0->3 VC 0)
6988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:499 1, 0->3 VC 0)
6989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:499 1, 0->3 VC 0) dataAvailable = 0
6989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
6989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
6989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #499 in attack.
6991    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:500 0, 3->0 VC 0) collected from Input[4][0]
6992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:500 0, 3->0 VC 0)
6992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:500 0, 3->0 VC 0)
6992    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:500 0, 3->0 VC 0)
6993    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:500 0, 3->0 VC 0) collected from Input[1][0]
6993    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:500 1, 3->0 VC 0) collected from Input[4][0]
6994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:500 0, 3->0 VC 0)
6994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:500 0, 3->0 VC 0)
6994    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:500 0, 3->0 VC 0)
6994    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:500 1, 3->0 VC 0)
6995    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:500 0, 3->0 VC 0) collected from Input[2][0]
6995    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:500 1, 3->0 VC 0) collected from Input[1][0]
6996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:500 0, 3->0 VC 0)
6996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:500 0, 3->0 VC 0)
6996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:500 0, 3->0 VC 0)
6996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:500 0, 3->0 VC 0)
6996    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:500 1, 3->0 VC 0)
6997    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:500 1, 3->0 VC 0) collected from Input[2][0]
6998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:500 1, 3->0 VC 0)
6998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:500 1, 3->0 VC 0)
6999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:500 1, 3->0 VC 0) dataAvailable = 0
6999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
6999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
6999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #500 in attack.
7001    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:501 0, 0->3 VC 0) collected from Input[4][0]
7002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:501 0, 0->3 VC 0)
7002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:501 0, 0->3 VC 0)
7002    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:501 0, 0->3 VC 0)
7003    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:501 1, 0->3 VC 0) collected from Input[4][0]
7003    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:501 0, 0->3 VC 0) collected from Input[3][0]
7004    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:501 1, 0->3 VC 0)
7004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:501 0, 0->3 VC 0)
7004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:501 0, 0->3 VC 0)
7004    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:501 0, 0->3 VC 0)
7005    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:501 1, 0->3 VC 0) collected from Input[3][0]
7005    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:501 0, 0->3 VC 0) collected from Input[0][0]
7006    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:501 1, 0->3 VC 0)
7006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:501 0, 0->3 VC 0)
7006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:501 0, 0->3 VC 0)
7006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:501 0, 0->3 VC 0)
7006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:501 0, 0->3 VC 0)
7007    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:501 1, 0->3 VC 0) collected from Input[0][0]
7008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:501 1, 0->3 VC 0)
7008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:501 1, 0->3 VC 0)
7009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:501 1, 0->3 VC 0) dataAvailable = 0
7009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #501 in attack.
7011    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:502 0, 3->0 VC 0) collected from Input[4][0]
7012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:502 0, 3->0 VC 0)
7012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:502 0, 3->0 VC 0)
7012    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:502 0, 3->0 VC 0)
7013    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:502 0, 3->0 VC 0) collected from Input[1][0]
7013    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:502 1, 3->0 VC 0) collected from Input[4][0]
7014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:502 0, 3->0 VC 0)
7014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:502 0, 3->0 VC 0)
7014    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:502 0, 3->0 VC 0)
7014    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:502 1, 3->0 VC 0)
7015    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:502 0, 3->0 VC 0) collected from Input[2][0]
7015    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:502 1, 3->0 VC 0) collected from Input[1][0]
7016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:502 0, 3->0 VC 0)
7016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:502 0, 3->0 VC 0)
7016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:502 0, 3->0 VC 0)
7016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:502 0, 3->0 VC 0)
7016    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:502 1, 3->0 VC 0)
7017    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:502 1, 3->0 VC 0) collected from Input[2][0]
7018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:502 1, 3->0 VC 0)
7018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:502 1, 3->0 VC 0)
7019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:502 1, 3->0 VC 0) dataAvailable = 0
7019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #502 in attack.
7021    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:503 0, 0->3 VC 0) collected from Input[4][0]
7022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:503 0, 0->3 VC 0)
7022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:503 0, 0->3 VC 0)
7022    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:503 0, 0->3 VC 0)
7023    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:503 1, 0->3 VC 0) collected from Input[4][0]
7023    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:503 0, 0->3 VC 0) collected from Input[3][0]
7024    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:503 1, 0->3 VC 0)
7024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:503 0, 0->3 VC 0)
7024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:503 0, 0->3 VC 0)
7024    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:503 0, 0->3 VC 0)
7025    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:503 1, 0->3 VC 0) collected from Input[3][0]
7025    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:503 0, 0->3 VC 0) collected from Input[0][0]
7026    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:503 1, 0->3 VC 0)
7026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:503 0, 0->3 VC 0)
7026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:503 0, 0->3 VC 0)
7026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:503 0, 0->3 VC 0)
7026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:503 0, 0->3 VC 0)
7027    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:503 1, 0->3 VC 0) collected from Input[0][0]
7028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:503 1, 0->3 VC 0)
7028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:503 1, 0->3 VC 0)
7029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:503 1, 0->3 VC 0) dataAvailable = 0
7029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #503 in attack.
7031    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:504 0, 3->0 VC 0) collected from Input[4][0]
7032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:504 0, 3->0 VC 0)
7032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:504 0, 3->0 VC 0)
7032    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:504 0, 3->0 VC 0)
7033    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:504 0, 3->0 VC 0) collected from Input[1][0]
7033    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:504 1, 3->0 VC 0) collected from Input[4][0]
7034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:504 0, 3->0 VC 0)
7034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:504 0, 3->0 VC 0)
7034    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:504 0, 3->0 VC 0)
7034    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:504 1, 3->0 VC 0)
7035    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:504 0, 3->0 VC 0) collected from Input[2][0]
7035    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:504 1, 3->0 VC 0) collected from Input[1][0]
7036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:504 0, 3->0 VC 0)
7036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:504 0, 3->0 VC 0)
7036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:504 0, 3->0 VC 0)
7036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:504 0, 3->0 VC 0)
7036    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:504 1, 3->0 VC 0)
7037    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:504 1, 3->0 VC 0) collected from Input[2][0]
7038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:504 1, 3->0 VC 0)
7038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:504 1, 3->0 VC 0)
7039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:504 1, 3->0 VC 0) dataAvailable = 0
7039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #504 in attack.
7041    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:505 0, 0->3 VC 0) collected from Input[4][0]
7042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:505 0, 0->3 VC 0)
7042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:505 0, 0->3 VC 0)
7042    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:505 0, 0->3 VC 0)
7043    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:505 1, 0->3 VC 0) collected from Input[4][0]
7043    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:505 0, 0->3 VC 0) collected from Input[3][0]
7044    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:505 1, 0->3 VC 0)
7044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:505 0, 0->3 VC 0)
7044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:505 0, 0->3 VC 0)
7044    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:505 0, 0->3 VC 0)
7045    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:505 1, 0->3 VC 0) collected from Input[3][0]
7045    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:505 0, 0->3 VC 0) collected from Input[0][0]
7046    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:505 1, 0->3 VC 0)
7046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:505 0, 0->3 VC 0)
7046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:505 0, 0->3 VC 0)
7046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:505 0, 0->3 VC 0)
7046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:505 0, 0->3 VC 0)
7047    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:505 1, 0->3 VC 0) collected from Input[0][0]
7048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:505 1, 0->3 VC 0)
7048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:505 1, 0->3 VC 0)
7049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:505 1, 0->3 VC 0) dataAvailable = 0
7049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #505 in attack.
7051    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:506 0, 3->0 VC 0) collected from Input[4][0]
7052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:506 0, 3->0 VC 0)
7052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:506 0, 3->0 VC 0)
7052    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:506 0, 3->0 VC 0)
7053    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:506 0, 3->0 VC 0) collected from Input[1][0]
7053    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:506 1, 3->0 VC 0) collected from Input[4][0]
7054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:506 0, 3->0 VC 0)
7054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:506 0, 3->0 VC 0)
7054    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:506 0, 3->0 VC 0)
7054    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:506 1, 3->0 VC 0)
7055    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:506 0, 3->0 VC 0) collected from Input[2][0]
7055    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:506 1, 3->0 VC 0) collected from Input[1][0]
7056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:506 0, 3->0 VC 0)
7056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:506 0, 3->0 VC 0)
7056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:506 0, 3->0 VC 0)
7056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:506 0, 3->0 VC 0)
7056    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:506 1, 3->0 VC 0)
7057    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:506 1, 3->0 VC 0) collected from Input[2][0]
7058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:506 1, 3->0 VC 0)
7058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:506 1, 3->0 VC 0)
7059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:506 1, 3->0 VC 0) dataAvailable = 0
7059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #506 in attack.
7061    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:507 0, 0->3 VC 0) collected from Input[4][0]
7062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:507 0, 0->3 VC 0)
7062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:507 0, 0->3 VC 0)
7062    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:507 0, 0->3 VC 0)
7063    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:507 1, 0->3 VC 0) collected from Input[4][0]
7063    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:507 0, 0->3 VC 0) collected from Input[3][0]
7064    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:507 1, 0->3 VC 0)
7064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:507 0, 0->3 VC 0)
7064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:507 0, 0->3 VC 0)
7064    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:507 0, 0->3 VC 0)
7065    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:507 1, 0->3 VC 0) collected from Input[3][0]
7065    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:507 0, 0->3 VC 0) collected from Input[0][0]
7066    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:507 1, 0->3 VC 0)
7066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:507 0, 0->3 VC 0)
7066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:507 0, 0->3 VC 0)
7066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:507 0, 0->3 VC 0)
7066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:507 0, 0->3 VC 0)
7067    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:507 1, 0->3 VC 0) collected from Input[0][0]
7068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:507 1, 0->3 VC 0)
7068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:507 1, 0->3 VC 0)
7069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:507 1, 0->3 VC 0) dataAvailable = 0
7069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #507 in attack.
7071    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:508 0, 3->0 VC 0) collected from Input[4][0]
7072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:508 0, 3->0 VC 0)
7072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:508 0, 3->0 VC 0)
7072    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:508 0, 3->0 VC 0)
7073    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:508 0, 3->0 VC 0) collected from Input[1][0]
7073    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:508 1, 3->0 VC 0) collected from Input[4][0]
7074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:508 0, 3->0 VC 0)
7074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:508 0, 3->0 VC 0)
7074    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:508 0, 3->0 VC 0)
7074    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:508 1, 3->0 VC 0)
7075    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:508 0, 3->0 VC 0) collected from Input[2][0]
7075    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:508 1, 3->0 VC 0) collected from Input[1][0]
7076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:508 0, 3->0 VC 0)
7076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:508 0, 3->0 VC 0)
7076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:508 0, 3->0 VC 0)
7076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:508 0, 3->0 VC 0)
7076    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:508 1, 3->0 VC 0)
7077    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:508 1, 3->0 VC 0) collected from Input[2][0]
7078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:508 1, 3->0 VC 0)
7078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:508 1, 3->0 VC 0)
7079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:508 1, 3->0 VC 0) dataAvailable = 0
7079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #508 in attack.
7081    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:509 0, 0->3 VC 0) collected from Input[4][0]
7082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:509 0, 0->3 VC 0)
7082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:509 0, 0->3 VC 0)
7082    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:509 0, 0->3 VC 0)
7083    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:509 1, 0->3 VC 0) collected from Input[4][0]
7083    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:509 0, 0->3 VC 0) collected from Input[3][0]
7084    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:509 1, 0->3 VC 0)
7084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:509 0, 0->3 VC 0)
7084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:509 0, 0->3 VC 0)
7084    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:509 0, 0->3 VC 0)
7085    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:509 1, 0->3 VC 0) collected from Input[3][0]
7085    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:509 0, 0->3 VC 0) collected from Input[0][0]
7086    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:509 1, 0->3 VC 0)
7086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:509 0, 0->3 VC 0)
7086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:509 0, 0->3 VC 0)
7086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:509 0, 0->3 VC 0)
7086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:509 0, 0->3 VC 0)
7087    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:509 1, 0->3 VC 0) collected from Input[0][0]
7088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:509 1, 0->3 VC 0)
7088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:509 1, 0->3 VC 0)
7089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:509 1, 0->3 VC 0) dataAvailable = 0
7089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #509 in attack.
7091    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:510 0, 3->0 VC 0) collected from Input[4][0]
7092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:510 0, 3->0 VC 0)
7092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:510 0, 3->0 VC 0)
7092    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:510 0, 3->0 VC 0)
7093    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:510 0, 3->0 VC 0) collected from Input[1][0]
7093    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:510 1, 3->0 VC 0) collected from Input[4][0]
7094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:510 0, 3->0 VC 0)
7094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:510 0, 3->0 VC 0)
7094    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:510 0, 3->0 VC 0)
7094    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:510 1, 3->0 VC 0)
7095    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:510 0, 3->0 VC 0) collected from Input[2][0]
7095    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:510 1, 3->0 VC 0) collected from Input[1][0]
7096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:510 0, 3->0 VC 0)
7096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:510 0, 3->0 VC 0)
7096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:510 0, 3->0 VC 0)
7096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:510 0, 3->0 VC 0)
7096    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:510 1, 3->0 VC 0)
7097    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:510 1, 3->0 VC 0) collected from Input[2][0]
7098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:510 1, 3->0 VC 0)
7098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:510 1, 3->0 VC 0)
7099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:510 1, 3->0 VC 0) dataAvailable = 0
7099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #510 in attack.
7101    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:511 0, 0->3 VC 0) collected from Input[4][0]
7101    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:511 0, 0->3 VC 0)
7102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:511 0, 0->3 VC 0)
7102    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:511 0, 0->3 VC 0)
7102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7102    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:511 1, 0->3 VC 0) collected from Input[4][0]
7103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:511 0, 0->3 VC 0) collected from Input[3][0]
7103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:511 1, 0->3 VC 0)
7104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:511 0, 0->3 VC 0)
7104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:511 0, 0->3 VC 0)
7104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:511 0, 0->3 VC 0)
7104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7105    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:511 1, 0->3 VC 0) collected from Input[3][0]
7105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7105    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7105    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:511 0, 0->3 VC 0) collected from Input[0][0]
7106    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:511 1, 0->3 VC 0)
7106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7106    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:511 0, 0->3 VC 0)
7106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:511 0, 0->3 VC 0)
7106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:511 0, 0->3 VC 0)
7106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:511 0, 0->3 VC 0)
7107    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7107    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7107    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7107    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7107    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:511 1, 0->3 VC 0) collected from Input[0][0]
7108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7108    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7108    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7108    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:511 1, 0->3 VC 0)
7108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:511 1, 0->3 VC 0)
7108    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7109    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7109    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7109    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7109    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7109    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7109    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:511 1, 0->3 VC 0) dataAvailable = 0
7109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #511 in attack.
7110    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7110    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7110    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7110    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7110    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7111    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7111    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7111    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7111    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7111    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7111    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:512 0, 3->0 VC 0) collected from Input[4][0]
7112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7112    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7112    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7112    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7112    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:512 0, 3->0 VC 0)
7112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:512 0, 3->0 VC 0)
7112    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:512 0, 3->0 VC 0)
7112    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7113    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7113    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7113    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:512 0, 3->0 VC 0) collected from Input[1][0]
7113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7113    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7113    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7113    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:512 1, 3->0 VC 0) collected from Input[4][0]
7114    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7114    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7114    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7114    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:512 0, 3->0 VC 0)
7114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:512 0, 3->0 VC 0)
7114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:512 0, 3->0 VC 0)
7114    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7114    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:512 1, 3->0 VC 0)
7114    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:512 0, 3->0 VC 0) collected from Input[2][0]
7115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7115    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7115    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:512 1, 3->0 VC 0) collected from Input[1][0]
7115    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:512 0, 3->0 VC 0)
7116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:512 0, 3->0 VC 0)
7116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:512 0, 3->0 VC 0)
7116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:512 0, 3->0 VC 0)
7116    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7116    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:512 1, 3->0 VC 0)
7116    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7116    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:512 1, 3->0 VC 0) collected from Input[2][0]
7117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7117    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7117    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7117    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7117    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7117    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:512 1, 3->0 VC 0)
7118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:512 1, 3->0 VC 0)
7118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7118    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7118    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7118    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7118    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7118    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7119    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:512 1, 3->0 VC 0) dataAvailable = 0
7119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #512 in attack.
7119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7119    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7119    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7119    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7119    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7120    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7120    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7120    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7120    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7120    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:513 0, 0->3 VC 0) collected from Input[4][0]
7121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7121    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7121    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7121    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7121    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7121    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:513 0, 0->3 VC 0)
7122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:513 0, 0->3 VC 0)
7122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:513 0, 0->3 VC 0)
7122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7122    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7122    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7122    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7122    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7122    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:513 1, 0->3 VC 0) collected from Input[4][0]
7123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:513 0, 0->3 VC 0) collected from Input[3][0]
7123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7123    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7123    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7123    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:513 1, 0->3 VC 0)
7124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:513 0, 0->3 VC 0)
7124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:513 0, 0->3 VC 0)
7124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:513 0, 0->3 VC 0)
7124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7124    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7124    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7124    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7125    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:513 1, 0->3 VC 0) collected from Input[3][0]
7125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7125    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7125    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7125    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7125    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7125    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:513 0, 0->3 VC 0) collected from Input[0][0]
7126    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:513 1, 0->3 VC 0)
7126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7126    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7126    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7126    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:513 0, 0->3 VC 0)
7126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:513 0, 0->3 VC 0)
7126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:513 0, 0->3 VC 0)
7126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:513 0, 0->3 VC 0)
7126    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7127    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7127    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7127    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7127    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7127    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7127    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:513 1, 0->3 VC 0) collected from Input[0][0]
7128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7128    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7128    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7128    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7128    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:513 1, 0->3 VC 0)
7128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:513 1, 0->3 VC 0)
7128    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7129    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7129    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7129    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7129    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7129    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7129    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:513 1, 0->3 VC 0) dataAvailable = 0
7129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #513 in attack.
7130    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7130    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7130    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7130    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7130    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7130    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7131    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7131    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7131    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7131    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7131    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7131    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:514 0, 3->0 VC 0) collected from Input[4][0]
7132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7132    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7132    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7132    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7132    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:514 0, 3->0 VC 0)
7132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:514 0, 3->0 VC 0)
7132    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:514 0, 3->0 VC 0)
7132    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7133    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7133    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7133    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:514 0, 3->0 VC 0) collected from Input[1][0]
7133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7133    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7133    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7133    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:514 1, 3->0 VC 0) collected from Input[4][0]
7134    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7134    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7134    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7134    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:514 0, 3->0 VC 0)
7134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:514 0, 3->0 VC 0)
7134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:514 0, 3->0 VC 0)
7134    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7134    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:514 1, 3->0 VC 0)
7134    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:514 0, 3->0 VC 0) collected from Input[2][0]
7135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7135    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7135    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:514 1, 3->0 VC 0) collected from Input[1][0]
7135    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:514 0, 3->0 VC 0)
7136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:514 0, 3->0 VC 0)
7136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:514 0, 3->0 VC 0)
7136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:514 0, 3->0 VC 0)
7136    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7136    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:514 1, 3->0 VC 0)
7136    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7136    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:514 1, 3->0 VC 0) collected from Input[2][0]
7137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7137    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7137    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7137    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7137    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7137    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:514 1, 3->0 VC 0)
7138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:514 1, 3->0 VC 0)
7138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7138    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7138    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7138    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7138    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7138    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7139    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:514 1, 3->0 VC 0) dataAvailable = 0
7139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #514 in attack.
7139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7139    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7139    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7139    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7139    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7140    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7140    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7140    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7140    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7140    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:515 0, 0->3 VC 0) collected from Input[4][0]
7141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7141    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
7141    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7141    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7141    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7141    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:515 0, 0->3 VC 0)
7142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:515 0, 0->3 VC 0)
7142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:515 0, 0->3 VC 0)
7142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
7142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
7142    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
7142    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7142    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7142    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7142    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
7143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:515 1, 0->3 VC 0) collected from Input[4][0]
7143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:515 0, 0->3 VC 0) collected from Input[3][0]
7143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
7143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7143    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7143    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7143    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
7144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
7144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
7144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:515 1, 0->3 VC 0)
7144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:515 0, 0->3 VC 0)
7144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:515 0, 0->3 VC 0)
7144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:515 0, 0->3 VC 0)
7144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
7144    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7144    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7144    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7145    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
7145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7145    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:515 1, 0->3 VC 0) collected from Input[3][0]
7145    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7145    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
7145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7145    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7145    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7145    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:515 0, 0->3 VC 0) collected from Input[0][0]
7146    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
7146    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:515 1, 0->3 VC 0)
7146    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7146    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
7146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
7146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
7146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
7146    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
7146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:515 0, 0->3 VC 0)
7146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:515 0, 0->3 VC 0)
7146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:515 0, 0->3 VC 0)
7146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:515 0, 0->3 VC 0)
7146    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
7147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
7147    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
7147    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
7147    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7147    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:515 1, 0->3 VC 0) collected from Input[0][0]
7148    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
7148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
7148    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
7148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:515 1, 0->3 VC 0)
7148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:515 1, 0->3 VC 0)
7148    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
7149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7149    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
7149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
7149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
7149    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
7149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
7149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
7149    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
7149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:515 1, 0->3 VC 0) dataAvailable = 0
7149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #515 in attack.
7150    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
7150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7150    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7150    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
7151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
7151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
7151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
7151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
7151    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
7151    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:516 0, 3->0 VC 0) collected from Input[4][0]
7152    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
7152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:516 0, 3->0 VC 0)
7152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:516 0, 3->0 VC 0)
7152    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:516 0, 3->0 VC 0)
7153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
7153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
7153    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:516 0, 3->0 VC 0) collected from Input[1][0]
7153    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:516 1, 3->0 VC 0) collected from Input[4][0]
7154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
7154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
7154    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
7154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:516 0, 3->0 VC 0)
7154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:516 0, 3->0 VC 0)
7154    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:516 0, 3->0 VC 0)
7154    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:516 1, 3->0 VC 0)
7155    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:516 0, 3->0 VC 0) collected from Input[2][0]
7155    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:516 1, 3->0 VC 0) collected from Input[1][0]
7156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:516 0, 3->0 VC 0)
7156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:516 0, 3->0 VC 0)
7156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:516 0, 3->0 VC 0)
7156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:516 0, 3->0 VC 0)
7156    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:516 1, 3->0 VC 0)
7157    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:516 1, 3->0 VC 0) collected from Input[2][0]
7158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:516 1, 3->0 VC 0)
7158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:516 1, 3->0 VC 0)
7159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:516 1, 3->0 VC 0) dataAvailable = 0
7159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #516 in attack.
7161    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:517 0, 0->3 VC 0) collected from Input[4][0]
7162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:517 0, 0->3 VC 0)
7162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:517 0, 0->3 VC 0)
7162    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:517 0, 0->3 VC 0)
7163    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:517 1, 0->3 VC 0) collected from Input[4][0]
7163    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:517 0, 0->3 VC 0) collected from Input[3][0]
7164    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:517 1, 0->3 VC 0)
7164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:517 0, 0->3 VC 0)
7164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:517 0, 0->3 VC 0)
7164    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:517 0, 0->3 VC 0)
7165    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:517 1, 0->3 VC 0) collected from Input[3][0]
7165    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:517 0, 0->3 VC 0) collected from Input[0][0]
7166    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:517 1, 0->3 VC 0)
7166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:517 0, 0->3 VC 0)
7166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:517 0, 0->3 VC 0)
7166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:517 0, 0->3 VC 0)
7166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:517 0, 0->3 VC 0)
7167    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:517 1, 0->3 VC 0) collected from Input[0][0]
7168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:517 1, 0->3 VC 0)
7168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:517 1, 0->3 VC 0)
7169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:517 1, 0->3 VC 0) dataAvailable = 0
7169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #517 in attack.
7171    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:518 0, 3->0 VC 0) collected from Input[4][0]
7172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:518 0, 3->0 VC 0)
7172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:518 0, 3->0 VC 0)
7172    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:518 0, 3->0 VC 0)
7173    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:518 0, 3->0 VC 0) collected from Input[1][0]
7173    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:518 1, 3->0 VC 0) collected from Input[4][0]
7174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:518 0, 3->0 VC 0)
7174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:518 0, 3->0 VC 0)
7174    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:518 0, 3->0 VC 0)
7174    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:518 1, 3->0 VC 0)
7175    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:518 0, 3->0 VC 0) collected from Input[2][0]
7175    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:518 1, 3->0 VC 0) collected from Input[1][0]
7176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:518 0, 3->0 VC 0)
7176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:518 0, 3->0 VC 0)
7176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:518 0, 3->0 VC 0)
7176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:518 0, 3->0 VC 0)
7176    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:518 1, 3->0 VC 0)
7177    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:518 1, 3->0 VC 0) collected from Input[2][0]
7178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:518 1, 3->0 VC 0)
7178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:518 1, 3->0 VC 0)
7179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:518 1, 3->0 VC 0) dataAvailable = 0
7179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #518 in attack.
7181    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:519 0, 0->3 VC 0) collected from Input[4][0]
7182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:519 0, 0->3 VC 0)
7182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:519 0, 0->3 VC 0)
7182    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:519 0, 0->3 VC 0)
7183    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:519 1, 0->3 VC 0) collected from Input[4][0]
7183    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:519 0, 0->3 VC 0) collected from Input[3][0]
7184    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:519 1, 0->3 VC 0)
7184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:519 0, 0->3 VC 0)
7184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:519 0, 0->3 VC 0)
7184    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:519 0, 0->3 VC 0)
7185    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:519 1, 0->3 VC 0) collected from Input[3][0]
7185    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:519 0, 0->3 VC 0) collected from Input[0][0]
7186    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:519 1, 0->3 VC 0)
7186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:519 0, 0->3 VC 0)
7186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:519 0, 0->3 VC 0)
7186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:519 0, 0->3 VC 0)
7186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:519 0, 0->3 VC 0)
7187    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:519 1, 0->3 VC 0) collected from Input[0][0]
7188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:519 1, 0->3 VC 0)
7188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:519 1, 0->3 VC 0)
7189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:519 1, 0->3 VC 0) dataAvailable = 0
7189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #519 in attack.
7191    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:520 0, 3->0 VC 0) collected from Input[4][0]
7192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:520 0, 3->0 VC 0)
7192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:520 0, 3->0 VC 0)
7192    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:520 0, 3->0 VC 0)
7193    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:520 0, 3->0 VC 0) collected from Input[1][0]
7193    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:520 1, 3->0 VC 0) collected from Input[4][0]
7194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:520 0, 3->0 VC 0)
7194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:520 0, 3->0 VC 0)
7194    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:520 0, 3->0 VC 0)
7194    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:520 1, 3->0 VC 0)
7195    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:520 0, 3->0 VC 0) collected from Input[2][0]
7195    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:520 1, 3->0 VC 0) collected from Input[1][0]
7196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:520 0, 3->0 VC 0)
7196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:520 0, 3->0 VC 0)
7196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:520 0, 3->0 VC 0)
7196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:520 0, 3->0 VC 0)
7196    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:520 1, 3->0 VC 0)
7197    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:520 1, 3->0 VC 0) collected from Input[2][0]
7198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:520 1, 3->0 VC 0)
7198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:520 1, 3->0 VC 0)
7199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:520 1, 3->0 VC 0) dataAvailable = 0
7199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #520 in attack.
7201    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:521 0, 0->3 VC 0) collected from Input[4][0]
7202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:521 0, 0->3 VC 0)
7202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:521 0, 0->3 VC 0)
7202    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:521 0, 0->3 VC 0)
7203    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:521 1, 0->3 VC 0) collected from Input[4][0]
7203    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:521 0, 0->3 VC 0) collected from Input[3][0]
7204    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:521 1, 0->3 VC 0)
7204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:521 0, 0->3 VC 0)
7204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:521 0, 0->3 VC 0)
7204    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:521 0, 0->3 VC 0)
7205    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:521 1, 0->3 VC 0) collected from Input[3][0]
7205    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:521 0, 0->3 VC 0) collected from Input[0][0]
7206    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:521 1, 0->3 VC 0)
7206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:521 0, 0->3 VC 0)
7206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:521 0, 0->3 VC 0)
7206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:521 0, 0->3 VC 0)
7206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:521 0, 0->3 VC 0)
7207    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:521 1, 0->3 VC 0) collected from Input[0][0]
7208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:521 1, 0->3 VC 0)
7208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:521 1, 0->3 VC 0)
7209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:521 1, 0->3 VC 0) dataAvailable = 0
7209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #521 in attack.
7211    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:522 0, 3->0 VC 0) collected from Input[4][0]
7212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:522 0, 3->0 VC 0)
7212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:522 0, 3->0 VC 0)
7212    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:522 0, 3->0 VC 0)
7213    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:522 0, 3->0 VC 0) collected from Input[1][0]
7213    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:522 1, 3->0 VC 0) collected from Input[4][0]
7214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:522 0, 3->0 VC 0)
7214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:522 0, 3->0 VC 0)
7214    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:522 0, 3->0 VC 0)
7214    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:522 1, 3->0 VC 0)
7215    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:522 0, 3->0 VC 0) collected from Input[2][0]
7215    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:522 1, 3->0 VC 0) collected from Input[1][0]
7216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:522 0, 3->0 VC 0)
7216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:522 0, 3->0 VC 0)
7216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:522 0, 3->0 VC 0)
7216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:522 0, 3->0 VC 0)
7216    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:522 1, 3->0 VC 0)
7217    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:522 1, 3->0 VC 0) collected from Input[2][0]
7218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:522 1, 3->0 VC 0)
7218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:522 1, 3->0 VC 0)
7219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:522 1, 3->0 VC 0) dataAvailable = 0
7219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #522 in attack.
7221    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:523 0, 0->3 VC 0) collected from Input[4][0]
7222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:523 0, 0->3 VC 0)
7222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:523 0, 0->3 VC 0)
7222    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:523 0, 0->3 VC 0)
7223    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:523 1, 0->3 VC 0) collected from Input[4][0]
7223    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:523 0, 0->3 VC 0) collected from Input[3][0]
7224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:523 1, 0->3 VC 0)
7224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:523 0, 0->3 VC 0)
7224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:523 0, 0->3 VC 0)
7224    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:523 0, 0->3 VC 0)
7225    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:523 1, 0->3 VC 0) collected from Input[3][0]
7225    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:523 0, 0->3 VC 0) collected from Input[0][0]
7226    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:523 1, 0->3 VC 0)
7226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:523 0, 0->3 VC 0)
7226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:523 0, 0->3 VC 0)
7226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:523 0, 0->3 VC 0)
7226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:523 0, 0->3 VC 0)
7227    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:523 1, 0->3 VC 0) collected from Input[0][0]
7228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:523 1, 0->3 VC 0)
7228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:523 1, 0->3 VC 0)
7229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:523 1, 0->3 VC 0) dataAvailable = 0
7229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #523 in attack.
7231    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:524 0, 3->0 VC 0) collected from Input[4][0]
7232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:524 0, 3->0 VC 0)
7232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:524 0, 3->0 VC 0)
7232    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:524 0, 3->0 VC 0)
7233    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:524 0, 3->0 VC 0) collected from Input[1][0]
7233    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:524 1, 3->0 VC 0) collected from Input[4][0]
7234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:524 0, 3->0 VC 0)
7234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:524 0, 3->0 VC 0)
7234    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:524 0, 3->0 VC 0)
7234    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:524 1, 3->0 VC 0)
7235    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:524 0, 3->0 VC 0) collected from Input[2][0]
7235    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:524 1, 3->0 VC 0) collected from Input[1][0]
7236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:524 0, 3->0 VC 0)
7236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:524 0, 3->0 VC 0)
7236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:524 0, 3->0 VC 0)
7236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:524 0, 3->0 VC 0)
7236    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:524 1, 3->0 VC 0)
7237    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:524 1, 3->0 VC 0) collected from Input[2][0]
7238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:524 1, 3->0 VC 0)
7238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:524 1, 3->0 VC 0)
7239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:524 1, 3->0 VC 0) dataAvailable = 0
7239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #524 in attack.
7241    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:525 0, 0->3 VC 0) collected from Input[4][0]
7242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:525 0, 0->3 VC 0)
7242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:525 0, 0->3 VC 0)
7242    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:525 0, 0->3 VC 0)
7243    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:525 1, 0->3 VC 0) collected from Input[4][0]
7243    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:525 0, 0->3 VC 0) collected from Input[3][0]
7244    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:525 1, 0->3 VC 0)
7244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:525 0, 0->3 VC 0)
7244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:525 0, 0->3 VC 0)
7244    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:525 0, 0->3 VC 0)
7245    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:525 1, 0->3 VC 0) collected from Input[3][0]
7245    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:525 0, 0->3 VC 0) collected from Input[0][0]
7246    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:525 1, 0->3 VC 0)
7246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:525 0, 0->3 VC 0)
7246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:525 0, 0->3 VC 0)
7246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:525 0, 0->3 VC 0)
7246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:525 0, 0->3 VC 0)
7247    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:525 1, 0->3 VC 0) collected from Input[0][0]
7248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:525 1, 0->3 VC 0)
7248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:525 1, 0->3 VC 0)
7249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:525 1, 0->3 VC 0) dataAvailable = 0
7249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #525 in attack.
7251    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:526 0, 3->0 VC 0) collected from Input[4][0]
7252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:526 0, 3->0 VC 0)
7252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:526 0, 3->0 VC 0)
7252    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:526 0, 3->0 VC 0)
7253    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:526 0, 3->0 VC 0) collected from Input[1][0]
7253    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:526 1, 3->0 VC 0) collected from Input[4][0]
7254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:526 0, 3->0 VC 0)
7254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:526 0, 3->0 VC 0)
7254    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:526 0, 3->0 VC 0)
7254    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:526 1, 3->0 VC 0)
7255    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:526 0, 3->0 VC 0) collected from Input[2][0]
7255    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:526 1, 3->0 VC 0) collected from Input[1][0]
7256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:526 0, 3->0 VC 0)
7256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:526 0, 3->0 VC 0)
7256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:526 0, 3->0 VC 0)
7256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:526 0, 3->0 VC 0)
7256    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:526 1, 3->0 VC 0)
7257    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:526 1, 3->0 VC 0) collected from Input[2][0]
7258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:526 1, 3->0 VC 0)
7258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:526 1, 3->0 VC 0)
7259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:526 1, 3->0 VC 0) dataAvailable = 0
7259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #526 in attack.
7261    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:527 0, 0->3 VC 0) collected from Input[4][0]
7262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:527 0, 0->3 VC 0)
7262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:527 0, 0->3 VC 0)
7262    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:527 0, 0->3 VC 0)
7263    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:527 1, 0->3 VC 0) collected from Input[4][0]
7263    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:527 0, 0->3 VC 0) collected from Input[3][0]
7264    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:527 1, 0->3 VC 0)
7264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:527 0, 0->3 VC 0)
7264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:527 0, 0->3 VC 0)
7264    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:527 0, 0->3 VC 0)
7265    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:527 1, 0->3 VC 0) collected from Input[3][0]
7265    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:527 0, 0->3 VC 0) collected from Input[0][0]
7266    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:527 1, 0->3 VC 0)
7266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:527 0, 0->3 VC 0)
7266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:527 0, 0->3 VC 0)
7266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:527 0, 0->3 VC 0)
7266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:527 0, 0->3 VC 0)
7267    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:527 1, 0->3 VC 0) collected from Input[0][0]
7268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:527 1, 0->3 VC 0)
7268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:527 1, 0->3 VC 0)
7269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:527 1, 0->3 VC 0) dataAvailable = 0
7269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #527 in attack.
7271    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:528 0, 3->0 VC 0) collected from Input[4][0]
7272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:528 0, 3->0 VC 0)
7272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:528 0, 3->0 VC 0)
7272    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:528 0, 3->0 VC 0)
7273    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:528 0, 3->0 VC 0) collected from Input[1][0]
7273    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:528 1, 3->0 VC 0) collected from Input[4][0]
7274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:528 0, 3->0 VC 0)
7274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:528 0, 3->0 VC 0)
7274    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:528 0, 3->0 VC 0)
7274    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:528 1, 3->0 VC 0)
7275    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:528 0, 3->0 VC 0) collected from Input[2][0]
7275    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:528 1, 3->0 VC 0) collected from Input[1][0]
7276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:528 0, 3->0 VC 0)
7276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:528 0, 3->0 VC 0)
7276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:528 0, 3->0 VC 0)
7276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:528 0, 3->0 VC 0)
7276    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:528 1, 3->0 VC 0)
7277    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:528 1, 3->0 VC 0) collected from Input[2][0]
7278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:528 1, 3->0 VC 0)
7278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:528 1, 3->0 VC 0)
7279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:528 1, 3->0 VC 0) dataAvailable = 0
7279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #528 in attack.
7281    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:529 0, 0->3 VC 0) collected from Input[4][0]
7282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:529 0, 0->3 VC 0)
7282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:529 0, 0->3 VC 0)
7282    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:529 0, 0->3 VC 0)
7283    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:529 1, 0->3 VC 0) collected from Input[4][0]
7283    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:529 0, 0->3 VC 0) collected from Input[3][0]
7284    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:529 1, 0->3 VC 0)
7284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:529 0, 0->3 VC 0)
7284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:529 0, 0->3 VC 0)
7284    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:529 0, 0->3 VC 0)
7285    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:529 1, 0->3 VC 0) collected from Input[3][0]
7285    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:529 0, 0->3 VC 0) collected from Input[0][0]
7286    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:529 1, 0->3 VC 0)
7286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:529 0, 0->3 VC 0)
7286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:529 0, 0->3 VC 0)
7286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:529 0, 0->3 VC 0)
7286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:529 0, 0->3 VC 0)
7287    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:529 1, 0->3 VC 0) collected from Input[0][0]
7288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:529 1, 0->3 VC 0)
7288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:529 1, 0->3 VC 0)
7289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:529 1, 0->3 VC 0) dataAvailable = 0
7289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #529 in attack.
7291    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:530 0, 3->0 VC 0) collected from Input[4][0]
7292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:530 0, 3->0 VC 0)
7292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:530 0, 3->0 VC 0)
7292    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:530 0, 3->0 VC 0)
7293    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:530 0, 3->0 VC 0) collected from Input[1][0]
7293    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:530 1, 3->0 VC 0) collected from Input[4][0]
7294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:530 0, 3->0 VC 0)
7294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:530 0, 3->0 VC 0)
7294    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:530 0, 3->0 VC 0)
7294    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:530 1, 3->0 VC 0)
7295    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:530 0, 3->0 VC 0) collected from Input[2][0]
7295    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:530 1, 3->0 VC 0) collected from Input[1][0]
7296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:530 0, 3->0 VC 0)
7296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:530 0, 3->0 VC 0)
7296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:530 0, 3->0 VC 0)
7296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:530 0, 3->0 VC 0)
7296    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:530 1, 3->0 VC 0)
7297    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:530 1, 3->0 VC 0) collected from Input[2][0]
7298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:530 1, 3->0 VC 0)
7298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:530 1, 3->0 VC 0)
7299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:530 1, 3->0 VC 0) dataAvailable = 0
7299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #530 in attack.
7301    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:531 0, 0->3 VC 0) collected from Input[4][0]
7302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:531 0, 0->3 VC 0)
7302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:531 0, 0->3 VC 0)
7302    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:531 0, 0->3 VC 0)
7303    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:531 1, 0->3 VC 0) collected from Input[4][0]
7303    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:531 0, 0->3 VC 0) collected from Input[3][0]
7304    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:531 1, 0->3 VC 0)
7304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:531 0, 0->3 VC 0)
7304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:531 0, 0->3 VC 0)
7304    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:531 0, 0->3 VC 0)
7305    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:531 1, 0->3 VC 0) collected from Input[3][0]
7305    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:531 0, 0->3 VC 0) collected from Input[0][0]
7306    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:531 1, 0->3 VC 0)
7306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:531 0, 0->3 VC 0)
7306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:531 0, 0->3 VC 0)
7306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:531 0, 0->3 VC 0)
7306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:531 0, 0->3 VC 0)
7307    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:531 1, 0->3 VC 0) collected from Input[0][0]
7308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:531 1, 0->3 VC 0)
7308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:531 1, 0->3 VC 0)
7309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:531 1, 0->3 VC 0) dataAvailable = 0
7309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #531 in attack.
7311    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:532 0, 3->0 VC 0) collected from Input[4][0]
7312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:532 0, 3->0 VC 0)
7312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:532 0, 3->0 VC 0)
7312    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:532 0, 3->0 VC 0)
7313    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:532 0, 3->0 VC 0) collected from Input[1][0]
7313    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:532 1, 3->0 VC 0) collected from Input[4][0]
7314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:532 0, 3->0 VC 0)
7314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:532 0, 3->0 VC 0)
7314    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:532 0, 3->0 VC 0)
7314    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:532 1, 3->0 VC 0)
7315    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:532 0, 3->0 VC 0) collected from Input[2][0]
7315    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:532 1, 3->0 VC 0) collected from Input[1][0]
7316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:532 0, 3->0 VC 0)
7316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:532 0, 3->0 VC 0)
7316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:532 0, 3->0 VC 0)
7316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:532 0, 3->0 VC 0)
7316    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:532 1, 3->0 VC 0)
7317    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:532 1, 3->0 VC 0) collected from Input[2][0]
7318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:532 1, 3->0 VC 0)
7318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:532 1, 3->0 VC 0)
7319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:532 1, 3->0 VC 0) dataAvailable = 0
7319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #532 in attack.
7321    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:533 0, 0->3 VC 0) collected from Input[4][0]
7322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:533 0, 0->3 VC 0)
7322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:533 0, 0->3 VC 0)
7322    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:533 0, 0->3 VC 0)
7323    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:533 1, 0->3 VC 0) collected from Input[4][0]
7323    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:533 0, 0->3 VC 0) collected from Input[3][0]
7324    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:533 1, 0->3 VC 0)
7324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:533 0, 0->3 VC 0)
7324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:533 0, 0->3 VC 0)
7324    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:533 0, 0->3 VC 0)
7325    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:533 1, 0->3 VC 0) collected from Input[3][0]
7325    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:533 0, 0->3 VC 0) collected from Input[0][0]
7326    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:533 1, 0->3 VC 0)
7326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:533 0, 0->3 VC 0)
7326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:533 0, 0->3 VC 0)
7326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:533 0, 0->3 VC 0)
7326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:533 0, 0->3 VC 0)
7327    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:533 1, 0->3 VC 0) collected from Input[0][0]
7328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:533 1, 0->3 VC 0)
7328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:533 1, 0->3 VC 0)
7329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:533 1, 0->3 VC 0) dataAvailable = 0
7329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #533 in attack.
7331    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:534 0, 3->0 VC 0) collected from Input[4][0]
7332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:534 0, 3->0 VC 0)
7332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:534 0, 3->0 VC 0)
7332    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:534 0, 3->0 VC 0)
7333    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:534 0, 3->0 VC 0) collected from Input[1][0]
7333    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:534 1, 3->0 VC 0) collected from Input[4][0]
7334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:534 0, 3->0 VC 0)
7334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:534 0, 3->0 VC 0)
7334    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:534 0, 3->0 VC 0)
7334    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:534 1, 3->0 VC 0)
7335    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:534 0, 3->0 VC 0) collected from Input[2][0]
7335    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:534 1, 3->0 VC 0) collected from Input[1][0]
7336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:534 0, 3->0 VC 0)
7336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:534 0, 3->0 VC 0)
7336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:534 0, 3->0 VC 0)
7336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:534 0, 3->0 VC 0)
7336    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:534 1, 3->0 VC 0)
7337    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:534 1, 3->0 VC 0) collected from Input[2][0]
7338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:534 1, 3->0 VC 0)
7338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:534 1, 3->0 VC 0)
7339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:534 1, 3->0 VC 0) dataAvailable = 0
7339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #534 in attack.
7341    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:535 0, 0->3 VC 0) collected from Input[4][0]
7342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:535 0, 0->3 VC 0)
7342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:535 0, 0->3 VC 0)
7342    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:535 0, 0->3 VC 0)
7343    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:535 1, 0->3 VC 0) collected from Input[4][0]
7343    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:535 0, 0->3 VC 0) collected from Input[3][0]
7344    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:535 1, 0->3 VC 0)
7344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:535 0, 0->3 VC 0)
7344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:535 0, 0->3 VC 0)
7344    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:535 0, 0->3 VC 0)
7345    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:535 1, 0->3 VC 0) collected from Input[3][0]
7345    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:535 0, 0->3 VC 0) collected from Input[0][0]
7346    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:535 1, 0->3 VC 0)
7346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:535 0, 0->3 VC 0)
7346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:535 0, 0->3 VC 0)
7346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:535 0, 0->3 VC 0)
7346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:535 0, 0->3 VC 0)
7347    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:535 1, 0->3 VC 0) collected from Input[0][0]
7348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:535 1, 0->3 VC 0)
7348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:535 1, 0->3 VC 0)
7349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:535 1, 0->3 VC 0) dataAvailable = 0
7349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #535 in attack.
7351    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:536 0, 3->0 VC 0) collected from Input[4][0]
7352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:536 0, 3->0 VC 0)
7352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:536 0, 3->0 VC 0)
7352    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:536 0, 3->0 VC 0)
7353    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:536 0, 3->0 VC 0) collected from Input[1][0]
7353    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:536 1, 3->0 VC 0) collected from Input[4][0]
7354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:536 0, 3->0 VC 0)
7354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:536 0, 3->0 VC 0)
7354    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:536 0, 3->0 VC 0)
7354    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:536 1, 3->0 VC 0)
7355    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:536 0, 3->0 VC 0) collected from Input[2][0]
7355    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:536 1, 3->0 VC 0) collected from Input[1][0]
7356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:536 0, 3->0 VC 0)
7356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:536 0, 3->0 VC 0)
7356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:536 0, 3->0 VC 0)
7356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:536 0, 3->0 VC 0)
7356    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:536 1, 3->0 VC 0)
7357    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:536 1, 3->0 VC 0) collected from Input[2][0]
7358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:536 1, 3->0 VC 0)
7358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:536 1, 3->0 VC 0)
7359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:536 1, 3->0 VC 0) dataAvailable = 0
7359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #536 in attack.
7361    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:537 0, 0->3 VC 0) collected from Input[4][0]
7362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:537 0, 0->3 VC 0)
7362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:537 0, 0->3 VC 0)
7362    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:537 0, 0->3 VC 0)
7363    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:537 1, 0->3 VC 0) collected from Input[4][0]
7363    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:537 0, 0->3 VC 0) collected from Input[3][0]
7364    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:537 1, 0->3 VC 0)
7364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:537 0, 0->3 VC 0)
7364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:537 0, 0->3 VC 0)
7364    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:537 0, 0->3 VC 0)
7365    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:537 1, 0->3 VC 0) collected from Input[3][0]
7365    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:537 0, 0->3 VC 0) collected from Input[0][0]
7366    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:537 1, 0->3 VC 0)
7366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:537 0, 0->3 VC 0)
7366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:537 0, 0->3 VC 0)
7366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:537 0, 0->3 VC 0)
7366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:537 0, 0->3 VC 0)
7367    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:537 1, 0->3 VC 0) collected from Input[0][0]
7368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:537 1, 0->3 VC 0)
7368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:537 1, 0->3 VC 0)
7369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:537 1, 0->3 VC 0) dataAvailable = 0
7369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #537 in attack.
7371    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:538 0, 3->0 VC 0) collected from Input[4][0]
7372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:538 0, 3->0 VC 0)
7372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:538 0, 3->0 VC 0)
7372    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:538 0, 3->0 VC 0)
7373    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:538 0, 3->0 VC 0) collected from Input[1][0]
7373    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:538 1, 3->0 VC 0) collected from Input[4][0]
7374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:538 0, 3->0 VC 0)
7374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:538 0, 3->0 VC 0)
7374    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:538 0, 3->0 VC 0)
7374    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:538 1, 3->0 VC 0)
7375    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:538 0, 3->0 VC 0) collected from Input[2][0]
7375    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:538 1, 3->0 VC 0) collected from Input[1][0]
7376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:538 0, 3->0 VC 0)
7376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:538 0, 3->0 VC 0)
7376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:538 0, 3->0 VC 0)
7376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:538 0, 3->0 VC 0)
7376    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:538 1, 3->0 VC 0)
7377    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:538 1, 3->0 VC 0) collected from Input[2][0]
7378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:538 1, 3->0 VC 0)
7378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:538 1, 3->0 VC 0)
7379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:538 1, 3->0 VC 0) dataAvailable = 0
7379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #538 in attack.
7381    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:539 0, 0->3 VC 0) collected from Input[4][0]
7382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:539 0, 0->3 VC 0)
7382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:539 0, 0->3 VC 0)
7382    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:539 0, 0->3 VC 0)
7383    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:539 1, 0->3 VC 0) collected from Input[4][0]
7383    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:539 0, 0->3 VC 0) collected from Input[3][0]
7384    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:539 1, 0->3 VC 0)
7384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:539 0, 0->3 VC 0)
7384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:539 0, 0->3 VC 0)
7384    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:539 0, 0->3 VC 0)
7385    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:539 1, 0->3 VC 0) collected from Input[3][0]
7385    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:539 0, 0->3 VC 0) collected from Input[0][0]
7386    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:539 1, 0->3 VC 0)
7386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:539 0, 0->3 VC 0)
7386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:539 0, 0->3 VC 0)
7386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:539 0, 0->3 VC 0)
7386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:539 0, 0->3 VC 0)
7387    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:539 1, 0->3 VC 0) collected from Input[0][0]
7388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:539 1, 0->3 VC 0)
7388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:539 1, 0->3 VC 0)
7389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:539 1, 0->3 VC 0) dataAvailable = 0
7389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #539 in attack.
7391    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:540 0, 3->0 VC 0) collected from Input[4][0]
7392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:540 0, 3->0 VC 0)
7392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:540 0, 3->0 VC 0)
7392    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:540 0, 3->0 VC 0)
7393    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:540 0, 3->0 VC 0) collected from Input[1][0]
7393    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:540 1, 3->0 VC 0) collected from Input[4][0]
7394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:540 0, 3->0 VC 0)
7394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:540 0, 3->0 VC 0)
7394    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:540 0, 3->0 VC 0)
7394    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:540 1, 3->0 VC 0)
7395    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:540 0, 3->0 VC 0) collected from Input[2][0]
7395    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:540 1, 3->0 VC 0) collected from Input[1][0]
7396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:540 0, 3->0 VC 0)
7396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:540 0, 3->0 VC 0)
7396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:540 0, 3->0 VC 0)
7396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:540 0, 3->0 VC 0)
7396    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:540 1, 3->0 VC 0)
7397    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:540 1, 3->0 VC 0) collected from Input[2][0]
7398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:540 1, 3->0 VC 0)
7398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:540 1, 3->0 VC 0)
7399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:540 1, 3->0 VC 0) dataAvailable = 0
7399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #540 in attack.
7401    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:541 0, 0->3 VC 0) collected from Input[4][0]
7402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:541 0, 0->3 VC 0)
7402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:541 0, 0->3 VC 0)
7402    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:541 0, 0->3 VC 0)
7403    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:541 1, 0->3 VC 0) collected from Input[4][0]
7403    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:541 0, 0->3 VC 0) collected from Input[3][0]
7404    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:541 1, 0->3 VC 0)
7404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:541 0, 0->3 VC 0)
7404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:541 0, 0->3 VC 0)
7404    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:541 0, 0->3 VC 0)
7405    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:541 1, 0->3 VC 0) collected from Input[3][0]
7405    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:541 0, 0->3 VC 0) collected from Input[0][0]
7406    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:541 1, 0->3 VC 0)
7406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:541 0, 0->3 VC 0)
7406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:541 0, 0->3 VC 0)
7406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:541 0, 0->3 VC 0)
7406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:541 0, 0->3 VC 0)
7407    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:541 1, 0->3 VC 0) collected from Input[0][0]
7408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:541 1, 0->3 VC 0)
7408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:541 1, 0->3 VC 0)
7409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:541 1, 0->3 VC 0) dataAvailable = 0
7409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #541 in attack.
7411    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:542 0, 3->0 VC 0) collected from Input[4][0]
7412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:542 0, 3->0 VC 0)
7412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:542 0, 3->0 VC 0)
7412    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:542 0, 3->0 VC 0)
7413    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:542 0, 3->0 VC 0) collected from Input[1][0]
7413    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:542 1, 3->0 VC 0) collected from Input[4][0]
7414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:542 0, 3->0 VC 0)
7414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:542 0, 3->0 VC 0)
7414    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:542 0, 3->0 VC 0)
7414    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:542 1, 3->0 VC 0)
7415    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:542 0, 3->0 VC 0) collected from Input[2][0]
7415    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:542 1, 3->0 VC 0) collected from Input[1][0]
7416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:542 0, 3->0 VC 0)
7416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:542 0, 3->0 VC 0)
7416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:542 0, 3->0 VC 0)
7416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:542 0, 3->0 VC 0)
7416    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:542 1, 3->0 VC 0)
7417    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:542 1, 3->0 VC 0) collected from Input[2][0]
7418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:542 1, 3->0 VC 0)
7418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:542 1, 3->0 VC 0)
7419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:542 1, 3->0 VC 0) dataAvailable = 0
7419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #542 in attack.
7421    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:543 0, 0->3 VC 0) collected from Input[4][0]
7422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:543 0, 0->3 VC 0)
7422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:543 0, 0->3 VC 0)
7422    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:543 0, 0->3 VC 0)
7423    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:543 1, 0->3 VC 0) collected from Input[4][0]
7423    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:543 0, 0->3 VC 0) collected from Input[3][0]
7424    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:543 1, 0->3 VC 0)
7424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:543 0, 0->3 VC 0)
7424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:543 0, 0->3 VC 0)
7424    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:543 0, 0->3 VC 0)
7425    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:543 1, 0->3 VC 0) collected from Input[3][0]
7425    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:543 0, 0->3 VC 0) collected from Input[0][0]
7426    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:543 1, 0->3 VC 0)
7426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:543 0, 0->3 VC 0)
7426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:543 0, 0->3 VC 0)
7426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:543 0, 0->3 VC 0)
7426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:543 0, 0->3 VC 0)
7427    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:543 1, 0->3 VC 0) collected from Input[0][0]
7428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:543 1, 0->3 VC 0)
7428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:543 1, 0->3 VC 0)
7429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:543 1, 0->3 VC 0) dataAvailable = 0
7429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #543 in attack.
7431    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:544 0, 3->0 VC 0) collected from Input[4][0]
7432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:544 0, 3->0 VC 0)
7432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:544 0, 3->0 VC 0)
7432    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:544 0, 3->0 VC 0)
7433    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:544 0, 3->0 VC 0) collected from Input[1][0]
7433    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:544 1, 3->0 VC 0) collected from Input[4][0]
7434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:544 0, 3->0 VC 0)
7434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:544 0, 3->0 VC 0)
7434    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:544 0, 3->0 VC 0)
7434    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:544 1, 3->0 VC 0)
7435    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:544 0, 3->0 VC 0) collected from Input[2][0]
7435    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:544 1, 3->0 VC 0) collected from Input[1][0]
7436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:544 0, 3->0 VC 0)
7436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:544 0, 3->0 VC 0)
7436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:544 0, 3->0 VC 0)
7436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:544 0, 3->0 VC 0)
7436    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:544 1, 3->0 VC 0)
7437    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:544 1, 3->0 VC 0) collected from Input[2][0]
7438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:544 1, 3->0 VC 0)
7438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:544 1, 3->0 VC 0)
7439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:544 1, 3->0 VC 0) dataAvailable = 0
7439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #544 in attack.
7441    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:545 0, 0->3 VC 0) collected from Input[4][0]
7442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:545 0, 0->3 VC 0)
7442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:545 0, 0->3 VC 0)
7442    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:545 0, 0->3 VC 0)
7443    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:545 1, 0->3 VC 0) collected from Input[4][0]
7443    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:545 0, 0->3 VC 0) collected from Input[3][0]
7444    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:545 1, 0->3 VC 0)
7444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:545 0, 0->3 VC 0)
7444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:545 0, 0->3 VC 0)
7444    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:545 0, 0->3 VC 0)
7445    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:545 1, 0->3 VC 0) collected from Input[3][0]
7445    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:545 0, 0->3 VC 0) collected from Input[0][0]
7446    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:545 1, 0->3 VC 0)
7446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:545 0, 0->3 VC 0)
7446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:545 0, 0->3 VC 0)
7446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:545 0, 0->3 VC 0)
7446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:545 0, 0->3 VC 0)
7447    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:545 1, 0->3 VC 0) collected from Input[0][0]
7448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:545 1, 0->3 VC 0)
7448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:545 1, 0->3 VC 0)
7449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:545 1, 0->3 VC 0) dataAvailable = 0
7449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #545 in attack.
7451    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:546 0, 3->0 VC 0) collected from Input[4][0]
7452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:546 0, 3->0 VC 0)
7452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:546 0, 3->0 VC 0)
7452    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:546 0, 3->0 VC 0)
7453    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:546 0, 3->0 VC 0) collected from Input[1][0]
7453    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:546 1, 3->0 VC 0) collected from Input[4][0]
7454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:546 0, 3->0 VC 0)
7454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:546 0, 3->0 VC 0)
7454    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:546 0, 3->0 VC 0)
7454    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:546 1, 3->0 VC 0)
7455    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:546 0, 3->0 VC 0) collected from Input[2][0]
7455    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:546 1, 3->0 VC 0) collected from Input[1][0]
7456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:546 0, 3->0 VC 0)
7456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:546 0, 3->0 VC 0)
7456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:546 0, 3->0 VC 0)
7456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:546 0, 3->0 VC 0)
7456    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:546 1, 3->0 VC 0)
7457    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:546 1, 3->0 VC 0) collected from Input[2][0]
7458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:546 1, 3->0 VC 0)
7458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:546 1, 3->0 VC 0)
7459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:546 1, 3->0 VC 0) dataAvailable = 0
7459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #546 in attack.
7461    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:547 0, 0->3 VC 0) collected from Input[4][0]
7462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:547 0, 0->3 VC 0)
7462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:547 0, 0->3 VC 0)
7462    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:547 0, 0->3 VC 0)
7463    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:547 1, 0->3 VC 0) collected from Input[4][0]
7463    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:547 0, 0->3 VC 0) collected from Input[3][0]
7464    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:547 1, 0->3 VC 0)
7464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:547 0, 0->3 VC 0)
7464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:547 0, 0->3 VC 0)
7464    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:547 0, 0->3 VC 0)
7465    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:547 1, 0->3 VC 0) collected from Input[3][0]
7465    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:547 0, 0->3 VC 0) collected from Input[0][0]
7466    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:547 1, 0->3 VC 0)
7466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:547 0, 0->3 VC 0)
7466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:547 0, 0->3 VC 0)
7466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:547 0, 0->3 VC 0)
7466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:547 0, 0->3 VC 0)
7467    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:547 1, 0->3 VC 0) collected from Input[0][0]
7468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:547 1, 0->3 VC 0)
7468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:547 1, 0->3 VC 0)
7469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:547 1, 0->3 VC 0) dataAvailable = 0
7469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #547 in attack.
7471    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:548 0, 3->0 VC 0) collected from Input[4][0]
7472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:548 0, 3->0 VC 0)
7472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:548 0, 3->0 VC 0)
7472    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:548 0, 3->0 VC 0)
7473    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:548 0, 3->0 VC 0) collected from Input[1][0]
7473    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:548 1, 3->0 VC 0) collected from Input[4][0]
7474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:548 0, 3->0 VC 0)
7474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:548 0, 3->0 VC 0)
7474    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:548 0, 3->0 VC 0)
7474    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:548 1, 3->0 VC 0)
7475    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:548 0, 3->0 VC 0) collected from Input[2][0]
7475    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:548 1, 3->0 VC 0) collected from Input[1][0]
7476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:548 0, 3->0 VC 0)
7476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:548 0, 3->0 VC 0)
7476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:548 0, 3->0 VC 0)
7476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:548 0, 3->0 VC 0)
7476    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:548 1, 3->0 VC 0)
7477    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:548 1, 3->0 VC 0) collected from Input[2][0]
7478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:548 1, 3->0 VC 0)
7478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:548 1, 3->0 VC 0)
7479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:548 1, 3->0 VC 0) dataAvailable = 0
7479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #548 in attack.
7481    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:549 0, 0->3 VC 0) collected from Input[4][0]
7482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:549 0, 0->3 VC 0)
7482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:549 0, 0->3 VC 0)
7482    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:549 0, 0->3 VC 0)
7483    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:549 1, 0->3 VC 0) collected from Input[4][0]
7483    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:549 0, 0->3 VC 0) collected from Input[3][0]
7484    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:549 1, 0->3 VC 0)
7484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:549 0, 0->3 VC 0)
7484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:549 0, 0->3 VC 0)
7484    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:549 0, 0->3 VC 0)
7485    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:549 1, 0->3 VC 0) collected from Input[3][0]
7485    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:549 0, 0->3 VC 0) collected from Input[0][0]
7486    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:549 1, 0->3 VC 0)
7486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:549 0, 0->3 VC 0)
7486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:549 0, 0->3 VC 0)
7486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:549 0, 0->3 VC 0)
7486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:549 0, 0->3 VC 0)
7487    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:549 1, 0->3 VC 0) collected from Input[0][0]
7488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:549 1, 0->3 VC 0)
7488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:549 1, 0->3 VC 0)
7489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:549 1, 0->3 VC 0) dataAvailable = 0
7489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #549 in attack.
7491    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:550 0, 3->0 VC 0) collected from Input[4][0]
7492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:550 0, 3->0 VC 0)
7492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:550 0, 3->0 VC 0)
7492    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:550 0, 3->0 VC 0)
7493    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:550 0, 3->0 VC 0) collected from Input[1][0]
7493    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:550 1, 3->0 VC 0) collected from Input[4][0]
7494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:550 0, 3->0 VC 0)
7494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:550 0, 3->0 VC 0)
7494    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:550 0, 3->0 VC 0)
7494    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:550 1, 3->0 VC 0)
7495    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:550 0, 3->0 VC 0) collected from Input[2][0]
7495    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:550 1, 3->0 VC 0) collected from Input[1][0]
7496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:550 0, 3->0 VC 0)
7496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:550 0, 3->0 VC 0)
7496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:550 0, 3->0 VC 0)
7496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:550 0, 3->0 VC 0)
7496    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:550 1, 3->0 VC 0)
7497    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:550 1, 3->0 VC 0) collected from Input[2][0]
7498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:550 1, 3->0 VC 0)
7498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:550 1, 3->0 VC 0)
7499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:550 1, 3->0 VC 0) dataAvailable = 0
7499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #550 in attack.
7501    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:551 0, 0->3 VC 0) collected from Input[4][0]
7502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:551 0, 0->3 VC 0)
7502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:551 0, 0->3 VC 0)
7502    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:551 0, 0->3 VC 0)
7503    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:551 1, 0->3 VC 0) collected from Input[4][0]
7503    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:551 0, 0->3 VC 0) collected from Input[3][0]
7504    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:551 1, 0->3 VC 0)
7504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:551 0, 0->3 VC 0)
7504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:551 0, 0->3 VC 0)
7504    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:551 0, 0->3 VC 0)
7505    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:551 1, 0->3 VC 0) collected from Input[3][0]
7505    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:551 0, 0->3 VC 0) collected from Input[0][0]
7506    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:551 1, 0->3 VC 0)
7506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:551 0, 0->3 VC 0)
7506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:551 0, 0->3 VC 0)
7506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:551 0, 0->3 VC 0)
7506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:551 0, 0->3 VC 0)
7507    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:551 1, 0->3 VC 0) collected from Input[0][0]
7508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:551 1, 0->3 VC 0)
7508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:551 1, 0->3 VC 0)
7509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:551 1, 0->3 VC 0) dataAvailable = 0
7509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #551 in attack.
7511    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:552 0, 3->0 VC 0) collected from Input[4][0]
7512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:552 0, 3->0 VC 0)
7512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:552 0, 3->0 VC 0)
7512    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:552 0, 3->0 VC 0)
7513    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:552 0, 3->0 VC 0) collected from Input[1][0]
7513    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:552 1, 3->0 VC 0) collected from Input[4][0]
7514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:552 0, 3->0 VC 0)
7514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:552 0, 3->0 VC 0)
7514    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:552 0, 3->0 VC 0)
7514    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:552 1, 3->0 VC 0)
7515    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:552 0, 3->0 VC 0) collected from Input[2][0]
7515    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:552 1, 3->0 VC 0) collected from Input[1][0]
7516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:552 0, 3->0 VC 0)
7516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:552 0, 3->0 VC 0)
7516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:552 0, 3->0 VC 0)
7516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:552 0, 3->0 VC 0)
7516    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:552 1, 3->0 VC 0)
7517    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:552 1, 3->0 VC 0) collected from Input[2][0]
7518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:552 1, 3->0 VC 0)
7518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:552 1, 3->0 VC 0)
7519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:552 1, 3->0 VC 0) dataAvailable = 0
7519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #552 in attack.
7521    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:553 0, 0->3 VC 0) collected from Input[4][0]
7522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:553 0, 0->3 VC 0)
7522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:553 0, 0->3 VC 0)
7522    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:553 0, 0->3 VC 0)
7523    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:553 1, 0->3 VC 0) collected from Input[4][0]
7523    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:553 0, 0->3 VC 0) collected from Input[3][0]
7524    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:553 1, 0->3 VC 0)
7524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:553 0, 0->3 VC 0)
7524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:553 0, 0->3 VC 0)
7524    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:553 0, 0->3 VC 0)
7525    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:553 1, 0->3 VC 0) collected from Input[3][0]
7525    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:553 0, 0->3 VC 0) collected from Input[0][0]
7526    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:553 1, 0->3 VC 0)
7526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:553 0, 0->3 VC 0)
7526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:553 0, 0->3 VC 0)
7526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:553 0, 0->3 VC 0)
7526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:553 0, 0->3 VC 0)
7527    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:553 1, 0->3 VC 0) collected from Input[0][0]
7528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:553 1, 0->3 VC 0)
7528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:553 1, 0->3 VC 0)
7529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:553 1, 0->3 VC 0) dataAvailable = 0
7529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #553 in attack.
7531    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:554 0, 3->0 VC 0) collected from Input[4][0]
7532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:554 0, 3->0 VC 0)
7532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:554 0, 3->0 VC 0)
7532    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:554 0, 3->0 VC 0)
7533    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:554 0, 3->0 VC 0) collected from Input[1][0]
7533    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:554 1, 3->0 VC 0) collected from Input[4][0]
7534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:554 0, 3->0 VC 0)
7534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:554 0, 3->0 VC 0)
7534    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:554 0, 3->0 VC 0)
7534    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:554 1, 3->0 VC 0)
7535    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:554 0, 3->0 VC 0) collected from Input[2][0]
7535    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:554 1, 3->0 VC 0) collected from Input[1][0]
7536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:554 0, 3->0 VC 0)
7536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:554 0, 3->0 VC 0)
7536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:554 0, 3->0 VC 0)
7536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:554 0, 3->0 VC 0)
7536    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:554 1, 3->0 VC 0)
7537    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:554 1, 3->0 VC 0) collected from Input[2][0]
7538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:554 1, 3->0 VC 0)
7538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:554 1, 3->0 VC 0)
7539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:554 1, 3->0 VC 0) dataAvailable = 0
7539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #554 in attack.
7541    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:555 0, 0->3 VC 0) collected from Input[4][0]
7542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:555 0, 0->3 VC 0)
7542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:555 0, 0->3 VC 0)
7542    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:555 0, 0->3 VC 0)
7543    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:555 1, 0->3 VC 0) collected from Input[4][0]
7543    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:555 0, 0->3 VC 0) collected from Input[3][0]
7544    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:555 1, 0->3 VC 0)
7544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:555 0, 0->3 VC 0)
7544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:555 0, 0->3 VC 0)
7544    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:555 0, 0->3 VC 0)
7545    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:555 1, 0->3 VC 0) collected from Input[3][0]
7545    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:555 0, 0->3 VC 0) collected from Input[0][0]
7546    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:555 1, 0->3 VC 0)
7546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:555 0, 0->3 VC 0)
7546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:555 0, 0->3 VC 0)
7546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:555 0, 0->3 VC 0)
7546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:555 0, 0->3 VC 0)
7547    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:555 1, 0->3 VC 0) collected from Input[0][0]
7548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:555 1, 0->3 VC 0)
7548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:555 1, 0->3 VC 0)
7549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:555 1, 0->3 VC 0) dataAvailable = 0
7549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #555 in attack.
7551    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:556 0, 3->0 VC 0) collected from Input[4][0]
7552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:556 0, 3->0 VC 0)
7552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:556 0, 3->0 VC 0)
7552    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:556 0, 3->0 VC 0)
7553    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:556 0, 3->0 VC 0) collected from Input[1][0]
7553    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:556 1, 3->0 VC 0) collected from Input[4][0]
7554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:556 0, 3->0 VC 0)
7554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:556 0, 3->0 VC 0)
7554    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:556 0, 3->0 VC 0)
7554    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:556 1, 3->0 VC 0)
7555    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:556 0, 3->0 VC 0) collected from Input[2][0]
7555    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:556 1, 3->0 VC 0) collected from Input[1][0]
7556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:556 0, 3->0 VC 0)
7556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:556 0, 3->0 VC 0)
7556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:556 0, 3->0 VC 0)
7556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:556 0, 3->0 VC 0)
7556    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:556 1, 3->0 VC 0)
7557    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:556 1, 3->0 VC 0) collected from Input[2][0]
7558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:556 1, 3->0 VC 0)
7558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:556 1, 3->0 VC 0)
7559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:556 1, 3->0 VC 0) dataAvailable = 0
7559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #556 in attack.
7561    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:557 0, 0->3 VC 0) collected from Input[4][0]
7562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:557 0, 0->3 VC 0)
7562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:557 0, 0->3 VC 0)
7562    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:557 0, 0->3 VC 0)
7563    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:557 1, 0->3 VC 0) collected from Input[4][0]
7563    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:557 0, 0->3 VC 0) collected from Input[3][0]
7564    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:557 1, 0->3 VC 0)
7564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:557 0, 0->3 VC 0)
7564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:557 0, 0->3 VC 0)
7564    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:557 0, 0->3 VC 0)
7565    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:557 1, 0->3 VC 0) collected from Input[3][0]
7565    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:557 0, 0->3 VC 0) collected from Input[0][0]
7566    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:557 1, 0->3 VC 0)
7566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:557 0, 0->3 VC 0)
7566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:557 0, 0->3 VC 0)
7566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:557 0, 0->3 VC 0)
7566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:557 0, 0->3 VC 0)
7567    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:557 1, 0->3 VC 0) collected from Input[0][0]
7568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:557 1, 0->3 VC 0)
7568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:557 1, 0->3 VC 0)
7569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:557 1, 0->3 VC 0) dataAvailable = 0
7569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #557 in attack.
7571    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:558 0, 3->0 VC 0) collected from Input[4][0]
7572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:558 0, 3->0 VC 0)
7572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:558 0, 3->0 VC 0)
7572    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:558 0, 3->0 VC 0)
7573    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:558 0, 3->0 VC 0) collected from Input[1][0]
7573    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:558 1, 3->0 VC 0) collected from Input[4][0]
7574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:558 0, 3->0 VC 0)
7574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:558 0, 3->0 VC 0)
7574    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:558 0, 3->0 VC 0)
7574    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:558 1, 3->0 VC 0)
7575    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:558 0, 3->0 VC 0) collected from Input[2][0]
7575    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:558 1, 3->0 VC 0) collected from Input[1][0]
7576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:558 0, 3->0 VC 0)
7576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:558 0, 3->0 VC 0)
7576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:558 0, 3->0 VC 0)
7576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:558 0, 3->0 VC 0)
7576    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:558 1, 3->0 VC 0)
7577    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:558 1, 3->0 VC 0) collected from Input[2][0]
7578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:558 1, 3->0 VC 0)
7578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:558 1, 3->0 VC 0)
7579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:558 1, 3->0 VC 0) dataAvailable = 0
7579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #558 in attack.
7581    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:559 0, 0->3 VC 0) collected from Input[4][0]
7582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:559 0, 0->3 VC 0)
7582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:559 0, 0->3 VC 0)
7582    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:559 0, 0->3 VC 0)
7583    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:559 1, 0->3 VC 0) collected from Input[4][0]
7583    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:559 0, 0->3 VC 0) collected from Input[3][0]
7584    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:559 1, 0->3 VC 0)
7584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:559 0, 0->3 VC 0)
7584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:559 0, 0->3 VC 0)
7584    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:559 0, 0->3 VC 0)
7585    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:559 1, 0->3 VC 0) collected from Input[3][0]
7585    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:559 0, 0->3 VC 0) collected from Input[0][0]
7586    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:559 1, 0->3 VC 0)
7586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:559 0, 0->3 VC 0)
7586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:559 0, 0->3 VC 0)
7586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:559 0, 0->3 VC 0)
7586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:559 0, 0->3 VC 0)
7587    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:559 1, 0->3 VC 0) collected from Input[0][0]
7588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:559 1, 0->3 VC 0)
7588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:559 1, 0->3 VC 0)
7589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:559 1, 0->3 VC 0) dataAvailable = 0
7589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #559 in attack.
7591    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:560 0, 3->0 VC 0) collected from Input[4][0]
7592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:560 0, 3->0 VC 0)
7592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:560 0, 3->0 VC 0)
7592    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:560 0, 3->0 VC 0)
7593    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:560 0, 3->0 VC 0) collected from Input[1][0]
7593    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:560 1, 3->0 VC 0) collected from Input[4][0]
7594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:560 0, 3->0 VC 0)
7594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:560 0, 3->0 VC 0)
7594    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:560 0, 3->0 VC 0)
7594    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:560 1, 3->0 VC 0)
7595    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:560 0, 3->0 VC 0) collected from Input[2][0]
7595    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:560 1, 3->0 VC 0) collected from Input[1][0]
7596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:560 0, 3->0 VC 0)
7596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:560 0, 3->0 VC 0)
7596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:560 0, 3->0 VC 0)
7596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:560 0, 3->0 VC 0)
7596    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:560 1, 3->0 VC 0)
7597    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:560 1, 3->0 VC 0) collected from Input[2][0]
7598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:560 1, 3->0 VC 0)
7598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:560 1, 3->0 VC 0)
7599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:560 1, 3->0 VC 0) dataAvailable = 0
7599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #560 in attack.
7601    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:561 0, 0->3 VC 0) collected from Input[4][0]
7602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:561 0, 0->3 VC 0)
7602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:561 0, 0->3 VC 0)
7602    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:561 0, 0->3 VC 0)
7603    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:561 1, 0->3 VC 0) collected from Input[4][0]
7603    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:561 0, 0->3 VC 0) collected from Input[3][0]
7604    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:561 1, 0->3 VC 0)
7604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:561 0, 0->3 VC 0)
7604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:561 0, 0->3 VC 0)
7604    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:561 0, 0->3 VC 0)
7605    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:561 1, 0->3 VC 0) collected from Input[3][0]
7605    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:561 0, 0->3 VC 0) collected from Input[0][0]
7606    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:561 1, 0->3 VC 0)
7606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:561 0, 0->3 VC 0)
7606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:561 0, 0->3 VC 0)
7606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:561 0, 0->3 VC 0)
7606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:561 0, 0->3 VC 0)
7607    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:561 1, 0->3 VC 0) collected from Input[0][0]
7608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:561 1, 0->3 VC 0)
7608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:561 1, 0->3 VC 0)
7609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:561 1, 0->3 VC 0) dataAvailable = 0
7609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #561 in attack.
7611    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:562 0, 3->0 VC 0) collected from Input[4][0]
7612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:562 0, 3->0 VC 0)
7612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:562 0, 3->0 VC 0)
7612    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:562 0, 3->0 VC 0)
7613    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:562 0, 3->0 VC 0) collected from Input[1][0]
7613    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:562 1, 3->0 VC 0) collected from Input[4][0]
7614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:562 0, 3->0 VC 0)
7614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:562 0, 3->0 VC 0)
7614    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:562 0, 3->0 VC 0)
7614    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:562 1, 3->0 VC 0)
7615    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:562 0, 3->0 VC 0) collected from Input[2][0]
7615    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:562 1, 3->0 VC 0) collected from Input[1][0]
7616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:562 0, 3->0 VC 0)
7616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:562 0, 3->0 VC 0)
7616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:562 0, 3->0 VC 0)
7616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:562 0, 3->0 VC 0)
7616    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:562 1, 3->0 VC 0)
7617    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:562 1, 3->0 VC 0) collected from Input[2][0]
7618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:562 1, 3->0 VC 0)
7618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:562 1, 3->0 VC 0)
7619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:562 1, 3->0 VC 0) dataAvailable = 0
7619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #562 in attack.
7621    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:563 0, 0->3 VC 0) collected from Input[4][0]
7622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:563 0, 0->3 VC 0)
7622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:563 0, 0->3 VC 0)
7622    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:563 0, 0->3 VC 0)
7623    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:563 1, 0->3 VC 0) collected from Input[4][0]
7623    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:563 0, 0->3 VC 0) collected from Input[3][0]
7624    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:563 1, 0->3 VC 0)
7624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:563 0, 0->3 VC 0)
7624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:563 0, 0->3 VC 0)
7624    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:563 0, 0->3 VC 0)
7625    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:563 1, 0->3 VC 0) collected from Input[3][0]
7625    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:563 0, 0->3 VC 0) collected from Input[0][0]
7626    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:563 1, 0->3 VC 0)
7626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:563 0, 0->3 VC 0)
7626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:563 0, 0->3 VC 0)
7626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:563 0, 0->3 VC 0)
7626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:563 0, 0->3 VC 0)
7627    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:563 1, 0->3 VC 0) collected from Input[0][0]
7628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:563 1, 0->3 VC 0)
7628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:563 1, 0->3 VC 0)
7629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:563 1, 0->3 VC 0) dataAvailable = 0
7629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #563 in attack.
7631    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:564 0, 3->0 VC 0) collected from Input[4][0]
7632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:564 0, 3->0 VC 0)
7632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:564 0, 3->0 VC 0)
7632    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:564 0, 3->0 VC 0)
7633    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:564 0, 3->0 VC 0) collected from Input[1][0]
7633    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:564 1, 3->0 VC 0) collected from Input[4][0]
7634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:564 0, 3->0 VC 0)
7634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:564 0, 3->0 VC 0)
7634    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:564 0, 3->0 VC 0)
7634    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:564 1, 3->0 VC 0)
7635    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:564 0, 3->0 VC 0) collected from Input[2][0]
7635    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:564 1, 3->0 VC 0) collected from Input[1][0]
7636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:564 0, 3->0 VC 0)
7636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:564 0, 3->0 VC 0)
7636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:564 0, 3->0 VC 0)
7636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:564 0, 3->0 VC 0)
7636    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:564 1, 3->0 VC 0)
7637    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:564 1, 3->0 VC 0) collected from Input[2][0]
7638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:564 1, 3->0 VC 0)
7638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:564 1, 3->0 VC 0)
7639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:564 1, 3->0 VC 0) dataAvailable = 0
7639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #564 in attack.
7641    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:565 0, 0->3 VC 0) collected from Input[4][0]
7642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:565 0, 0->3 VC 0)
7642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:565 0, 0->3 VC 0)
7642    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:565 0, 0->3 VC 0)
7643    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:565 1, 0->3 VC 0) collected from Input[4][0]
7643    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:565 0, 0->3 VC 0) collected from Input[3][0]
7644    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:565 1, 0->3 VC 0)
7644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:565 0, 0->3 VC 0)
7644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:565 0, 0->3 VC 0)
7644    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:565 0, 0->3 VC 0)
7645    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:565 1, 0->3 VC 0) collected from Input[3][0]
7645    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:565 0, 0->3 VC 0) collected from Input[0][0]
7646    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:565 1, 0->3 VC 0)
7646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:565 0, 0->3 VC 0)
7646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:565 0, 0->3 VC 0)
7646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:565 0, 0->3 VC 0)
7646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:565 0, 0->3 VC 0)
7647    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:565 1, 0->3 VC 0) collected from Input[0][0]
7648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:565 1, 0->3 VC 0)
7648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:565 1, 0->3 VC 0)
7649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:565 1, 0->3 VC 0) dataAvailable = 0
7649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #565 in attack.
7651    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:566 0, 3->0 VC 0) collected from Input[4][0]
7652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:566 0, 3->0 VC 0)
7652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:566 0, 3->0 VC 0)
7652    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:566 0, 3->0 VC 0)
7653    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:566 0, 3->0 VC 0) collected from Input[1][0]
7653    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:566 1, 3->0 VC 0) collected from Input[4][0]
7654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:566 0, 3->0 VC 0)
7654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:566 0, 3->0 VC 0)
7654    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:566 0, 3->0 VC 0)
7654    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:566 1, 3->0 VC 0)
7655    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:566 0, 3->0 VC 0) collected from Input[2][0]
7655    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:566 1, 3->0 VC 0) collected from Input[1][0]
7656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:566 0, 3->0 VC 0)
7656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:566 0, 3->0 VC 0)
7656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:566 0, 3->0 VC 0)
7656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:566 0, 3->0 VC 0)
7656    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:566 1, 3->0 VC 0)
7657    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:566 1, 3->0 VC 0) collected from Input[2][0]
7658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:566 1, 3->0 VC 0)
7658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:566 1, 3->0 VC 0)
7659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:566 1, 3->0 VC 0) dataAvailable = 0
7659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #566 in attack.
7661    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:567 0, 0->3 VC 0) collected from Input[4][0]
7662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:567 0, 0->3 VC 0)
7662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:567 0, 0->3 VC 0)
7662    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:567 0, 0->3 VC 0)
7663    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:567 1, 0->3 VC 0) collected from Input[4][0]
7663    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:567 0, 0->3 VC 0) collected from Input[3][0]
7664    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:567 1, 0->3 VC 0)
7664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:567 0, 0->3 VC 0)
7664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:567 0, 0->3 VC 0)
7664    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:567 0, 0->3 VC 0)
7665    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:567 1, 0->3 VC 0) collected from Input[3][0]
7665    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:567 0, 0->3 VC 0) collected from Input[0][0]
7666    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:567 1, 0->3 VC 0)
7666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:567 0, 0->3 VC 0)
7666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:567 0, 0->3 VC 0)
7666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:567 0, 0->3 VC 0)
7666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:567 0, 0->3 VC 0)
7667    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:567 1, 0->3 VC 0) collected from Input[0][0]
7668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:567 1, 0->3 VC 0)
7668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:567 1, 0->3 VC 0)
7669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:567 1, 0->3 VC 0) dataAvailable = 0
7669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #567 in attack.
7671    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:568 0, 3->0 VC 0) collected from Input[4][0]
7672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:568 0, 3->0 VC 0)
7672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:568 0, 3->0 VC 0)
7672    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:568 0, 3->0 VC 0)
7673    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:568 0, 3->0 VC 0) collected from Input[1][0]
7673    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:568 1, 3->0 VC 0) collected from Input[4][0]
7674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:568 0, 3->0 VC 0)
7674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:568 0, 3->0 VC 0)
7674    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:568 0, 3->0 VC 0)
7674    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:568 1, 3->0 VC 0)
7675    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:568 0, 3->0 VC 0) collected from Input[2][0]
7675    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:568 1, 3->0 VC 0) collected from Input[1][0]
7676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:568 0, 3->0 VC 0)
7676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:568 0, 3->0 VC 0)
7676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:568 0, 3->0 VC 0)
7676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:568 0, 3->0 VC 0)
7676    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:568 1, 3->0 VC 0)
7677    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:568 1, 3->0 VC 0) collected from Input[2][0]
7678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:568 1, 3->0 VC 0)
7678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:568 1, 3->0 VC 0)
7679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:568 1, 3->0 VC 0) dataAvailable = 0
7679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #568 in attack.
7681    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:569 0, 0->3 VC 0) collected from Input[4][0]
7682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:569 0, 0->3 VC 0)
7682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:569 0, 0->3 VC 0)
7682    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:569 0, 0->3 VC 0)
7683    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:569 1, 0->3 VC 0) collected from Input[4][0]
7683    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:569 0, 0->3 VC 0) collected from Input[3][0]
7684    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:569 1, 0->3 VC 0)
7684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:569 0, 0->3 VC 0)
7684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:569 0, 0->3 VC 0)
7684    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:569 0, 0->3 VC 0)
7685    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:569 1, 0->3 VC 0) collected from Input[3][0]
7685    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:569 0, 0->3 VC 0) collected from Input[0][0]
7686    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:569 1, 0->3 VC 0)
7686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:569 0, 0->3 VC 0)
7686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:569 0, 0->3 VC 0)
7686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:569 0, 0->3 VC 0)
7686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:569 0, 0->3 VC 0)
7687    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:569 1, 0->3 VC 0) collected from Input[0][0]
7688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:569 1, 0->3 VC 0)
7688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:569 1, 0->3 VC 0)
7689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:569 1, 0->3 VC 0) dataAvailable = 0
7689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #569 in attack.
7691    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:570 0, 3->0 VC 0) collected from Input[4][0]
7692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:570 0, 3->0 VC 0)
7692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:570 0, 3->0 VC 0)
7692    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:570 0, 3->0 VC 0)
7693    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:570 0, 3->0 VC 0) collected from Input[1][0]
7693    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:570 1, 3->0 VC 0) collected from Input[4][0]
7694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:570 0, 3->0 VC 0)
7694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:570 0, 3->0 VC 0)
7694    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:570 0, 3->0 VC 0)
7694    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:570 1, 3->0 VC 0)
7695    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:570 0, 3->0 VC 0) collected from Input[2][0]
7695    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:570 1, 3->0 VC 0) collected from Input[1][0]
7696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:570 0, 3->0 VC 0)
7696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:570 0, 3->0 VC 0)
7696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:570 0, 3->0 VC 0)
7696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:570 0, 3->0 VC 0)
7696    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:570 1, 3->0 VC 0)
7697    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:570 1, 3->0 VC 0) collected from Input[2][0]
7698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:570 1, 3->0 VC 0)
7698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:570 1, 3->0 VC 0)
7699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:570 1, 3->0 VC 0) dataAvailable = 0
7699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #570 in attack.
7701    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:571 0, 0->3 VC 0) collected from Input[4][0]
7702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:571 0, 0->3 VC 0)
7702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:571 0, 0->3 VC 0)
7702    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:571 0, 0->3 VC 0)
7703    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:571 1, 0->3 VC 0) collected from Input[4][0]
7703    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:571 0, 0->3 VC 0) collected from Input[3][0]
7704    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:571 1, 0->3 VC 0)
7704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:571 0, 0->3 VC 0)
7704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:571 0, 0->3 VC 0)
7704    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:571 0, 0->3 VC 0)
7705    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:571 1, 0->3 VC 0) collected from Input[3][0]
7705    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:571 0, 0->3 VC 0) collected from Input[0][0]
7706    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:571 1, 0->3 VC 0)
7706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:571 0, 0->3 VC 0)
7706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:571 0, 0->3 VC 0)
7706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:571 0, 0->3 VC 0)
7706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:571 0, 0->3 VC 0)
7707    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:571 1, 0->3 VC 0) collected from Input[0][0]
7708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:571 1, 0->3 VC 0)
7708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:571 1, 0->3 VC 0)
7709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:571 1, 0->3 VC 0) dataAvailable = 0
7709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #571 in attack.
7711    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:572 0, 3->0 VC 0) collected from Input[4][0]
7712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:572 0, 3->0 VC 0)
7712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:572 0, 3->0 VC 0)
7712    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:572 0, 3->0 VC 0)
7713    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:572 0, 3->0 VC 0) collected from Input[1][0]
7713    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:572 1, 3->0 VC 0) collected from Input[4][0]
7714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:572 0, 3->0 VC 0)
7714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:572 0, 3->0 VC 0)
7714    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:572 0, 3->0 VC 0)
7714    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:572 1, 3->0 VC 0)
7715    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:572 0, 3->0 VC 0) collected from Input[2][0]
7715    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:572 1, 3->0 VC 0) collected from Input[1][0]
7716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:572 0, 3->0 VC 0)
7716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:572 0, 3->0 VC 0)
7716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:572 0, 3->0 VC 0)
7716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:572 0, 3->0 VC 0)
7716    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:572 1, 3->0 VC 0)
7717    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:572 1, 3->0 VC 0) collected from Input[2][0]
7718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:572 1, 3->0 VC 0)
7718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:572 1, 3->0 VC 0)
7719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:572 1, 3->0 VC 0) dataAvailable = 0
7719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #572 in attack.
7721    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:573 0, 0->3 VC 0) collected from Input[4][0]
7722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:573 0, 0->3 VC 0)
7722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:573 0, 0->3 VC 0)
7722    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:573 0, 0->3 VC 0)
7723    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:573 1, 0->3 VC 0) collected from Input[4][0]
7723    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:573 0, 0->3 VC 0) collected from Input[3][0]
7724    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:573 1, 0->3 VC 0)
7724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:573 0, 0->3 VC 0)
7724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:573 0, 0->3 VC 0)
7724    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:573 0, 0->3 VC 0)
7725    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:573 1, 0->3 VC 0) collected from Input[3][0]
7725    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:573 0, 0->3 VC 0) collected from Input[0][0]
7726    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:573 1, 0->3 VC 0)
7726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:573 0, 0->3 VC 0)
7726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:573 0, 0->3 VC 0)
7726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:573 0, 0->3 VC 0)
7726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:573 0, 0->3 VC 0)
7727    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:573 1, 0->3 VC 0) collected from Input[0][0]
7728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:573 1, 0->3 VC 0)
7728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:573 1, 0->3 VC 0)
7729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:573 1, 0->3 VC 0) dataAvailable = 0
7729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #573 in attack.
7731    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:574 0, 3->0 VC 0) collected from Input[4][0]
7732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:574 0, 3->0 VC 0)
7732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:574 0, 3->0 VC 0)
7732    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:574 0, 3->0 VC 0)
7733    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:574 0, 3->0 VC 0) collected from Input[1][0]
7733    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:574 1, 3->0 VC 0) collected from Input[4][0]
7734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:574 0, 3->0 VC 0)
7734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:574 0, 3->0 VC 0)
7734    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:574 0, 3->0 VC 0)
7734    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:574 1, 3->0 VC 0)
7735    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:574 0, 3->0 VC 0) collected from Input[2][0]
7735    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:574 1, 3->0 VC 0) collected from Input[1][0]
7736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:574 0, 3->0 VC 0)
7736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:574 0, 3->0 VC 0)
7736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:574 0, 3->0 VC 0)
7736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:574 0, 3->0 VC 0)
7736    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:574 1, 3->0 VC 0)
7737    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:574 1, 3->0 VC 0) collected from Input[2][0]
7738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:574 1, 3->0 VC 0)
7738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:574 1, 3->0 VC 0)
7739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:574 1, 3->0 VC 0) dataAvailable = 0
7739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #574 in attack.
7741    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:575 0, 0->3 VC 0) collected from Input[4][0]
7742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:575 0, 0->3 VC 0)
7742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:575 0, 0->3 VC 0)
7742    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:575 0, 0->3 VC 0)
7743    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:575 1, 0->3 VC 0) collected from Input[4][0]
7743    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:575 0, 0->3 VC 0) collected from Input[3][0]
7744    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:575 1, 0->3 VC 0)
7744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:575 0, 0->3 VC 0)
7744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:575 0, 0->3 VC 0)
7744    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:575 0, 0->3 VC 0)
7745    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:575 1, 0->3 VC 0) collected from Input[3][0]
7745    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:575 0, 0->3 VC 0) collected from Input[0][0]
7746    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:575 1, 0->3 VC 0)
7746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:575 0, 0->3 VC 0)
7746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:575 0, 0->3 VC 0)
7746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:575 0, 0->3 VC 0)
7746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:575 0, 0->3 VC 0)
7747    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:575 1, 0->3 VC 0) collected from Input[0][0]
7748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:575 1, 0->3 VC 0)
7748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:575 1, 0->3 VC 0)
7749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:575 1, 0->3 VC 0) dataAvailable = 0
7749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #575 in attack.
7751    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:576 0, 3->0 VC 0) collected from Input[4][0]
7752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:576 0, 3->0 VC 0)
7752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:576 0, 3->0 VC 0)
7752    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:576 0, 3->0 VC 0)
7753    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:576 0, 3->0 VC 0) collected from Input[1][0]
7753    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:576 1, 3->0 VC 0) collected from Input[4][0]
7754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:576 0, 3->0 VC 0)
7754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:576 0, 3->0 VC 0)
7754    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:576 0, 3->0 VC 0)
7754    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:576 1, 3->0 VC 0)
7755    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:576 0, 3->0 VC 0) collected from Input[2][0]
7755    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:576 1, 3->0 VC 0) collected from Input[1][0]
7756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:576 0, 3->0 VC 0)
7756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:576 0, 3->0 VC 0)
7756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:576 0, 3->0 VC 0)
7756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:576 0, 3->0 VC 0)
7756    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:576 1, 3->0 VC 0)
7757    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:576 1, 3->0 VC 0) collected from Input[2][0]
7758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:576 1, 3->0 VC 0)
7758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:576 1, 3->0 VC 0)
7759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:576 1, 3->0 VC 0) dataAvailable = 0
7759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #576 in attack.
7761    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:577 0, 0->3 VC 0) collected from Input[4][0]
7762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:577 0, 0->3 VC 0)
7762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:577 0, 0->3 VC 0)
7762    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:577 0, 0->3 VC 0)
7763    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:577 1, 0->3 VC 0) collected from Input[4][0]
7763    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:577 0, 0->3 VC 0) collected from Input[3][0]
7764    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:577 1, 0->3 VC 0)
7764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:577 0, 0->3 VC 0)
7764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:577 0, 0->3 VC 0)
7764    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:577 0, 0->3 VC 0)
7765    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:577 1, 0->3 VC 0) collected from Input[3][0]
7765    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:577 0, 0->3 VC 0) collected from Input[0][0]
7766    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:577 1, 0->3 VC 0)
7766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:577 0, 0->3 VC 0)
7766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:577 0, 0->3 VC 0)
7766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:577 0, 0->3 VC 0)
7766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:577 0, 0->3 VC 0)
7767    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:577 1, 0->3 VC 0) collected from Input[0][0]
7768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:577 1, 0->3 VC 0)
7768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:577 1, 0->3 VC 0)
7769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:577 1, 0->3 VC 0) dataAvailable = 0
7769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #577 in attack.
7771    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:578 0, 3->0 VC 0) collected from Input[4][0]
7772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:578 0, 3->0 VC 0)
7772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:578 0, 3->0 VC 0)
7772    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:578 0, 3->0 VC 0)
7773    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:578 0, 3->0 VC 0) collected from Input[1][0]
7773    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:578 1, 3->0 VC 0) collected from Input[4][0]
7774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:578 0, 3->0 VC 0)
7774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:578 0, 3->0 VC 0)
7774    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:578 0, 3->0 VC 0)
7774    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:578 1, 3->0 VC 0)
7775    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:578 0, 3->0 VC 0) collected from Input[2][0]
7775    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:578 1, 3->0 VC 0) collected from Input[1][0]
7776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:578 0, 3->0 VC 0)
7776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:578 0, 3->0 VC 0)
7776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:578 0, 3->0 VC 0)
7776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:578 0, 3->0 VC 0)
7776    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:578 1, 3->0 VC 0)
7777    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:578 1, 3->0 VC 0) collected from Input[2][0]
7778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:578 1, 3->0 VC 0)
7778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:578 1, 3->0 VC 0)
7779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:578 1, 3->0 VC 0) dataAvailable = 0
7779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #578 in attack.
7781    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:579 0, 0->3 VC 0) collected from Input[4][0]
7782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:579 0, 0->3 VC 0)
7782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:579 0, 0->3 VC 0)
7782    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:579 0, 0->3 VC 0)
7783    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:579 1, 0->3 VC 0) collected from Input[4][0]
7783    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:579 0, 0->3 VC 0) collected from Input[3][0]
7784    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:579 1, 0->3 VC 0)
7784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:579 0, 0->3 VC 0)
7784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:579 0, 0->3 VC 0)
7784    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:579 0, 0->3 VC 0)
7785    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:579 1, 0->3 VC 0) collected from Input[3][0]
7785    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:579 0, 0->3 VC 0) collected from Input[0][0]
7786    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:579 1, 0->3 VC 0)
7786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:579 0, 0->3 VC 0)
7786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:579 0, 0->3 VC 0)
7786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:579 0, 0->3 VC 0)
7786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:579 0, 0->3 VC 0)
7787    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:579 1, 0->3 VC 0) collected from Input[0][0]
7788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:579 1, 0->3 VC 0)
7788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:579 1, 0->3 VC 0)
7789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:579 1, 0->3 VC 0) dataAvailable = 0
7789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #579 in attack.
7791    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:580 0, 3->0 VC 0) collected from Input[4][0]
7792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:580 0, 3->0 VC 0)
7792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:580 0, 3->0 VC 0)
7792    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:580 0, 3->0 VC 0)
7793    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:580 0, 3->0 VC 0) collected from Input[1][0]
7793    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:580 1, 3->0 VC 0) collected from Input[4][0]
7794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:580 0, 3->0 VC 0)
7794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:580 0, 3->0 VC 0)
7794    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:580 0, 3->0 VC 0)
7794    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:580 1, 3->0 VC 0)
7795    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:580 0, 3->0 VC 0) collected from Input[2][0]
7795    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:580 1, 3->0 VC 0) collected from Input[1][0]
7796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:580 0, 3->0 VC 0)
7796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:580 0, 3->0 VC 0)
7796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:580 0, 3->0 VC 0)
7796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:580 0, 3->0 VC 0)
7796    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:580 1, 3->0 VC 0)
7797    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:580 1, 3->0 VC 0) collected from Input[2][0]
7798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:580 1, 3->0 VC 0)
7798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:580 1, 3->0 VC 0)
7799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:580 1, 3->0 VC 0) dataAvailable = 0
7799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #580 in attack.
7801    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:581 0, 0->3 VC 0) collected from Input[4][0]
7802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:581 0, 0->3 VC 0)
7802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:581 0, 0->3 VC 0)
7802    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:581 0, 0->3 VC 0)
7803    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:581 1, 0->3 VC 0) collected from Input[4][0]
7803    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:581 0, 0->3 VC 0) collected from Input[3][0]
7804    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:581 1, 0->3 VC 0)
7804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:581 0, 0->3 VC 0)
7804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:581 0, 0->3 VC 0)
7804    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:581 0, 0->3 VC 0)
7805    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:581 1, 0->3 VC 0) collected from Input[3][0]
7805    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:581 0, 0->3 VC 0) collected from Input[0][0]
7806    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:581 1, 0->3 VC 0)
7806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:581 0, 0->3 VC 0)
7806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:581 0, 0->3 VC 0)
7806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:581 0, 0->3 VC 0)
7806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:581 0, 0->3 VC 0)
7807    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:581 1, 0->3 VC 0) collected from Input[0][0]
7808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:581 1, 0->3 VC 0)
7808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:581 1, 0->3 VC 0)
7809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:581 1, 0->3 VC 0) dataAvailable = 0
7809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #581 in attack.
7811    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:582 0, 3->0 VC 0) collected from Input[4][0]
7812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:582 0, 3->0 VC 0)
7812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:582 0, 3->0 VC 0)
7812    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:582 0, 3->0 VC 0)
7813    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:582 0, 3->0 VC 0) collected from Input[1][0]
7813    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:582 1, 3->0 VC 0) collected from Input[4][0]
7814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:582 0, 3->0 VC 0)
7814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:582 0, 3->0 VC 0)
7814    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:582 0, 3->0 VC 0)
7814    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:582 1, 3->0 VC 0)
7815    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:582 0, 3->0 VC 0) collected from Input[2][0]
7815    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:582 1, 3->0 VC 0) collected from Input[1][0]
7816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:582 0, 3->0 VC 0)
7816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:582 0, 3->0 VC 0)
7816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:582 0, 3->0 VC 0)
7816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:582 0, 3->0 VC 0)
7816    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:582 1, 3->0 VC 0)
7817    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:582 1, 3->0 VC 0) collected from Input[2][0]
7818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:582 1, 3->0 VC 0)
7818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:582 1, 3->0 VC 0)
7819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:582 1, 3->0 VC 0) dataAvailable = 0
7819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #582 in attack.
7821    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:583 0, 0->3 VC 0) collected from Input[4][0]
7822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:583 0, 0->3 VC 0)
7822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:583 0, 0->3 VC 0)
7822    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:583 0, 0->3 VC 0)
7823    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:583 1, 0->3 VC 0) collected from Input[4][0]
7823    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:583 0, 0->3 VC 0) collected from Input[3][0]
7824    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:583 1, 0->3 VC 0)
7824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:583 0, 0->3 VC 0)
7824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:583 0, 0->3 VC 0)
7824    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:583 0, 0->3 VC 0)
7825    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:583 1, 0->3 VC 0) collected from Input[3][0]
7825    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:583 0, 0->3 VC 0) collected from Input[0][0]
7826    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:583 1, 0->3 VC 0)
7826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:583 0, 0->3 VC 0)
7826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:583 0, 0->3 VC 0)
7826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:583 0, 0->3 VC 0)
7826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:583 0, 0->3 VC 0)
7827    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:583 1, 0->3 VC 0) collected from Input[0][0]
7828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:583 1, 0->3 VC 0)
7828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:583 1, 0->3 VC 0)
7829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:583 1, 0->3 VC 0) dataAvailable = 0
7829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #583 in attack.
7831    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:584 0, 3->0 VC 0) collected from Input[4][0]
7832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:584 0, 3->0 VC 0)
7832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:584 0, 3->0 VC 0)
7832    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:584 0, 3->0 VC 0)
7833    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:584 0, 3->0 VC 0) collected from Input[1][0]
7833    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:584 1, 3->0 VC 0) collected from Input[4][0]
7834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:584 0, 3->0 VC 0)
7834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:584 0, 3->0 VC 0)
7834    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:584 0, 3->0 VC 0)
7834    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:584 1, 3->0 VC 0)
7835    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:584 0, 3->0 VC 0) collected from Input[2][0]
7835    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:584 1, 3->0 VC 0) collected from Input[1][0]
7836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:584 0, 3->0 VC 0)
7836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:584 0, 3->0 VC 0)
7836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:584 0, 3->0 VC 0)
7836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:584 0, 3->0 VC 0)
7836    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:584 1, 3->0 VC 0)
7837    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:584 1, 3->0 VC 0) collected from Input[2][0]
7838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:584 1, 3->0 VC 0)
7838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:584 1, 3->0 VC 0)
7839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:584 1, 3->0 VC 0) dataAvailable = 0
7839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #584 in attack.
7841    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:585 0, 0->3 VC 0) collected from Input[4][0]
7842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:585 0, 0->3 VC 0)
7842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:585 0, 0->3 VC 0)
7842    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:585 0, 0->3 VC 0)
7843    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:585 1, 0->3 VC 0) collected from Input[4][0]
7843    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:585 0, 0->3 VC 0) collected from Input[3][0]
7844    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:585 1, 0->3 VC 0)
7844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:585 0, 0->3 VC 0)
7844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:585 0, 0->3 VC 0)
7844    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:585 0, 0->3 VC 0)
7845    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:585 1, 0->3 VC 0) collected from Input[3][0]
7845    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:585 0, 0->3 VC 0) collected from Input[0][0]
7846    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:585 1, 0->3 VC 0)
7846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:585 0, 0->3 VC 0)
7846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:585 0, 0->3 VC 0)
7846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:585 0, 0->3 VC 0)
7846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:585 0, 0->3 VC 0)
7847    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:585 1, 0->3 VC 0) collected from Input[0][0]
7848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:585 1, 0->3 VC 0)
7848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:585 1, 0->3 VC 0)
7849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:585 1, 0->3 VC 0) dataAvailable = 0
7849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #585 in attack.
7851    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:586 0, 3->0 VC 0) collected from Input[4][0]
7852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:586 0, 3->0 VC 0)
7852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:586 0, 3->0 VC 0)
7852    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:586 0, 3->0 VC 0)
7853    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:586 0, 3->0 VC 0) collected from Input[1][0]
7853    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:586 1, 3->0 VC 0) collected from Input[4][0]
7854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:586 0, 3->0 VC 0)
7854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:586 0, 3->0 VC 0)
7854    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:586 0, 3->0 VC 0)
7854    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:586 1, 3->0 VC 0)
7855    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:586 0, 3->0 VC 0) collected from Input[2][0]
7855    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:586 1, 3->0 VC 0) collected from Input[1][0]
7856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:586 0, 3->0 VC 0)
7856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:586 0, 3->0 VC 0)
7856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:586 0, 3->0 VC 0)
7856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:586 0, 3->0 VC 0)
7856    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:586 1, 3->0 VC 0)
7857    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:586 1, 3->0 VC 0) collected from Input[2][0]
7858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:586 1, 3->0 VC 0)
7858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:586 1, 3->0 VC 0)
7859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:586 1, 3->0 VC 0) dataAvailable = 0
7859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #586 in attack.
7861    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:587 0, 0->3 VC 0) collected from Input[4][0]
7862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:587 0, 0->3 VC 0)
7862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:587 0, 0->3 VC 0)
7862    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:587 0, 0->3 VC 0)
7863    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:587 1, 0->3 VC 0) collected from Input[4][0]
7863    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:587 0, 0->3 VC 0) collected from Input[3][0]
7864    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:587 1, 0->3 VC 0)
7864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:587 0, 0->3 VC 0)
7864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:587 0, 0->3 VC 0)
7864    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:587 0, 0->3 VC 0)
7865    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:587 1, 0->3 VC 0) collected from Input[3][0]
7865    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:587 0, 0->3 VC 0) collected from Input[0][0]
7866    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:587 1, 0->3 VC 0)
7866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:587 0, 0->3 VC 0)
7866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:587 0, 0->3 VC 0)
7866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:587 0, 0->3 VC 0)
7866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:587 0, 0->3 VC 0)
7867    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:587 1, 0->3 VC 0) collected from Input[0][0]
7868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:587 1, 0->3 VC 0)
7868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:587 1, 0->3 VC 0)
7869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:587 1, 0->3 VC 0) dataAvailable = 0
7869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #587 in attack.
7871    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:588 0, 3->0 VC 0) collected from Input[4][0]
7872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:588 0, 3->0 VC 0)
7872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:588 0, 3->0 VC 0)
7872    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:588 0, 3->0 VC 0)
7873    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:588 0, 3->0 VC 0) collected from Input[1][0]
7873    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:588 1, 3->0 VC 0) collected from Input[4][0]
7874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:588 0, 3->0 VC 0)
7874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:588 0, 3->0 VC 0)
7874    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:588 0, 3->0 VC 0)
7874    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:588 1, 3->0 VC 0)
7875    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:588 0, 3->0 VC 0) collected from Input[2][0]
7875    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:588 1, 3->0 VC 0) collected from Input[1][0]
7876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:588 0, 3->0 VC 0)
7876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:588 0, 3->0 VC 0)
7876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:588 0, 3->0 VC 0)
7876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:588 0, 3->0 VC 0)
7876    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:588 1, 3->0 VC 0)
7877    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:588 1, 3->0 VC 0) collected from Input[2][0]
7878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:588 1, 3->0 VC 0)
7878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:588 1, 3->0 VC 0)
7879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:588 1, 3->0 VC 0) dataAvailable = 0
7879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #588 in attack.
7881    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:589 0, 0->3 VC 0) collected from Input[4][0]
7882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:589 0, 0->3 VC 0)
7882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:589 0, 0->3 VC 0)
7882    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:589 0, 0->3 VC 0)
7883    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:589 1, 0->3 VC 0) collected from Input[4][0]
7883    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:589 0, 0->3 VC 0) collected from Input[3][0]
7884    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:589 1, 0->3 VC 0)
7884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:589 0, 0->3 VC 0)
7884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:589 0, 0->3 VC 0)
7884    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:589 0, 0->3 VC 0)
7885    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:589 1, 0->3 VC 0) collected from Input[3][0]
7885    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:589 0, 0->3 VC 0) collected from Input[0][0]
7886    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:589 1, 0->3 VC 0)
7886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:589 0, 0->3 VC 0)
7886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:589 0, 0->3 VC 0)
7886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:589 0, 0->3 VC 0)
7886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:589 0, 0->3 VC 0)
7887    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:589 1, 0->3 VC 0) collected from Input[0][0]
7888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:589 1, 0->3 VC 0)
7888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:589 1, 0->3 VC 0)
7889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:589 1, 0->3 VC 0) dataAvailable = 0
7889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #589 in attack.
7891    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:590 0, 3->0 VC 0) collected from Input[4][0]
7892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:590 0, 3->0 VC 0)
7892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:590 0, 3->0 VC 0)
7892    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:590 0, 3->0 VC 0)
7893    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:590 0, 3->0 VC 0) collected from Input[1][0]
7893    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:590 1, 3->0 VC 0) collected from Input[4][0]
7894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:590 0, 3->0 VC 0)
7894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:590 0, 3->0 VC 0)
7894    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:590 0, 3->0 VC 0)
7894    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:590 1, 3->0 VC 0)
7895    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:590 0, 3->0 VC 0) collected from Input[2][0]
7895    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:590 1, 3->0 VC 0) collected from Input[1][0]
7896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:590 0, 3->0 VC 0)
7896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:590 0, 3->0 VC 0)
7896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:590 0, 3->0 VC 0)
7896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:590 0, 3->0 VC 0)
7896    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:590 1, 3->0 VC 0)
7897    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:590 1, 3->0 VC 0) collected from Input[2][0]
7898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:590 1, 3->0 VC 0)
7898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:590 1, 3->0 VC 0)
7899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:590 1, 3->0 VC 0) dataAvailable = 0
7899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #590 in attack.
7901    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:591 0, 0->3 VC 0) collected from Input[4][0]
7902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:591 0, 0->3 VC 0)
7902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:591 0, 0->3 VC 0)
7902    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:591 0, 0->3 VC 0)
7903    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:591 1, 0->3 VC 0) collected from Input[4][0]
7903    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:591 0, 0->3 VC 0) collected from Input[3][0]
7904    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:591 1, 0->3 VC 0)
7904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:591 0, 0->3 VC 0)
7904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:591 0, 0->3 VC 0)
7904    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:591 0, 0->3 VC 0)
7905    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:591 1, 0->3 VC 0) collected from Input[3][0]
7905    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:591 0, 0->3 VC 0) collected from Input[0][0]
7906    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:591 1, 0->3 VC 0)
7906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:591 0, 0->3 VC 0)
7906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:591 0, 0->3 VC 0)
7906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:591 0, 0->3 VC 0)
7906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:591 0, 0->3 VC 0)
7907    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:591 1, 0->3 VC 0) collected from Input[0][0]
7908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:591 1, 0->3 VC 0)
7908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:591 1, 0->3 VC 0)
7909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:591 1, 0->3 VC 0) dataAvailable = 0
7909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #591 in attack.
7911    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:592 0, 3->0 VC 0) collected from Input[4][0]
7912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:592 0, 3->0 VC 0)
7912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:592 0, 3->0 VC 0)
7912    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:592 0, 3->0 VC 0)
7913    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:592 0, 3->0 VC 0) collected from Input[1][0]
7913    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:592 1, 3->0 VC 0) collected from Input[4][0]
7914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:592 0, 3->0 VC 0)
7914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:592 0, 3->0 VC 0)
7914    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:592 0, 3->0 VC 0)
7914    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:592 1, 3->0 VC 0)
7915    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:592 0, 3->0 VC 0) collected from Input[2][0]
7915    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:592 1, 3->0 VC 0) collected from Input[1][0]
7916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:592 0, 3->0 VC 0)
7916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:592 0, 3->0 VC 0)
7916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:592 0, 3->0 VC 0)
7916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:592 0, 3->0 VC 0)
7916    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:592 1, 3->0 VC 0)
7917    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:592 1, 3->0 VC 0) collected from Input[2][0]
7918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:592 1, 3->0 VC 0)
7918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:592 1, 3->0 VC 0)
7919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:592 1, 3->0 VC 0) dataAvailable = 0
7919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #592 in attack.
7921    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:593 0, 0->3 VC 0) collected from Input[4][0]
7922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:593 0, 0->3 VC 0)
7922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:593 0, 0->3 VC 0)
7922    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:593 0, 0->3 VC 0)
7923    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:593 1, 0->3 VC 0) collected from Input[4][0]
7923    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:593 0, 0->3 VC 0) collected from Input[3][0]
7924    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:593 1, 0->3 VC 0)
7924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:593 0, 0->3 VC 0)
7924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:593 0, 0->3 VC 0)
7924    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:593 0, 0->3 VC 0)
7925    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:593 1, 0->3 VC 0) collected from Input[3][0]
7925    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:593 0, 0->3 VC 0) collected from Input[0][0]
7926    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:593 1, 0->3 VC 0)
7926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:593 0, 0->3 VC 0)
7926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:593 0, 0->3 VC 0)
7926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:593 0, 0->3 VC 0)
7926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:593 0, 0->3 VC 0)
7927    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:593 1, 0->3 VC 0) collected from Input[0][0]
7928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:593 1, 0->3 VC 0)
7928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:593 1, 0->3 VC 0)
7929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:593 1, 0->3 VC 0) dataAvailable = 0
7929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #593 in attack.
7931    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:594 0, 3->0 VC 0) collected from Input[4][0]
7932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:594 0, 3->0 VC 0)
7932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:594 0, 3->0 VC 0)
7932    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:594 0, 3->0 VC 0)
7933    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:594 0, 3->0 VC 0) collected from Input[1][0]
7933    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:594 1, 3->0 VC 0) collected from Input[4][0]
7934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:594 0, 3->0 VC 0)
7934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:594 0, 3->0 VC 0)
7934    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:594 0, 3->0 VC 0)
7934    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:594 1, 3->0 VC 0)
7935    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:594 0, 3->0 VC 0) collected from Input[2][0]
7935    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:594 1, 3->0 VC 0) collected from Input[1][0]
7936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:594 0, 3->0 VC 0)
7936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:594 0, 3->0 VC 0)
7936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:594 0, 3->0 VC 0)
7936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:594 0, 3->0 VC 0)
7936    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:594 1, 3->0 VC 0)
7937    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:594 1, 3->0 VC 0) collected from Input[2][0]
7938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:594 1, 3->0 VC 0)
7938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:594 1, 3->0 VC 0)
7939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:594 1, 3->0 VC 0) dataAvailable = 0
7939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #594 in attack.
7941    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:595 0, 0->3 VC 0) collected from Input[4][0]
7942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:595 0, 0->3 VC 0)
7942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:595 0, 0->3 VC 0)
7942    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:595 0, 0->3 VC 0)
7943    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:595 1, 0->3 VC 0) collected from Input[4][0]
7943    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:595 0, 0->3 VC 0) collected from Input[3][0]
7944    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:595 1, 0->3 VC 0)
7944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:595 0, 0->3 VC 0)
7944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:595 0, 0->3 VC 0)
7944    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:595 0, 0->3 VC 0)
7945    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:595 1, 0->3 VC 0) collected from Input[3][0]
7945    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:595 0, 0->3 VC 0) collected from Input[0][0]
7946    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:595 1, 0->3 VC 0)
7946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:595 0, 0->3 VC 0)
7946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:595 0, 0->3 VC 0)
7946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:595 0, 0->3 VC 0)
7946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:595 0, 0->3 VC 0)
7947    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:595 1, 0->3 VC 0) collected from Input[0][0]
7948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:595 1, 0->3 VC 0)
7948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:595 1, 0->3 VC 0)
7949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:595 1, 0->3 VC 0) dataAvailable = 0
7949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #595 in attack.
7951    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:596 0, 3->0 VC 0) collected from Input[4][0]
7952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:596 0, 3->0 VC 0)
7952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:596 0, 3->0 VC 0)
7952    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:596 0, 3->0 VC 0)
7953    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:596 0, 3->0 VC 0) collected from Input[1][0]
7953    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:596 1, 3->0 VC 0) collected from Input[4][0]
7954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:596 0, 3->0 VC 0)
7954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:596 0, 3->0 VC 0)
7954    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:596 0, 3->0 VC 0)
7954    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:596 1, 3->0 VC 0)
7955    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:596 0, 3->0 VC 0) collected from Input[2][0]
7955    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:596 1, 3->0 VC 0) collected from Input[1][0]
7956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:596 0, 3->0 VC 0)
7956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:596 0, 3->0 VC 0)
7956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:596 0, 3->0 VC 0)
7956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:596 0, 3->0 VC 0)
7956    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:596 1, 3->0 VC 0)
7957    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:596 1, 3->0 VC 0) collected from Input[2][0]
7958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:596 1, 3->0 VC 0)
7958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:596 1, 3->0 VC 0)
7959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:596 1, 3->0 VC 0) dataAvailable = 0
7959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #596 in attack.
7961    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:597 0, 0->3 VC 0) collected from Input[4][0]
7962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:597 0, 0->3 VC 0)
7962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:597 0, 0->3 VC 0)
7962    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:597 0, 0->3 VC 0)
7963    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:597 1, 0->3 VC 0) collected from Input[4][0]
7963    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:597 0, 0->3 VC 0) collected from Input[3][0]
7964    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:597 1, 0->3 VC 0)
7964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:597 0, 0->3 VC 0)
7964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:597 0, 0->3 VC 0)
7964    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:597 0, 0->3 VC 0)
7965    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:597 1, 0->3 VC 0) collected from Input[3][0]
7965    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:597 0, 0->3 VC 0) collected from Input[0][0]
7966    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:597 1, 0->3 VC 0)
7966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:597 0, 0->3 VC 0)
7966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:597 0, 0->3 VC 0)
7966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:597 0, 0->3 VC 0)
7966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:597 0, 0->3 VC 0)
7967    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:597 1, 0->3 VC 0) collected from Input[0][0]
7968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:597 1, 0->3 VC 0)
7968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:597 1, 0->3 VC 0)
7969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:597 1, 0->3 VC 0) dataAvailable = 0
7969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #597 in attack.
7971    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:598 0, 3->0 VC 0) collected from Input[4][0]
7972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:598 0, 3->0 VC 0)
7972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:598 0, 3->0 VC 0)
7972    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:598 0, 3->0 VC 0)
7973    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:598 0, 3->0 VC 0) collected from Input[1][0]
7973    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:598 1, 3->0 VC 0) collected from Input[4][0]
7974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:598 0, 3->0 VC 0)
7974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:598 0, 3->0 VC 0)
7974    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:598 0, 3->0 VC 0)
7974    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:598 1, 3->0 VC 0)
7975    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:598 0, 3->0 VC 0) collected from Input[2][0]
7975    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:598 1, 3->0 VC 0) collected from Input[1][0]
7976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:598 0, 3->0 VC 0)
7976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:598 0, 3->0 VC 0)
7976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:598 0, 3->0 VC 0)
7976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:598 0, 3->0 VC 0)
7976    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:598 1, 3->0 VC 0)
7977    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:598 1, 3->0 VC 0) collected from Input[2][0]
7978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:598 1, 3->0 VC 0)
7978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:598 1, 3->0 VC 0)
7979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:598 1, 3->0 VC 0) dataAvailable = 0
7979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #598 in attack.
7981    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:599 0, 0->3 VC 0) collected from Input[4][0]
7982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:599 0, 0->3 VC 0)
7982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:599 0, 0->3 VC 0)
7982    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:599 0, 0->3 VC 0)
7983    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:599 1, 0->3 VC 0) collected from Input[4][0]
7983    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:599 0, 0->3 VC 0) collected from Input[3][0]
7984    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:599 1, 0->3 VC 0)
7984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:599 0, 0->3 VC 0)
7984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:599 0, 0->3 VC 0)
7984    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:599 0, 0->3 VC 0)
7985    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:599 1, 0->3 VC 0) collected from Input[3][0]
7985    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:599 0, 0->3 VC 0) collected from Input[0][0]
7986    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:599 1, 0->3 VC 0)
7986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:599 0, 0->3 VC 0)
7986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:599 0, 0->3 VC 0)
7986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:599 0, 0->3 VC 0)
7986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:599 0, 0->3 VC 0)
7987    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:599 1, 0->3 VC 0) collected from Input[0][0]
7988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:599 1, 0->3 VC 0)
7988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:599 1, 0->3 VC 0)
7989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:599 1, 0->3 VC 0) dataAvailable = 0
7989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
7989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
7989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #599 in attack.
7991    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:600 0, 3->0 VC 0) collected from Input[4][0]
7992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:600 0, 3->0 VC 0)
7992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:600 0, 3->0 VC 0)
7992    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:600 0, 3->0 VC 0)
7993    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:600 0, 3->0 VC 0) collected from Input[1][0]
7993    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:600 1, 3->0 VC 0) collected from Input[4][0]
7994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:600 0, 3->0 VC 0)
7994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:600 0, 3->0 VC 0)
7994    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:600 0, 3->0 VC 0)
7994    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:600 1, 3->0 VC 0)
7995    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:600 0, 3->0 VC 0) collected from Input[2][0]
7995    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:600 1, 3->0 VC 0) collected from Input[1][0]
7996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:600 0, 3->0 VC 0)
7996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:600 0, 3->0 VC 0)
7996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:600 0, 3->0 VC 0)
7996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:600 0, 3->0 VC 0)
7996    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:600 1, 3->0 VC 0)
7997    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:600 1, 3->0 VC 0) collected from Input[2][0]
7998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:600 1, 3->0 VC 0)
7998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:600 1, 3->0 VC 0)
7999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:600 1, 3->0 VC 0) dataAvailable = 0
7999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
7999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
7999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #600 in attack.
8001    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:601 0, 0->3 VC 0) collected from Input[4][0]
8002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:601 0, 0->3 VC 0)
8002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:601 0, 0->3 VC 0)
8002    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:601 0, 0->3 VC 0)
8003    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:601 1, 0->3 VC 0) collected from Input[4][0]
8003    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:601 0, 0->3 VC 0) collected from Input[3][0]
8004    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:601 1, 0->3 VC 0)
8004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:601 0, 0->3 VC 0)
8004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:601 0, 0->3 VC 0)
8004    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:601 0, 0->3 VC 0)
8005    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:601 1, 0->3 VC 0) collected from Input[3][0]
8005    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:601 0, 0->3 VC 0) collected from Input[0][0]
8006    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:601 1, 0->3 VC 0)
8006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:601 0, 0->3 VC 0)
8006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:601 0, 0->3 VC 0)
8006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:601 0, 0->3 VC 0)
8006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:601 0, 0->3 VC 0)
8007    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:601 1, 0->3 VC 0) collected from Input[0][0]
8008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:601 1, 0->3 VC 0)
8008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:601 1, 0->3 VC 0)
8009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:601 1, 0->3 VC 0) dataAvailable = 0
8009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #601 in attack.
8011    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:602 0, 3->0 VC 0) collected from Input[4][0]
8012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:602 0, 3->0 VC 0)
8012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:602 0, 3->0 VC 0)
8012    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:602 0, 3->0 VC 0)
8013    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:602 0, 3->0 VC 0) collected from Input[1][0]
8013    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:602 1, 3->0 VC 0) collected from Input[4][0]
8014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:602 0, 3->0 VC 0)
8014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:602 0, 3->0 VC 0)
8014    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:602 0, 3->0 VC 0)
8014    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:602 1, 3->0 VC 0)
8015    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:602 0, 3->0 VC 0) collected from Input[2][0]
8015    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:602 1, 3->0 VC 0) collected from Input[1][0]
8016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:602 0, 3->0 VC 0)
8016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:602 0, 3->0 VC 0)
8016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:602 0, 3->0 VC 0)
8016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:602 0, 3->0 VC 0)
8016    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:602 1, 3->0 VC 0)
8017    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:602 1, 3->0 VC 0) collected from Input[2][0]
8018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:602 1, 3->0 VC 0)
8018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:602 1, 3->0 VC 0)
8019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:602 1, 3->0 VC 0) dataAvailable = 0
8019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #602 in attack.
8021    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:603 0, 0->3 VC 0) collected from Input[4][0]
8022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:603 0, 0->3 VC 0)
8022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:603 0, 0->3 VC 0)
8022    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:603 0, 0->3 VC 0)
8023    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:603 1, 0->3 VC 0) collected from Input[4][0]
8023    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:603 0, 0->3 VC 0) collected from Input[3][0]
8024    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:603 1, 0->3 VC 0)
8024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:603 0, 0->3 VC 0)
8024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:603 0, 0->3 VC 0)
8024    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:603 0, 0->3 VC 0)
8025    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:603 1, 0->3 VC 0) collected from Input[3][0]
8025    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:603 0, 0->3 VC 0) collected from Input[0][0]
8026    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:603 1, 0->3 VC 0)
8026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:603 0, 0->3 VC 0)
8026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:603 0, 0->3 VC 0)
8026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:603 0, 0->3 VC 0)
8026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:603 0, 0->3 VC 0)
8027    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:603 1, 0->3 VC 0) collected from Input[0][0]
8028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:603 1, 0->3 VC 0)
8028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:603 1, 0->3 VC 0)
8029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:603 1, 0->3 VC 0) dataAvailable = 0
8029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #603 in attack.
8031    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:604 0, 3->0 VC 0) collected from Input[4][0]
8032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:604 0, 3->0 VC 0)
8032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:604 0, 3->0 VC 0)
8032    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:604 0, 3->0 VC 0)
8033    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:604 0, 3->0 VC 0) collected from Input[1][0]
8033    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:604 1, 3->0 VC 0) collected from Input[4][0]
8034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:604 0, 3->0 VC 0)
8034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:604 0, 3->0 VC 0)
8034    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:604 0, 3->0 VC 0)
8034    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:604 1, 3->0 VC 0)
8035    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:604 0, 3->0 VC 0) collected from Input[2][0]
8035    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:604 1, 3->0 VC 0) collected from Input[1][0]
8036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:604 0, 3->0 VC 0)
8036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:604 0, 3->0 VC 0)
8036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:604 0, 3->0 VC 0)
8036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:604 0, 3->0 VC 0)
8036    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:604 1, 3->0 VC 0)
8037    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:604 1, 3->0 VC 0) collected from Input[2][0]
8038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:604 1, 3->0 VC 0)
8038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:604 1, 3->0 VC 0)
8039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:604 1, 3->0 VC 0) dataAvailable = 0
8039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #604 in attack.
8041    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:605 0, 0->3 VC 0) collected from Input[4][0]
8042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:605 0, 0->3 VC 0)
8042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:605 0, 0->3 VC 0)
8042    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:605 0, 0->3 VC 0)
8043    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:605 1, 0->3 VC 0) collected from Input[4][0]
8043    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:605 0, 0->3 VC 0) collected from Input[3][0]
8044    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:605 1, 0->3 VC 0)
8044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:605 0, 0->3 VC 0)
8044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:605 0, 0->3 VC 0)
8044    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:605 0, 0->3 VC 0)
8045    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:605 1, 0->3 VC 0) collected from Input[3][0]
8045    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:605 0, 0->3 VC 0) collected from Input[0][0]
8046    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:605 1, 0->3 VC 0)
8046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:605 0, 0->3 VC 0)
8046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:605 0, 0->3 VC 0)
8046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:605 0, 0->3 VC 0)
8046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:605 0, 0->3 VC 0)
8047    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:605 1, 0->3 VC 0) collected from Input[0][0]
8048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:605 1, 0->3 VC 0)
8048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:605 1, 0->3 VC 0)
8049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:605 1, 0->3 VC 0) dataAvailable = 0
8049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #605 in attack.
8051    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:606 0, 3->0 VC 0) collected from Input[4][0]
8052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:606 0, 3->0 VC 0)
8052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:606 0, 3->0 VC 0)
8052    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:606 0, 3->0 VC 0)
8053    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:606 0, 3->0 VC 0) collected from Input[1][0]
8053    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:606 1, 3->0 VC 0) collected from Input[4][0]
8054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:606 0, 3->0 VC 0)
8054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:606 0, 3->0 VC 0)
8054    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:606 0, 3->0 VC 0)
8054    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:606 1, 3->0 VC 0)
8055    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:606 0, 3->0 VC 0) collected from Input[2][0]
8055    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:606 1, 3->0 VC 0) collected from Input[1][0]
8056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:606 0, 3->0 VC 0)
8056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:606 0, 3->0 VC 0)
8056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:606 0, 3->0 VC 0)
8056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:606 0, 3->0 VC 0)
8056    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:606 1, 3->0 VC 0)
8057    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:606 1, 3->0 VC 0) collected from Input[2][0]
8058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:606 1, 3->0 VC 0)
8058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:606 1, 3->0 VC 0)
8059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:606 1, 3->0 VC 0) dataAvailable = 0
8059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #606 in attack.
8061    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:607 0, 0->3 VC 0) collected from Input[4][0]
8062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:607 0, 0->3 VC 0)
8062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:607 0, 0->3 VC 0)
8062    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:607 0, 0->3 VC 0)
8063    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:607 1, 0->3 VC 0) collected from Input[4][0]
8063    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:607 0, 0->3 VC 0) collected from Input[3][0]
8064    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:607 1, 0->3 VC 0)
8064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:607 0, 0->3 VC 0)
8064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:607 0, 0->3 VC 0)
8064    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:607 0, 0->3 VC 0)
8065    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:607 1, 0->3 VC 0) collected from Input[3][0]
8065    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:607 0, 0->3 VC 0) collected from Input[0][0]
8066    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:607 1, 0->3 VC 0)
8066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:607 0, 0->3 VC 0)
8066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:607 0, 0->3 VC 0)
8066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:607 0, 0->3 VC 0)
8066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:607 0, 0->3 VC 0)
8067    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:607 1, 0->3 VC 0) collected from Input[0][0]
8068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:607 1, 0->3 VC 0)
8068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:607 1, 0->3 VC 0)
8069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:607 1, 0->3 VC 0) dataAvailable = 0
8069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #607 in attack.
8071    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:608 0, 3->0 VC 0) collected from Input[4][0]
8072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:608 0, 3->0 VC 0)
8072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:608 0, 3->0 VC 0)
8072    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:608 0, 3->0 VC 0)
8073    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:608 0, 3->0 VC 0) collected from Input[1][0]
8073    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:608 1, 3->0 VC 0) collected from Input[4][0]
8074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:608 0, 3->0 VC 0)
8074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:608 0, 3->0 VC 0)
8074    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:608 0, 3->0 VC 0)
8074    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:608 1, 3->0 VC 0)
8075    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:608 0, 3->0 VC 0) collected from Input[2][0]
8075    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:608 1, 3->0 VC 0) collected from Input[1][0]
8076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:608 0, 3->0 VC 0)
8076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:608 0, 3->0 VC 0)
8076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:608 0, 3->0 VC 0)
8076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:608 0, 3->0 VC 0)
8076    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:608 1, 3->0 VC 0)
8077    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:608 1, 3->0 VC 0) collected from Input[2][0]
8078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:608 1, 3->0 VC 0)
8078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:608 1, 3->0 VC 0)
8079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:608 1, 3->0 VC 0) dataAvailable = 0
8079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #608 in attack.
8081    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:609 0, 0->3 VC 0) collected from Input[4][0]
8082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:609 0, 0->3 VC 0)
8082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:609 0, 0->3 VC 0)
8082    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:609 0, 0->3 VC 0)
8083    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:609 1, 0->3 VC 0) collected from Input[4][0]
8083    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:609 0, 0->3 VC 0) collected from Input[3][0]
8084    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:609 1, 0->3 VC 0)
8084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:609 0, 0->3 VC 0)
8084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:609 0, 0->3 VC 0)
8084    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:609 0, 0->3 VC 0)
8085    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:609 1, 0->3 VC 0) collected from Input[3][0]
8085    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:609 0, 0->3 VC 0) collected from Input[0][0]
8086    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:609 1, 0->3 VC 0)
8086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:609 0, 0->3 VC 0)
8086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:609 0, 0->3 VC 0)
8086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:609 0, 0->3 VC 0)
8086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:609 0, 0->3 VC 0)
8087    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:609 1, 0->3 VC 0) collected from Input[0][0]
8088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:609 1, 0->3 VC 0)
8088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:609 1, 0->3 VC 0)
8089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:609 1, 0->3 VC 0) dataAvailable = 0
8089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #609 in attack.
8091    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:610 0, 3->0 VC 0) collected from Input[4][0]
8092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:610 0, 3->0 VC 0)
8092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:610 0, 3->0 VC 0)
8092    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:610 0, 3->0 VC 0)
8093    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:610 0, 3->0 VC 0) collected from Input[1][0]
8093    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:610 1, 3->0 VC 0) collected from Input[4][0]
8094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:610 0, 3->0 VC 0)
8094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:610 0, 3->0 VC 0)
8094    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:610 0, 3->0 VC 0)
8094    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:610 1, 3->0 VC 0)
8095    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:610 0, 3->0 VC 0) collected from Input[2][0]
8095    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:610 1, 3->0 VC 0) collected from Input[1][0]
8096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:610 0, 3->0 VC 0)
8096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:610 0, 3->0 VC 0)
8096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:610 0, 3->0 VC 0)
8096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:610 0, 3->0 VC 0)
8096    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:610 1, 3->0 VC 0)
8097    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:610 1, 3->0 VC 0) collected from Input[2][0]
8098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:610 1, 3->0 VC 0)
8098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:610 1, 3->0 VC 0)
8099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:610 1, 3->0 VC 0) dataAvailable = 0
8099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #610 in attack.
8101    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:611 0, 0->3 VC 0) collected from Input[4][0]
8101    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:611 0, 0->3 VC 0)
8102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:611 0, 0->3 VC 0)
8102    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:611 0, 0->3 VC 0)
8102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8102    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:611 1, 0->3 VC 0) collected from Input[4][0]
8103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:611 0, 0->3 VC 0) collected from Input[3][0]
8103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:611 1, 0->3 VC 0)
8104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:611 0, 0->3 VC 0)
8104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:611 0, 0->3 VC 0)
8104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:611 0, 0->3 VC 0)
8104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8105    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:611 1, 0->3 VC 0) collected from Input[3][0]
8105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8105    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8105    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:611 0, 0->3 VC 0) collected from Input[0][0]
8106    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:611 1, 0->3 VC 0)
8106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8106    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:611 0, 0->3 VC 0)
8106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:611 0, 0->3 VC 0)
8106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:611 0, 0->3 VC 0)
8106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:611 0, 0->3 VC 0)
8107    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8107    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8107    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8107    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8107    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:611 1, 0->3 VC 0) collected from Input[0][0]
8108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8108    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8108    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8108    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:611 1, 0->3 VC 0)
8108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:611 1, 0->3 VC 0)
8108    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8109    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8109    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8109    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8109    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8109    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8109    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:611 1, 0->3 VC 0) dataAvailable = 0
8109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #611 in attack.
8110    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8110    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8110    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8110    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8110    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8111    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8111    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8111    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8111    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8111    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8111    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:612 0, 3->0 VC 0) collected from Input[4][0]
8112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8112    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8112    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8112    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8112    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:612 0, 3->0 VC 0)
8112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:612 0, 3->0 VC 0)
8112    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:612 0, 3->0 VC 0)
8112    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8113    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8113    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8113    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:612 0, 3->0 VC 0) collected from Input[1][0]
8113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8113    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8113    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8113    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:612 1, 3->0 VC 0) collected from Input[4][0]
8114    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8114    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8114    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8114    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:612 0, 3->0 VC 0)
8114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:612 0, 3->0 VC 0)
8114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:612 0, 3->0 VC 0)
8114    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8114    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:612 1, 3->0 VC 0)
8114    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:612 0, 3->0 VC 0) collected from Input[2][0]
8115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8115    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8115    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:612 1, 3->0 VC 0) collected from Input[1][0]
8115    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:612 0, 3->0 VC 0)
8116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:612 0, 3->0 VC 0)
8116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:612 0, 3->0 VC 0)
8116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:612 0, 3->0 VC 0)
8116    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8116    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:612 1, 3->0 VC 0)
8116    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8116    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:612 1, 3->0 VC 0) collected from Input[2][0]
8117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8117    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8117    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8117    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8117    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8117    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:612 1, 3->0 VC 0)
8118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:612 1, 3->0 VC 0)
8118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8118    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8118    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8118    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8118    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8118    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8119    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:612 1, 3->0 VC 0) dataAvailable = 0
8119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #612 in attack.
8119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8119    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8119    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8119    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8119    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8120    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8120    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8120    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8120    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8120    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:613 0, 0->3 VC 0) collected from Input[4][0]
8121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8121    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8121    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8121    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8121    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8121    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:613 0, 0->3 VC 0)
8122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:613 0, 0->3 VC 0)
8122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:613 0, 0->3 VC 0)
8122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8122    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8122    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8122    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8122    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8122    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:613 1, 0->3 VC 0) collected from Input[4][0]
8123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:613 0, 0->3 VC 0) collected from Input[3][0]
8123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8123    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8123    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8123    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:613 1, 0->3 VC 0)
8124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:613 0, 0->3 VC 0)
8124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:613 0, 0->3 VC 0)
8124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:613 0, 0->3 VC 0)
8124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8124    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8124    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8124    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8125    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:613 1, 0->3 VC 0) collected from Input[3][0]
8125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8125    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8125    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8125    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8125    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8125    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:613 0, 0->3 VC 0) collected from Input[0][0]
8126    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:613 1, 0->3 VC 0)
8126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8126    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8126    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8126    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:613 0, 0->3 VC 0)
8126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:613 0, 0->3 VC 0)
8126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:613 0, 0->3 VC 0)
8126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:613 0, 0->3 VC 0)
8126    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8127    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8127    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8127    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8127    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8127    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8127    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:613 1, 0->3 VC 0) collected from Input[0][0]
8128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8128    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8128    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8128    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8128    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:613 1, 0->3 VC 0)
8128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:613 1, 0->3 VC 0)
8128    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8129    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8129    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8129    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8129    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8129    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8129    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:613 1, 0->3 VC 0) dataAvailable = 0
8129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #613 in attack.
8130    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8130    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8130    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8130    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8130    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8130    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8131    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8131    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8131    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8131    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8131    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8131    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:614 0, 3->0 VC 0) collected from Input[4][0]
8132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8132    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8132    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8132    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8132    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:614 0, 3->0 VC 0)
8132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:614 0, 3->0 VC 0)
8132    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:614 0, 3->0 VC 0)
8132    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8133    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8133    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8133    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:614 0, 3->0 VC 0) collected from Input[1][0]
8133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8133    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8133    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8133    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:614 1, 3->0 VC 0) collected from Input[4][0]
8134    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8134    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8134    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8134    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:614 0, 3->0 VC 0)
8134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:614 0, 3->0 VC 0)
8134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:614 0, 3->0 VC 0)
8134    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8134    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:614 1, 3->0 VC 0)
8134    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:614 0, 3->0 VC 0) collected from Input[2][0]
8135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8135    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8135    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:614 1, 3->0 VC 0) collected from Input[1][0]
8135    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:614 0, 3->0 VC 0)
8136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:614 0, 3->0 VC 0)
8136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:614 0, 3->0 VC 0)
8136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:614 0, 3->0 VC 0)
8136    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8136    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:614 1, 3->0 VC 0)
8136    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8136    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:614 1, 3->0 VC 0) collected from Input[2][0]
8137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8137    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8137    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8137    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8137    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8137    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:614 1, 3->0 VC 0)
8138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:614 1, 3->0 VC 0)
8138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8138    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8138    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8138    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8138    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8138    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8139    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:614 1, 3->0 VC 0) dataAvailable = 0
8139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #614 in attack.
8139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8139    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8139    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8139    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8139    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8140    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8140    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8140    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8140    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8140    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:615 0, 0->3 VC 0) collected from Input[4][0]
8141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8141    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
8141    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8141    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8141    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8141    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:615 0, 0->3 VC 0)
8142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:615 0, 0->3 VC 0)
8142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:615 0, 0->3 VC 0)
8142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
8142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
8142    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
8142    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8142    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8142    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8142    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
8143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:615 1, 0->3 VC 0) collected from Input[4][0]
8143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:615 0, 0->3 VC 0) collected from Input[3][0]
8143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
8143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8143    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8143    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8143    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
8144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
8144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
8144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:615 1, 0->3 VC 0)
8144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:615 0, 0->3 VC 0)
8144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:615 0, 0->3 VC 0)
8144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:615 0, 0->3 VC 0)
8144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
8144    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8144    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8144    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8145    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
8145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8145    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:615 1, 0->3 VC 0) collected from Input[3][0]
8145    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8145    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
8145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8145    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8145    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8145    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:615 0, 0->3 VC 0) collected from Input[0][0]
8146    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
8146    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:615 1, 0->3 VC 0)
8146    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8146    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
8146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
8146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
8146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
8146    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
8146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:615 0, 0->3 VC 0)
8146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:615 0, 0->3 VC 0)
8146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:615 0, 0->3 VC 0)
8146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:615 0, 0->3 VC 0)
8146    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
8147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
8147    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
8147    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
8147    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8147    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:615 1, 0->3 VC 0) collected from Input[0][0]
8148    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
8148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
8148    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
8148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:615 1, 0->3 VC 0)
8148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:615 1, 0->3 VC 0)
8148    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
8149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8149    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
8149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
8149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
8149    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
8149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
8149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
8149    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
8149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:615 1, 0->3 VC 0) dataAvailable = 0
8149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #615 in attack.
8150    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
8150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8150    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8150    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
8151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
8151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
8151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
8151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
8151    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
8151    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:616 0, 3->0 VC 0) collected from Input[4][0]
8152    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
8152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:616 0, 3->0 VC 0)
8152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:616 0, 3->0 VC 0)
8152    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:616 0, 3->0 VC 0)
8153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
8153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
8153    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:616 0, 3->0 VC 0) collected from Input[1][0]
8153    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:616 1, 3->0 VC 0) collected from Input[4][0]
8154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
8154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
8154    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
8154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:616 0, 3->0 VC 0)
8154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:616 0, 3->0 VC 0)
8154    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:616 0, 3->0 VC 0)
8154    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:616 1, 3->0 VC 0)
8155    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:616 0, 3->0 VC 0) collected from Input[2][0]
8155    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:616 1, 3->0 VC 0) collected from Input[1][0]
8156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:616 0, 3->0 VC 0)
8156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:616 0, 3->0 VC 0)
8156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:616 0, 3->0 VC 0)
8156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:616 0, 3->0 VC 0)
8156    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:616 1, 3->0 VC 0)
8157    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:616 1, 3->0 VC 0) collected from Input[2][0]
8158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:616 1, 3->0 VC 0)
8158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:616 1, 3->0 VC 0)
8159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:616 1, 3->0 VC 0) dataAvailable = 0
8159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #616 in attack.
8161    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:617 0, 0->3 VC 0) collected from Input[4][0]
8162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:617 0, 0->3 VC 0)
8162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:617 0, 0->3 VC 0)
8162    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:617 0, 0->3 VC 0)
8163    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:617 1, 0->3 VC 0) collected from Input[4][0]
8163    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:617 0, 0->3 VC 0) collected from Input[3][0]
8164    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:617 1, 0->3 VC 0)
8164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:617 0, 0->3 VC 0)
8164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:617 0, 0->3 VC 0)
8164    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:617 0, 0->3 VC 0)
8165    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:617 1, 0->3 VC 0) collected from Input[3][0]
8165    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:617 0, 0->3 VC 0) collected from Input[0][0]
8166    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:617 1, 0->3 VC 0)
8166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:617 0, 0->3 VC 0)
8166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:617 0, 0->3 VC 0)
8166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:617 0, 0->3 VC 0)
8166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:617 0, 0->3 VC 0)
8167    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:617 1, 0->3 VC 0) collected from Input[0][0]
8168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:617 1, 0->3 VC 0)
8168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:617 1, 0->3 VC 0)
8169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:617 1, 0->3 VC 0) dataAvailable = 0
8169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #617 in attack.
8171    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:618 0, 3->0 VC 0) collected from Input[4][0]
8172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:618 0, 3->0 VC 0)
8172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:618 0, 3->0 VC 0)
8172    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:618 0, 3->0 VC 0)
8173    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:618 0, 3->0 VC 0) collected from Input[1][0]
8173    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:618 1, 3->0 VC 0) collected from Input[4][0]
8174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:618 0, 3->0 VC 0)
8174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:618 0, 3->0 VC 0)
8174    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:618 0, 3->0 VC 0)
8174    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:618 1, 3->0 VC 0)
8175    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:618 0, 3->0 VC 0) collected from Input[2][0]
8175    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:618 1, 3->0 VC 0) collected from Input[1][0]
8176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:618 0, 3->0 VC 0)
8176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:618 0, 3->0 VC 0)
8176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:618 0, 3->0 VC 0)
8176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:618 0, 3->0 VC 0)
8176    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:618 1, 3->0 VC 0)
8177    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:618 1, 3->0 VC 0) collected from Input[2][0]
8178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:618 1, 3->0 VC 0)
8178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:618 1, 3->0 VC 0)
8179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:618 1, 3->0 VC 0) dataAvailable = 0
8179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #618 in attack.
8181    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:619 0, 0->3 VC 0) collected from Input[4][0]
8182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:619 0, 0->3 VC 0)
8182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:619 0, 0->3 VC 0)
8182    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:619 0, 0->3 VC 0)
8183    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:619 1, 0->3 VC 0) collected from Input[4][0]
8183    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:619 0, 0->3 VC 0) collected from Input[3][0]
8184    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:619 1, 0->3 VC 0)
8184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:619 0, 0->3 VC 0)
8184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:619 0, 0->3 VC 0)
8184    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:619 0, 0->3 VC 0)
8185    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:619 1, 0->3 VC 0) collected from Input[3][0]
8185    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:619 0, 0->3 VC 0) collected from Input[0][0]
8186    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:619 1, 0->3 VC 0)
8186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:619 0, 0->3 VC 0)
8186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:619 0, 0->3 VC 0)
8186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:619 0, 0->3 VC 0)
8186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:619 0, 0->3 VC 0)
8187    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:619 1, 0->3 VC 0) collected from Input[0][0]
8188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:619 1, 0->3 VC 0)
8188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:619 1, 0->3 VC 0)
8189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:619 1, 0->3 VC 0) dataAvailable = 0
8189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #619 in attack.
8191    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:620 0, 3->0 VC 0) collected from Input[4][0]
8192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:620 0, 3->0 VC 0)
8192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:620 0, 3->0 VC 0)
8192    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:620 0, 3->0 VC 0)
8193    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:620 0, 3->0 VC 0) collected from Input[1][0]
8193    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:620 1, 3->0 VC 0) collected from Input[4][0]
8194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:620 0, 3->0 VC 0)
8194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:620 0, 3->0 VC 0)
8194    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:620 0, 3->0 VC 0)
8194    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:620 1, 3->0 VC 0)
8195    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:620 0, 3->0 VC 0) collected from Input[2][0]
8195    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:620 1, 3->0 VC 0) collected from Input[1][0]
8196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:620 0, 3->0 VC 0)
8196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:620 0, 3->0 VC 0)
8196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:620 0, 3->0 VC 0)
8196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:620 0, 3->0 VC 0)
8196    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:620 1, 3->0 VC 0)
8197    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:620 1, 3->0 VC 0) collected from Input[2][0]
8198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:620 1, 3->0 VC 0)
8198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:620 1, 3->0 VC 0)
8199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:620 1, 3->0 VC 0) dataAvailable = 0
8199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #620 in attack.
8201    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:621 0, 0->3 VC 0) collected from Input[4][0]
8202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:621 0, 0->3 VC 0)
8202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:621 0, 0->3 VC 0)
8202    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:621 0, 0->3 VC 0)
8203    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:621 1, 0->3 VC 0) collected from Input[4][0]
8203    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:621 0, 0->3 VC 0) collected from Input[3][0]
8204    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:621 1, 0->3 VC 0)
8204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:621 0, 0->3 VC 0)
8204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:621 0, 0->3 VC 0)
8204    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:621 0, 0->3 VC 0)
8205    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:621 1, 0->3 VC 0) collected from Input[3][0]
8205    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:621 0, 0->3 VC 0) collected from Input[0][0]
8206    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:621 1, 0->3 VC 0)
8206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:621 0, 0->3 VC 0)
8206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:621 0, 0->3 VC 0)
8206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:621 0, 0->3 VC 0)
8206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:621 0, 0->3 VC 0)
8207    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:621 1, 0->3 VC 0) collected from Input[0][0]
8208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:621 1, 0->3 VC 0)
8208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:621 1, 0->3 VC 0)
8209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:621 1, 0->3 VC 0) dataAvailable = 0
8209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #621 in attack.
8211    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:622 0, 3->0 VC 0) collected from Input[4][0]
8212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:622 0, 3->0 VC 0)
8212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:622 0, 3->0 VC 0)
8212    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:622 0, 3->0 VC 0)
8213    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:622 0, 3->0 VC 0) collected from Input[1][0]
8213    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:622 1, 3->0 VC 0) collected from Input[4][0]
8214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:622 0, 3->0 VC 0)
8214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:622 0, 3->0 VC 0)
8214    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:622 0, 3->0 VC 0)
8214    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:622 1, 3->0 VC 0)
8215    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:622 0, 3->0 VC 0) collected from Input[2][0]
8215    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:622 1, 3->0 VC 0) collected from Input[1][0]
8216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:622 0, 3->0 VC 0)
8216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:622 0, 3->0 VC 0)
8216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:622 0, 3->0 VC 0)
8216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:622 0, 3->0 VC 0)
8216    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:622 1, 3->0 VC 0)
8217    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:622 1, 3->0 VC 0) collected from Input[2][0]
8218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:622 1, 3->0 VC 0)
8218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:622 1, 3->0 VC 0)
8219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:622 1, 3->0 VC 0) dataAvailable = 0
8219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #622 in attack.
8221    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:623 0, 0->3 VC 0) collected from Input[4][0]
8222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:623 0, 0->3 VC 0)
8222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:623 0, 0->3 VC 0)
8222    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:623 0, 0->3 VC 0)
8223    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:623 1, 0->3 VC 0) collected from Input[4][0]
8223    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:623 0, 0->3 VC 0) collected from Input[3][0]
8224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:623 1, 0->3 VC 0)
8224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:623 0, 0->3 VC 0)
8224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:623 0, 0->3 VC 0)
8224    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:623 0, 0->3 VC 0)
8225    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:623 1, 0->3 VC 0) collected from Input[3][0]
8225    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:623 0, 0->3 VC 0) collected from Input[0][0]
8226    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:623 1, 0->3 VC 0)
8226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:623 0, 0->3 VC 0)
8226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:623 0, 0->3 VC 0)
8226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:623 0, 0->3 VC 0)
8226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:623 0, 0->3 VC 0)
8227    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:623 1, 0->3 VC 0) collected from Input[0][0]
8228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:623 1, 0->3 VC 0)
8228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:623 1, 0->3 VC 0)
8229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:623 1, 0->3 VC 0) dataAvailable = 0
8229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #623 in attack.
8231    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:624 0, 3->0 VC 0) collected from Input[4][0]
8232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:624 0, 3->0 VC 0)
8232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:624 0, 3->0 VC 0)
8232    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:624 0, 3->0 VC 0)
8233    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:624 0, 3->0 VC 0) collected from Input[1][0]
8233    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:624 1, 3->0 VC 0) collected from Input[4][0]
8234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:624 0, 3->0 VC 0)
8234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:624 0, 3->0 VC 0)
8234    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:624 0, 3->0 VC 0)
8234    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:624 1, 3->0 VC 0)
8235    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:624 0, 3->0 VC 0) collected from Input[2][0]
8235    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:624 1, 3->0 VC 0) collected from Input[1][0]
8236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:624 0, 3->0 VC 0)
8236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:624 0, 3->0 VC 0)
8236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:624 0, 3->0 VC 0)
8236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:624 0, 3->0 VC 0)
8236    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:624 1, 3->0 VC 0)
8237    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:624 1, 3->0 VC 0) collected from Input[2][0]
8238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:624 1, 3->0 VC 0)
8238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:624 1, 3->0 VC 0)
8239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:624 1, 3->0 VC 0) dataAvailable = 0
8239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #624 in attack.
8241    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:625 0, 0->3 VC 0) collected from Input[4][0]
8242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:625 0, 0->3 VC 0)
8242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:625 0, 0->3 VC 0)
8242    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:625 0, 0->3 VC 0)
8243    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:625 1, 0->3 VC 0) collected from Input[4][0]
8243    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:625 0, 0->3 VC 0) collected from Input[3][0]
8244    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:625 1, 0->3 VC 0)
8244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:625 0, 0->3 VC 0)
8244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:625 0, 0->3 VC 0)
8244    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:625 0, 0->3 VC 0)
8245    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:625 1, 0->3 VC 0) collected from Input[3][0]
8245    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:625 0, 0->3 VC 0) collected from Input[0][0]
8246    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:625 1, 0->3 VC 0)
8246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:625 0, 0->3 VC 0)
8246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:625 0, 0->3 VC 0)
8246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:625 0, 0->3 VC 0)
8246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:625 0, 0->3 VC 0)
8247    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:625 1, 0->3 VC 0) collected from Input[0][0]
8248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:625 1, 0->3 VC 0)
8248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:625 1, 0->3 VC 0)
8249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:625 1, 0->3 VC 0) dataAvailable = 0
8249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #625 in attack.
8251    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:626 0, 3->0 VC 0) collected from Input[4][0]
8252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:626 0, 3->0 VC 0)
8252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:626 0, 3->0 VC 0)
8252    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:626 0, 3->0 VC 0)
8253    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:626 0, 3->0 VC 0) collected from Input[1][0]
8253    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:626 1, 3->0 VC 0) collected from Input[4][0]
8254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:626 0, 3->0 VC 0)
8254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:626 0, 3->0 VC 0)
8254    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:626 0, 3->0 VC 0)
8254    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:626 1, 3->0 VC 0)
8255    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:626 0, 3->0 VC 0) collected from Input[2][0]
8255    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:626 1, 3->0 VC 0) collected from Input[1][0]
8256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:626 0, 3->0 VC 0)
8256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:626 0, 3->0 VC 0)
8256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:626 0, 3->0 VC 0)
8256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:626 0, 3->0 VC 0)
8256    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:626 1, 3->0 VC 0)
8257    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:626 1, 3->0 VC 0) collected from Input[2][0]
8258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:626 1, 3->0 VC 0)
8258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:626 1, 3->0 VC 0)
8259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:626 1, 3->0 VC 0) dataAvailable = 0
8259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #626 in attack.
8261    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:627 0, 0->3 VC 0) collected from Input[4][0]
8262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:627 0, 0->3 VC 0)
8262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:627 0, 0->3 VC 0)
8262    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:627 0, 0->3 VC 0)
8263    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:627 1, 0->3 VC 0) collected from Input[4][0]
8263    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:627 0, 0->3 VC 0) collected from Input[3][0]
8264    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:627 1, 0->3 VC 0)
8264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:627 0, 0->3 VC 0)
8264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:627 0, 0->3 VC 0)
8264    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:627 0, 0->3 VC 0)
8265    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:627 1, 0->3 VC 0) collected from Input[3][0]
8265    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:627 0, 0->3 VC 0) collected from Input[0][0]
8266    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:627 1, 0->3 VC 0)
8266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:627 0, 0->3 VC 0)
8266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:627 0, 0->3 VC 0)
8266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:627 0, 0->3 VC 0)
8266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:627 0, 0->3 VC 0)
8267    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:627 1, 0->3 VC 0) collected from Input[0][0]
8268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:627 1, 0->3 VC 0)
8268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:627 1, 0->3 VC 0)
8269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:627 1, 0->3 VC 0) dataAvailable = 0
8269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #627 in attack.
8271    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:628 0, 3->0 VC 0) collected from Input[4][0]
8272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:628 0, 3->0 VC 0)
8272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:628 0, 3->0 VC 0)
8272    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:628 0, 3->0 VC 0)
8273    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:628 0, 3->0 VC 0) collected from Input[1][0]
8273    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:628 1, 3->0 VC 0) collected from Input[4][0]
8274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:628 0, 3->0 VC 0)
8274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:628 0, 3->0 VC 0)
8274    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:628 0, 3->0 VC 0)
8274    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:628 1, 3->0 VC 0)
8275    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:628 0, 3->0 VC 0) collected from Input[2][0]
8275    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:628 1, 3->0 VC 0) collected from Input[1][0]
8276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:628 0, 3->0 VC 0)
8276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:628 0, 3->0 VC 0)
8276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:628 0, 3->0 VC 0)
8276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:628 0, 3->0 VC 0)
8276    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:628 1, 3->0 VC 0)
8277    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:628 1, 3->0 VC 0) collected from Input[2][0]
8278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:628 1, 3->0 VC 0)
8278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:628 1, 3->0 VC 0)
8279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:628 1, 3->0 VC 0) dataAvailable = 0
8279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #628 in attack.
8281    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:629 0, 0->3 VC 0) collected from Input[4][0]
8282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:629 0, 0->3 VC 0)
8282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:629 0, 0->3 VC 0)
8282    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:629 0, 0->3 VC 0)
8283    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:629 1, 0->3 VC 0) collected from Input[4][0]
8283    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:629 0, 0->3 VC 0) collected from Input[3][0]
8284    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:629 1, 0->3 VC 0)
8284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:629 0, 0->3 VC 0)
8284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:629 0, 0->3 VC 0)
8284    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:629 0, 0->3 VC 0)
8285    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:629 1, 0->3 VC 0) collected from Input[3][0]
8285    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:629 0, 0->3 VC 0) collected from Input[0][0]
8286    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:629 1, 0->3 VC 0)
8286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:629 0, 0->3 VC 0)
8286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:629 0, 0->3 VC 0)
8286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:629 0, 0->3 VC 0)
8286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:629 0, 0->3 VC 0)
8287    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:629 1, 0->3 VC 0) collected from Input[0][0]
8288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:629 1, 0->3 VC 0)
8288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:629 1, 0->3 VC 0)
8289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:629 1, 0->3 VC 0) dataAvailable = 0
8289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #629 in attack.
8291    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:630 0, 3->0 VC 0) collected from Input[4][0]
8292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:630 0, 3->0 VC 0)
8292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:630 0, 3->0 VC 0)
8292    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:630 0, 3->0 VC 0)
8293    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:630 0, 3->0 VC 0) collected from Input[1][0]
8293    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:630 1, 3->0 VC 0) collected from Input[4][0]
8294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:630 0, 3->0 VC 0)
8294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:630 0, 3->0 VC 0)
8294    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:630 0, 3->0 VC 0)
8294    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:630 1, 3->0 VC 0)
8295    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:630 0, 3->0 VC 0) collected from Input[2][0]
8295    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:630 1, 3->0 VC 0) collected from Input[1][0]
8296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:630 0, 3->0 VC 0)
8296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:630 0, 3->0 VC 0)
8296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:630 0, 3->0 VC 0)
8296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:630 0, 3->0 VC 0)
8296    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:630 1, 3->0 VC 0)
8297    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:630 1, 3->0 VC 0) collected from Input[2][0]
8298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:630 1, 3->0 VC 0)
8298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:630 1, 3->0 VC 0)
8299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:630 1, 3->0 VC 0) dataAvailable = 0
8299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #630 in attack.
8301    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:631 0, 0->3 VC 0) collected from Input[4][0]
8302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:631 0, 0->3 VC 0)
8302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:631 0, 0->3 VC 0)
8302    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:631 0, 0->3 VC 0)
8303    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:631 1, 0->3 VC 0) collected from Input[4][0]
8303    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:631 0, 0->3 VC 0) collected from Input[3][0]
8304    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:631 1, 0->3 VC 0)
8304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:631 0, 0->3 VC 0)
8304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:631 0, 0->3 VC 0)
8304    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:631 0, 0->3 VC 0)
8305    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:631 1, 0->3 VC 0) collected from Input[3][0]
8305    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:631 0, 0->3 VC 0) collected from Input[0][0]
8306    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:631 1, 0->3 VC 0)
8306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:631 0, 0->3 VC 0)
8306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:631 0, 0->3 VC 0)
8306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:631 0, 0->3 VC 0)
8306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:631 0, 0->3 VC 0)
8307    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:631 1, 0->3 VC 0) collected from Input[0][0]
8308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:631 1, 0->3 VC 0)
8308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:631 1, 0->3 VC 0)
8309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:631 1, 0->3 VC 0) dataAvailable = 0
8309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #631 in attack.
8311    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:632 0, 3->0 VC 0) collected from Input[4][0]
8312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:632 0, 3->0 VC 0)
8312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:632 0, 3->0 VC 0)
8312    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:632 0, 3->0 VC 0)
8313    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:632 0, 3->0 VC 0) collected from Input[1][0]
8313    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:632 1, 3->0 VC 0) collected from Input[4][0]
8314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:632 0, 3->0 VC 0)
8314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:632 0, 3->0 VC 0)
8314    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:632 0, 3->0 VC 0)
8314    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:632 1, 3->0 VC 0)
8315    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:632 0, 3->0 VC 0) collected from Input[2][0]
8315    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:632 1, 3->0 VC 0) collected from Input[1][0]
8316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:632 0, 3->0 VC 0)
8316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:632 0, 3->0 VC 0)
8316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:632 0, 3->0 VC 0)
8316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:632 0, 3->0 VC 0)
8316    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:632 1, 3->0 VC 0)
8317    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:632 1, 3->0 VC 0) collected from Input[2][0]
8318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:632 1, 3->0 VC 0)
8318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:632 1, 3->0 VC 0)
8319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:632 1, 3->0 VC 0) dataAvailable = 0
8319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #632 in attack.
8321    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:633 0, 0->3 VC 0) collected from Input[4][0]
8322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:633 0, 0->3 VC 0)
8322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:633 0, 0->3 VC 0)
8322    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:633 0, 0->3 VC 0)
8323    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:633 1, 0->3 VC 0) collected from Input[4][0]
8323    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:633 0, 0->3 VC 0) collected from Input[3][0]
8324    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:633 1, 0->3 VC 0)
8324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:633 0, 0->3 VC 0)
8324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:633 0, 0->3 VC 0)
8324    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:633 0, 0->3 VC 0)
8325    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:633 1, 0->3 VC 0) collected from Input[3][0]
8325    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:633 0, 0->3 VC 0) collected from Input[0][0]
8326    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:633 1, 0->3 VC 0)
8326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:633 0, 0->3 VC 0)
8326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:633 0, 0->3 VC 0)
8326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:633 0, 0->3 VC 0)
8326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:633 0, 0->3 VC 0)
8327    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:633 1, 0->3 VC 0) collected from Input[0][0]
8328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:633 1, 0->3 VC 0)
8328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:633 1, 0->3 VC 0)
8329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:633 1, 0->3 VC 0) dataAvailable = 0
8329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #633 in attack.
8331    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:634 0, 3->0 VC 0) collected from Input[4][0]
8332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:634 0, 3->0 VC 0)
8332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:634 0, 3->0 VC 0)
8332    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:634 0, 3->0 VC 0)
8333    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:634 0, 3->0 VC 0) collected from Input[1][0]
8333    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:634 1, 3->0 VC 0) collected from Input[4][0]
8334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:634 0, 3->0 VC 0)
8334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:634 0, 3->0 VC 0)
8334    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:634 0, 3->0 VC 0)
8334    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:634 1, 3->0 VC 0)
8335    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:634 0, 3->0 VC 0) collected from Input[2][0]
8335    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:634 1, 3->0 VC 0) collected from Input[1][0]
8336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:634 0, 3->0 VC 0)
8336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:634 0, 3->0 VC 0)
8336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:634 0, 3->0 VC 0)
8336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:634 0, 3->0 VC 0)
8336    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:634 1, 3->0 VC 0)
8337    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:634 1, 3->0 VC 0) collected from Input[2][0]
8338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:634 1, 3->0 VC 0)
8338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:634 1, 3->0 VC 0)
8339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:634 1, 3->0 VC 0) dataAvailable = 0
8339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #634 in attack.
8341    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:635 0, 0->3 VC 0) collected from Input[4][0]
8342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:635 0, 0->3 VC 0)
8342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:635 0, 0->3 VC 0)
8342    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:635 0, 0->3 VC 0)
8343    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:635 1, 0->3 VC 0) collected from Input[4][0]
8343    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:635 0, 0->3 VC 0) collected from Input[3][0]
8344    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:635 1, 0->3 VC 0)
8344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:635 0, 0->3 VC 0)
8344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:635 0, 0->3 VC 0)
8344    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:635 0, 0->3 VC 0)
8345    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:635 1, 0->3 VC 0) collected from Input[3][0]
8345    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:635 0, 0->3 VC 0) collected from Input[0][0]
8346    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:635 1, 0->3 VC 0)
8346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:635 0, 0->3 VC 0)
8346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:635 0, 0->3 VC 0)
8346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:635 0, 0->3 VC 0)
8346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:635 0, 0->3 VC 0)
8347    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:635 1, 0->3 VC 0) collected from Input[0][0]
8348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:635 1, 0->3 VC 0)
8348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:635 1, 0->3 VC 0)
8349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:635 1, 0->3 VC 0) dataAvailable = 0
8349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #635 in attack.
8351    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:636 0, 3->0 VC 0) collected from Input[4][0]
8352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:636 0, 3->0 VC 0)
8352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:636 0, 3->0 VC 0)
8352    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:636 0, 3->0 VC 0)
8353    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:636 0, 3->0 VC 0) collected from Input[1][0]
8353    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:636 1, 3->0 VC 0) collected from Input[4][0]
8354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:636 0, 3->0 VC 0)
8354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:636 0, 3->0 VC 0)
8354    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:636 0, 3->0 VC 0)
8354    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:636 1, 3->0 VC 0)
8355    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:636 0, 3->0 VC 0) collected from Input[2][0]
8355    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:636 1, 3->0 VC 0) collected from Input[1][0]
8356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:636 0, 3->0 VC 0)
8356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:636 0, 3->0 VC 0)
8356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:636 0, 3->0 VC 0)
8356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:636 0, 3->0 VC 0)
8356    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:636 1, 3->0 VC 0)
8357    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:636 1, 3->0 VC 0) collected from Input[2][0]
8358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:636 1, 3->0 VC 0)
8358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:636 1, 3->0 VC 0)
8359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:636 1, 3->0 VC 0) dataAvailable = 0
8359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #636 in attack.
8361    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:637 0, 0->3 VC 0) collected from Input[4][0]
8362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:637 0, 0->3 VC 0)
8362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:637 0, 0->3 VC 0)
8362    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:637 0, 0->3 VC 0)
8363    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:637 1, 0->3 VC 0) collected from Input[4][0]
8363    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:637 0, 0->3 VC 0) collected from Input[3][0]
8364    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:637 1, 0->3 VC 0)
8364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:637 0, 0->3 VC 0)
8364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:637 0, 0->3 VC 0)
8364    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:637 0, 0->3 VC 0)
8365    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:637 1, 0->3 VC 0) collected from Input[3][0]
8365    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:637 0, 0->3 VC 0) collected from Input[0][0]
8366    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:637 1, 0->3 VC 0)
8366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:637 0, 0->3 VC 0)
8366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:637 0, 0->3 VC 0)
8366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:637 0, 0->3 VC 0)
8366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:637 0, 0->3 VC 0)
8367    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:637 1, 0->3 VC 0) collected from Input[0][0]
8368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:637 1, 0->3 VC 0)
8368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:637 1, 0->3 VC 0)
8369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:637 1, 0->3 VC 0) dataAvailable = 0
8369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #637 in attack.
8371    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:638 0, 3->0 VC 0) collected from Input[4][0]
8372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:638 0, 3->0 VC 0)
8372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:638 0, 3->0 VC 0)
8372    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:638 0, 3->0 VC 0)
8373    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:638 0, 3->0 VC 0) collected from Input[1][0]
8373    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:638 1, 3->0 VC 0) collected from Input[4][0]
8374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:638 0, 3->0 VC 0)
8374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:638 0, 3->0 VC 0)
8374    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:638 0, 3->0 VC 0)
8374    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:638 1, 3->0 VC 0)
8375    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:638 0, 3->0 VC 0) collected from Input[2][0]
8375    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:638 1, 3->0 VC 0) collected from Input[1][0]
8376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:638 0, 3->0 VC 0)
8376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:638 0, 3->0 VC 0)
8376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:638 0, 3->0 VC 0)
8376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:638 0, 3->0 VC 0)
8376    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:638 1, 3->0 VC 0)
8377    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:638 1, 3->0 VC 0) collected from Input[2][0]
8378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:638 1, 3->0 VC 0)
8378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:638 1, 3->0 VC 0)
8379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:638 1, 3->0 VC 0) dataAvailable = 0
8379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #638 in attack.
8381    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:639 0, 0->3 VC 0) collected from Input[4][0]
8382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:639 0, 0->3 VC 0)
8382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:639 0, 0->3 VC 0)
8382    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:639 0, 0->3 VC 0)
8383    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:639 1, 0->3 VC 0) collected from Input[4][0]
8383    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:639 0, 0->3 VC 0) collected from Input[3][0]
8384    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:639 1, 0->3 VC 0)
8384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:639 0, 0->3 VC 0)
8384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:639 0, 0->3 VC 0)
8384    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:639 0, 0->3 VC 0)
8385    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:639 1, 0->3 VC 0) collected from Input[3][0]
8385    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:639 0, 0->3 VC 0) collected from Input[0][0]
8386    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:639 1, 0->3 VC 0)
8386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:639 0, 0->3 VC 0)
8386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:639 0, 0->3 VC 0)
8386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:639 0, 0->3 VC 0)
8386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:639 0, 0->3 VC 0)
8387    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:639 1, 0->3 VC 0) collected from Input[0][0]
8388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:639 1, 0->3 VC 0)
8388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:639 1, 0->3 VC 0)
8389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:639 1, 0->3 VC 0) dataAvailable = 0
8389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #639 in attack.
8391    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:640 0, 3->0 VC 0) collected from Input[4][0]
8392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:640 0, 3->0 VC 0)
8392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:640 0, 3->0 VC 0)
8392    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:640 0, 3->0 VC 0)
8393    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:640 0, 3->0 VC 0) collected from Input[1][0]
8393    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:640 1, 3->0 VC 0) collected from Input[4][0]
8394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:640 0, 3->0 VC 0)
8394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:640 0, 3->0 VC 0)
8394    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:640 0, 3->0 VC 0)
8394    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:640 1, 3->0 VC 0)
8395    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:640 0, 3->0 VC 0) collected from Input[2][0]
8395    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:640 1, 3->0 VC 0) collected from Input[1][0]
8396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:640 0, 3->0 VC 0)
8396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:640 0, 3->0 VC 0)
8396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:640 0, 3->0 VC 0)
8396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:640 0, 3->0 VC 0)
8396    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:640 1, 3->0 VC 0)
8397    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:640 1, 3->0 VC 0) collected from Input[2][0]
8398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:640 1, 3->0 VC 0)
8398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:640 1, 3->0 VC 0)
8399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:640 1, 3->0 VC 0) dataAvailable = 0
8399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #640 in attack.
8401    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:641 0, 0->3 VC 0) collected from Input[4][0]
8402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:641 0, 0->3 VC 0)
8402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:641 0, 0->3 VC 0)
8402    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:641 0, 0->3 VC 0)
8403    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:641 1, 0->3 VC 0) collected from Input[4][0]
8403    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:641 0, 0->3 VC 0) collected from Input[3][0]
8404    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:641 1, 0->3 VC 0)
8404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:641 0, 0->3 VC 0)
8404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:641 0, 0->3 VC 0)
8404    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:641 0, 0->3 VC 0)
8405    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:641 1, 0->3 VC 0) collected from Input[3][0]
8405    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:641 0, 0->3 VC 0) collected from Input[0][0]
8406    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:641 1, 0->3 VC 0)
8406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:641 0, 0->3 VC 0)
8406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:641 0, 0->3 VC 0)
8406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:641 0, 0->3 VC 0)
8406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:641 0, 0->3 VC 0)
8407    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:641 1, 0->3 VC 0) collected from Input[0][0]
8408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:641 1, 0->3 VC 0)
8408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:641 1, 0->3 VC 0)
8409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:641 1, 0->3 VC 0) dataAvailable = 0
8409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #641 in attack.
8411    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:642 0, 3->0 VC 0) collected from Input[4][0]
8412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:642 0, 3->0 VC 0)
8412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:642 0, 3->0 VC 0)
8412    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:642 0, 3->0 VC 0)
8413    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:642 0, 3->0 VC 0) collected from Input[1][0]
8413    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:642 1, 3->0 VC 0) collected from Input[4][0]
8414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:642 0, 3->0 VC 0)
8414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:642 0, 3->0 VC 0)
8414    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:642 0, 3->0 VC 0)
8414    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:642 1, 3->0 VC 0)
8415    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:642 0, 3->0 VC 0) collected from Input[2][0]
8415    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:642 1, 3->0 VC 0) collected from Input[1][0]
8416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:642 0, 3->0 VC 0)
8416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:642 0, 3->0 VC 0)
8416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:642 0, 3->0 VC 0)
8416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:642 0, 3->0 VC 0)
8416    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:642 1, 3->0 VC 0)
8417    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:642 1, 3->0 VC 0) collected from Input[2][0]
8418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:642 1, 3->0 VC 0)
8418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:642 1, 3->0 VC 0)
8419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:642 1, 3->0 VC 0) dataAvailable = 0
8419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #642 in attack.
8421    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:643 0, 0->3 VC 0) collected from Input[4][0]
8422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:643 0, 0->3 VC 0)
8422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:643 0, 0->3 VC 0)
8422    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:643 0, 0->3 VC 0)
8423    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:643 1, 0->3 VC 0) collected from Input[4][0]
8423    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:643 0, 0->3 VC 0) collected from Input[3][0]
8424    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:643 1, 0->3 VC 0)
8424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:643 0, 0->3 VC 0)
8424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:643 0, 0->3 VC 0)
8424    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:643 0, 0->3 VC 0)
8425    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:643 1, 0->3 VC 0) collected from Input[3][0]
8425    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:643 0, 0->3 VC 0) collected from Input[0][0]
8426    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:643 1, 0->3 VC 0)
8426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:643 0, 0->3 VC 0)
8426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:643 0, 0->3 VC 0)
8426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:643 0, 0->3 VC 0)
8426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:643 0, 0->3 VC 0)
8427    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:643 1, 0->3 VC 0) collected from Input[0][0]
8428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:643 1, 0->3 VC 0)
8428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:643 1, 0->3 VC 0)
8429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:643 1, 0->3 VC 0) dataAvailable = 0
8429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #643 in attack.
8431    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:644 0, 3->0 VC 0) collected from Input[4][0]
8432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:644 0, 3->0 VC 0)
8432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:644 0, 3->0 VC 0)
8432    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:644 0, 3->0 VC 0)
8433    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:644 0, 3->0 VC 0) collected from Input[1][0]
8433    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:644 1, 3->0 VC 0) collected from Input[4][0]
8434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:644 0, 3->0 VC 0)
8434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:644 0, 3->0 VC 0)
8434    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:644 0, 3->0 VC 0)
8434    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:644 1, 3->0 VC 0)
8435    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:644 0, 3->0 VC 0) collected from Input[2][0]
8435    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:644 1, 3->0 VC 0) collected from Input[1][0]
8436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:644 0, 3->0 VC 0)
8436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:644 0, 3->0 VC 0)
8436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:644 0, 3->0 VC 0)
8436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:644 0, 3->0 VC 0)
8436    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:644 1, 3->0 VC 0)
8437    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:644 1, 3->0 VC 0) collected from Input[2][0]
8438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:644 1, 3->0 VC 0)
8438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:644 1, 3->0 VC 0)
8439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:644 1, 3->0 VC 0) dataAvailable = 0
8439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #644 in attack.
8441    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:645 0, 0->3 VC 0) collected from Input[4][0]
8442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:645 0, 0->3 VC 0)
8442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:645 0, 0->3 VC 0)
8442    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:645 0, 0->3 VC 0)
8443    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:645 1, 0->3 VC 0) collected from Input[4][0]
8443    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:645 0, 0->3 VC 0) collected from Input[3][0]
8444    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:645 1, 0->3 VC 0)
8444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:645 0, 0->3 VC 0)
8444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:645 0, 0->3 VC 0)
8444    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:645 0, 0->3 VC 0)
8445    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:645 1, 0->3 VC 0) collected from Input[3][0]
8445    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:645 0, 0->3 VC 0) collected from Input[0][0]
8446    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:645 1, 0->3 VC 0)
8446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:645 0, 0->3 VC 0)
8446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:645 0, 0->3 VC 0)
8446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:645 0, 0->3 VC 0)
8446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:645 0, 0->3 VC 0)
8447    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:645 1, 0->3 VC 0) collected from Input[0][0]
8448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:645 1, 0->3 VC 0)
8448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:645 1, 0->3 VC 0)
8449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:645 1, 0->3 VC 0) dataAvailable = 0
8449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #645 in attack.
8451    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:646 0, 3->0 VC 0) collected from Input[4][0]
8452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:646 0, 3->0 VC 0)
8452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:646 0, 3->0 VC 0)
8452    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:646 0, 3->0 VC 0)
8453    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:646 0, 3->0 VC 0) collected from Input[1][0]
8453    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:646 1, 3->0 VC 0) collected from Input[4][0]
8454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:646 0, 3->0 VC 0)
8454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:646 0, 3->0 VC 0)
8454    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:646 0, 3->0 VC 0)
8454    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:646 1, 3->0 VC 0)
8455    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:646 0, 3->0 VC 0) collected from Input[2][0]
8455    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:646 1, 3->0 VC 0) collected from Input[1][0]
8456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:646 0, 3->0 VC 0)
8456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:646 0, 3->0 VC 0)
8456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:646 0, 3->0 VC 0)
8456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:646 0, 3->0 VC 0)
8456    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:646 1, 3->0 VC 0)
8457    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:646 1, 3->0 VC 0) collected from Input[2][0]
8458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:646 1, 3->0 VC 0)
8458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:646 1, 3->0 VC 0)
8459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:646 1, 3->0 VC 0) dataAvailable = 0
8459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #646 in attack.
8461    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:647 0, 0->3 VC 0) collected from Input[4][0]
8462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:647 0, 0->3 VC 0)
8462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:647 0, 0->3 VC 0)
8462    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:647 0, 0->3 VC 0)
8463    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:647 1, 0->3 VC 0) collected from Input[4][0]
8463    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:647 0, 0->3 VC 0) collected from Input[3][0]
8464    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:647 1, 0->3 VC 0)
8464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:647 0, 0->3 VC 0)
8464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:647 0, 0->3 VC 0)
8464    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:647 0, 0->3 VC 0)
8465    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:647 1, 0->3 VC 0) collected from Input[3][0]
8465    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:647 0, 0->3 VC 0) collected from Input[0][0]
8466    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:647 1, 0->3 VC 0)
8466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:647 0, 0->3 VC 0)
8466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:647 0, 0->3 VC 0)
8466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:647 0, 0->3 VC 0)
8466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:647 0, 0->3 VC 0)
8467    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:647 1, 0->3 VC 0) collected from Input[0][0]
8468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:647 1, 0->3 VC 0)
8468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:647 1, 0->3 VC 0)
8469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:647 1, 0->3 VC 0) dataAvailable = 0
8469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #647 in attack.
8471    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:648 0, 3->0 VC 0) collected from Input[4][0]
8472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:648 0, 3->0 VC 0)
8472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:648 0, 3->0 VC 0)
8472    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:648 0, 3->0 VC 0)
8473    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:648 0, 3->0 VC 0) collected from Input[1][0]
8473    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:648 1, 3->0 VC 0) collected from Input[4][0]
8474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:648 0, 3->0 VC 0)
8474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:648 0, 3->0 VC 0)
8474    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:648 0, 3->0 VC 0)
8474    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:648 1, 3->0 VC 0)
8475    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:648 0, 3->0 VC 0) collected from Input[2][0]
8475    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:648 1, 3->0 VC 0) collected from Input[1][0]
8476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:648 0, 3->0 VC 0)
8476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:648 0, 3->0 VC 0)
8476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:648 0, 3->0 VC 0)
8476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:648 0, 3->0 VC 0)
8476    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:648 1, 3->0 VC 0)
8477    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:648 1, 3->0 VC 0) collected from Input[2][0]
8478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:648 1, 3->0 VC 0)
8478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:648 1, 3->0 VC 0)
8479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:648 1, 3->0 VC 0) dataAvailable = 0
8479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #648 in attack.
8481    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:649 0, 0->3 VC 0) collected from Input[4][0]
8482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:649 0, 0->3 VC 0)
8482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:649 0, 0->3 VC 0)
8482    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:649 0, 0->3 VC 0)
8483    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:649 1, 0->3 VC 0) collected from Input[4][0]
8483    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:649 0, 0->3 VC 0) collected from Input[3][0]
8484    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:649 1, 0->3 VC 0)
8484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:649 0, 0->3 VC 0)
8484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:649 0, 0->3 VC 0)
8484    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:649 0, 0->3 VC 0)
8485    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:649 1, 0->3 VC 0) collected from Input[3][0]
8485    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:649 0, 0->3 VC 0) collected from Input[0][0]
8486    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:649 1, 0->3 VC 0)
8486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:649 0, 0->3 VC 0)
8486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:649 0, 0->3 VC 0)
8486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:649 0, 0->3 VC 0)
8486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:649 0, 0->3 VC 0)
8487    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:649 1, 0->3 VC 0) collected from Input[0][0]
8488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:649 1, 0->3 VC 0)
8488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:649 1, 0->3 VC 0)
8489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:649 1, 0->3 VC 0) dataAvailable = 0
8489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #649 in attack.
8491    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:650 0, 3->0 VC 0) collected from Input[4][0]
8492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:650 0, 3->0 VC 0)
8492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:650 0, 3->0 VC 0)
8492    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:650 0, 3->0 VC 0)
8493    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:650 0, 3->0 VC 0) collected from Input[1][0]
8493    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:650 1, 3->0 VC 0) collected from Input[4][0]
8494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:650 0, 3->0 VC 0)
8494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:650 0, 3->0 VC 0)
8494    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:650 0, 3->0 VC 0)
8494    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:650 1, 3->0 VC 0)
8495    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:650 0, 3->0 VC 0) collected from Input[2][0]
8495    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:650 1, 3->0 VC 0) collected from Input[1][0]
8496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:650 0, 3->0 VC 0)
8496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:650 0, 3->0 VC 0)
8496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:650 0, 3->0 VC 0)
8496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:650 0, 3->0 VC 0)
8496    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:650 1, 3->0 VC 0)
8497    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:650 1, 3->0 VC 0) collected from Input[2][0]
8498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:650 1, 3->0 VC 0)
8498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:650 1, 3->0 VC 0)
8499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:650 1, 3->0 VC 0) dataAvailable = 0
8499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #650 in attack.
8501    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:651 0, 0->3 VC 0) collected from Input[4][0]
8502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:651 0, 0->3 VC 0)
8502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:651 0, 0->3 VC 0)
8502    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:651 0, 0->3 VC 0)
8503    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:651 1, 0->3 VC 0) collected from Input[4][0]
8503    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:651 0, 0->3 VC 0) collected from Input[3][0]
8504    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:651 1, 0->3 VC 0)
8504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:651 0, 0->3 VC 0)
8504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:651 0, 0->3 VC 0)
8504    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:651 0, 0->3 VC 0)
8505    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:651 1, 0->3 VC 0) collected from Input[3][0]
8505    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:651 0, 0->3 VC 0) collected from Input[0][0]
8506    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:651 1, 0->3 VC 0)
8506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:651 0, 0->3 VC 0)
8506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:651 0, 0->3 VC 0)
8506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:651 0, 0->3 VC 0)
8506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:651 0, 0->3 VC 0)
8507    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:651 1, 0->3 VC 0) collected from Input[0][0]
8508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:651 1, 0->3 VC 0)
8508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:651 1, 0->3 VC 0)
8509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:651 1, 0->3 VC 0) dataAvailable = 0
8509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #651 in attack.
8511    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:652 0, 3->0 VC 0) collected from Input[4][0]
8512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:652 0, 3->0 VC 0)
8512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:652 0, 3->0 VC 0)
8512    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:652 0, 3->0 VC 0)
8513    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:652 0, 3->0 VC 0) collected from Input[1][0]
8513    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:652 1, 3->0 VC 0) collected from Input[4][0]
8514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:652 0, 3->0 VC 0)
8514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:652 0, 3->0 VC 0)
8514    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:652 0, 3->0 VC 0)
8514    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:652 1, 3->0 VC 0)
8515    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:652 0, 3->0 VC 0) collected from Input[2][0]
8515    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:652 1, 3->0 VC 0) collected from Input[1][0]
8516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:652 0, 3->0 VC 0)
8516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:652 0, 3->0 VC 0)
8516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:652 0, 3->0 VC 0)
8516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:652 0, 3->0 VC 0)
8516    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:652 1, 3->0 VC 0)
8517    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:652 1, 3->0 VC 0) collected from Input[2][0]
8518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:652 1, 3->0 VC 0)
8518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:652 1, 3->0 VC 0)
8519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:652 1, 3->0 VC 0) dataAvailable = 0
8519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #652 in attack.
8521    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:653 0, 0->3 VC 0) collected from Input[4][0]
8522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:653 0, 0->3 VC 0)
8522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:653 0, 0->3 VC 0)
8522    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:653 0, 0->3 VC 0)
8523    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:653 1, 0->3 VC 0) collected from Input[4][0]
8523    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:653 0, 0->3 VC 0) collected from Input[3][0]
8524    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:653 1, 0->3 VC 0)
8524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:653 0, 0->3 VC 0)
8524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:653 0, 0->3 VC 0)
8524    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:653 0, 0->3 VC 0)
8525    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:653 1, 0->3 VC 0) collected from Input[3][0]
8525    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:653 0, 0->3 VC 0) collected from Input[0][0]
8526    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:653 1, 0->3 VC 0)
8526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:653 0, 0->3 VC 0)
8526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:653 0, 0->3 VC 0)
8526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:653 0, 0->3 VC 0)
8526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:653 0, 0->3 VC 0)
8527    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:653 1, 0->3 VC 0) collected from Input[0][0]
8528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:653 1, 0->3 VC 0)
8528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:653 1, 0->3 VC 0)
8529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:653 1, 0->3 VC 0) dataAvailable = 0
8529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #653 in attack.
8531    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:654 0, 3->0 VC 0) collected from Input[4][0]
8532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:654 0, 3->0 VC 0)
8532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:654 0, 3->0 VC 0)
8532    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:654 0, 3->0 VC 0)
8533    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:654 0, 3->0 VC 0) collected from Input[1][0]
8533    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:654 1, 3->0 VC 0) collected from Input[4][0]
8534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:654 0, 3->0 VC 0)
8534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:654 0, 3->0 VC 0)
8534    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:654 0, 3->0 VC 0)
8534    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:654 1, 3->0 VC 0)
8535    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:654 0, 3->0 VC 0) collected from Input[2][0]
8535    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:654 1, 3->0 VC 0) collected from Input[1][0]
8536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:654 0, 3->0 VC 0)
8536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:654 0, 3->0 VC 0)
8536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:654 0, 3->0 VC 0)
8536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:654 0, 3->0 VC 0)
8536    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:654 1, 3->0 VC 0)
8537    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:654 1, 3->0 VC 0) collected from Input[2][0]
8538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:654 1, 3->0 VC 0)
8538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:654 1, 3->0 VC 0)
8539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:654 1, 3->0 VC 0) dataAvailable = 0
8539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #654 in attack.
8541    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:655 0, 0->3 VC 0) collected from Input[4][0]
8542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:655 0, 0->3 VC 0)
8542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:655 0, 0->3 VC 0)
8542    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:655 0, 0->3 VC 0)
8543    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:655 1, 0->3 VC 0) collected from Input[4][0]
8543    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:655 0, 0->3 VC 0) collected from Input[3][0]
8544    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:655 1, 0->3 VC 0)
8544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:655 0, 0->3 VC 0)
8544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:655 0, 0->3 VC 0)
8544    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:655 0, 0->3 VC 0)
8545    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:655 1, 0->3 VC 0) collected from Input[3][0]
8545    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:655 0, 0->3 VC 0) collected from Input[0][0]
8546    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:655 1, 0->3 VC 0)
8546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:655 0, 0->3 VC 0)
8546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:655 0, 0->3 VC 0)
8546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:655 0, 0->3 VC 0)
8546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:655 0, 0->3 VC 0)
8547    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:655 1, 0->3 VC 0) collected from Input[0][0]
8548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:655 1, 0->3 VC 0)
8548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:655 1, 0->3 VC 0)
8549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:655 1, 0->3 VC 0) dataAvailable = 0
8549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #655 in attack.
8551    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:656 0, 3->0 VC 0) collected from Input[4][0]
8552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:656 0, 3->0 VC 0)
8552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:656 0, 3->0 VC 0)
8552    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:656 0, 3->0 VC 0)
8553    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:656 0, 3->0 VC 0) collected from Input[1][0]
8553    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:656 1, 3->0 VC 0) collected from Input[4][0]
8554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:656 0, 3->0 VC 0)
8554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:656 0, 3->0 VC 0)
8554    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:656 0, 3->0 VC 0)
8554    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:656 1, 3->0 VC 0)
8555    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:656 0, 3->0 VC 0) collected from Input[2][0]
8555    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:656 1, 3->0 VC 0) collected from Input[1][0]
8556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:656 0, 3->0 VC 0)
8556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:656 0, 3->0 VC 0)
8556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:656 0, 3->0 VC 0)
8556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:656 0, 3->0 VC 0)
8556    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:656 1, 3->0 VC 0)
8557    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:656 1, 3->0 VC 0) collected from Input[2][0]
8558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:656 1, 3->0 VC 0)
8558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:656 1, 3->0 VC 0)
8559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:656 1, 3->0 VC 0) dataAvailable = 0
8559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #656 in attack.
8561    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:657 0, 0->3 VC 0) collected from Input[4][0]
8562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:657 0, 0->3 VC 0)
8562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:657 0, 0->3 VC 0)
8562    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:657 0, 0->3 VC 0)
8563    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:657 1, 0->3 VC 0) collected from Input[4][0]
8563    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:657 0, 0->3 VC 0) collected from Input[3][0]
8564    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:657 1, 0->3 VC 0)
8564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:657 0, 0->3 VC 0)
8564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:657 0, 0->3 VC 0)
8564    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:657 0, 0->3 VC 0)
8565    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:657 1, 0->3 VC 0) collected from Input[3][0]
8565    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:657 0, 0->3 VC 0) collected from Input[0][0]
8566    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:657 1, 0->3 VC 0)
8566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:657 0, 0->3 VC 0)
8566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:657 0, 0->3 VC 0)
8566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:657 0, 0->3 VC 0)
8566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:657 0, 0->3 VC 0)
8567    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:657 1, 0->3 VC 0) collected from Input[0][0]
8568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:657 1, 0->3 VC 0)
8568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:657 1, 0->3 VC 0)
8569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:657 1, 0->3 VC 0) dataAvailable = 0
8569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #657 in attack.
8571    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:658 0, 3->0 VC 0) collected from Input[4][0]
8572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:658 0, 3->0 VC 0)
8572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:658 0, 3->0 VC 0)
8572    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:658 0, 3->0 VC 0)
8573    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:658 0, 3->0 VC 0) collected from Input[1][0]
8573    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:658 1, 3->0 VC 0) collected from Input[4][0]
8574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:658 0, 3->0 VC 0)
8574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:658 0, 3->0 VC 0)
8574    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:658 0, 3->0 VC 0)
8574    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:658 1, 3->0 VC 0)
8575    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:658 0, 3->0 VC 0) collected from Input[2][0]
8575    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:658 1, 3->0 VC 0) collected from Input[1][0]
8576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:658 0, 3->0 VC 0)
8576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:658 0, 3->0 VC 0)
8576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:658 0, 3->0 VC 0)
8576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:658 0, 3->0 VC 0)
8576    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:658 1, 3->0 VC 0)
8577    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:658 1, 3->0 VC 0) collected from Input[2][0]
8578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:658 1, 3->0 VC 0)
8578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:658 1, 3->0 VC 0)
8579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:658 1, 3->0 VC 0) dataAvailable = 0
8579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #658 in attack.
8581    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:659 0, 0->3 VC 0) collected from Input[4][0]
8582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:659 0, 0->3 VC 0)
8582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:659 0, 0->3 VC 0)
8582    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:659 0, 0->3 VC 0)
8583    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:659 1, 0->3 VC 0) collected from Input[4][0]
8583    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:659 0, 0->3 VC 0) collected from Input[3][0]
8584    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:659 1, 0->3 VC 0)
8584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:659 0, 0->3 VC 0)
8584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:659 0, 0->3 VC 0)
8584    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:659 0, 0->3 VC 0)
8585    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:659 1, 0->3 VC 0) collected from Input[3][0]
8585    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:659 0, 0->3 VC 0) collected from Input[0][0]
8586    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:659 1, 0->3 VC 0)
8586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:659 0, 0->3 VC 0)
8586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:659 0, 0->3 VC 0)
8586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:659 0, 0->3 VC 0)
8586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:659 0, 0->3 VC 0)
8587    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:659 1, 0->3 VC 0) collected from Input[0][0]
8588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:659 1, 0->3 VC 0)
8588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:659 1, 0->3 VC 0)
8589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:659 1, 0->3 VC 0) dataAvailable = 0
8589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #659 in attack.
8591    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:660 0, 3->0 VC 0) collected from Input[4][0]
8592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:660 0, 3->0 VC 0)
8592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:660 0, 3->0 VC 0)
8592    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:660 0, 3->0 VC 0)
8593    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:660 0, 3->0 VC 0) collected from Input[1][0]
8593    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:660 1, 3->0 VC 0) collected from Input[4][0]
8594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:660 0, 3->0 VC 0)
8594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:660 0, 3->0 VC 0)
8594    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:660 0, 3->0 VC 0)
8594    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:660 1, 3->0 VC 0)
8595    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:660 0, 3->0 VC 0) collected from Input[2][0]
8595    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:660 1, 3->0 VC 0) collected from Input[1][0]
8596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:660 0, 3->0 VC 0)
8596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:660 0, 3->0 VC 0)
8596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:660 0, 3->0 VC 0)
8596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:660 0, 3->0 VC 0)
8596    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:660 1, 3->0 VC 0)
8597    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:660 1, 3->0 VC 0) collected from Input[2][0]
8598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:660 1, 3->0 VC 0)
8598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:660 1, 3->0 VC 0)
8599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:660 1, 3->0 VC 0) dataAvailable = 0
8599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #660 in attack.
8601    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:661 0, 0->3 VC 0) collected from Input[4][0]
8602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:661 0, 0->3 VC 0)
8602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:661 0, 0->3 VC 0)
8602    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:661 0, 0->3 VC 0)
8603    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:661 1, 0->3 VC 0) collected from Input[4][0]
8603    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:661 0, 0->3 VC 0) collected from Input[3][0]
8604    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:661 1, 0->3 VC 0)
8604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:661 0, 0->3 VC 0)
8604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:661 0, 0->3 VC 0)
8604    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:661 0, 0->3 VC 0)
8605    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:661 1, 0->3 VC 0) collected from Input[3][0]
8605    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:661 0, 0->3 VC 0) collected from Input[0][0]
8606    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:661 1, 0->3 VC 0)
8606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:661 0, 0->3 VC 0)
8606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:661 0, 0->3 VC 0)
8606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:661 0, 0->3 VC 0)
8606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:661 0, 0->3 VC 0)
8607    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:661 1, 0->3 VC 0) collected from Input[0][0]
8608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:661 1, 0->3 VC 0)
8608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:661 1, 0->3 VC 0)
8609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:661 1, 0->3 VC 0) dataAvailable = 0
8609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #661 in attack.
8611    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:662 0, 3->0 VC 0) collected from Input[4][0]
8612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:662 0, 3->0 VC 0)
8612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:662 0, 3->0 VC 0)
8612    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:662 0, 3->0 VC 0)
8613    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:662 0, 3->0 VC 0) collected from Input[1][0]
8613    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:662 1, 3->0 VC 0) collected from Input[4][0]
8614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:662 0, 3->0 VC 0)
8614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:662 0, 3->0 VC 0)
8614    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:662 0, 3->0 VC 0)
8614    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:662 1, 3->0 VC 0)
8615    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:662 0, 3->0 VC 0) collected from Input[2][0]
8615    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:662 1, 3->0 VC 0) collected from Input[1][0]
8616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:662 0, 3->0 VC 0)
8616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:662 0, 3->0 VC 0)
8616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:662 0, 3->0 VC 0)
8616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:662 0, 3->0 VC 0)
8616    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:662 1, 3->0 VC 0)
8617    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:662 1, 3->0 VC 0) collected from Input[2][0]
8618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:662 1, 3->0 VC 0)
8618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:662 1, 3->0 VC 0)
8619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:662 1, 3->0 VC 0) dataAvailable = 0
8619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #662 in attack.
8621    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:663 0, 0->3 VC 0) collected from Input[4][0]
8622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:663 0, 0->3 VC 0)
8622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:663 0, 0->3 VC 0)
8622    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:663 0, 0->3 VC 0)
8623    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:663 1, 0->3 VC 0) collected from Input[4][0]
8623    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:663 0, 0->3 VC 0) collected from Input[3][0]
8624    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:663 1, 0->3 VC 0)
8624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:663 0, 0->3 VC 0)
8624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:663 0, 0->3 VC 0)
8624    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:663 0, 0->3 VC 0)
8625    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:663 1, 0->3 VC 0) collected from Input[3][0]
8625    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:663 0, 0->3 VC 0) collected from Input[0][0]
8626    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:663 1, 0->3 VC 0)
8626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:663 0, 0->3 VC 0)
8626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:663 0, 0->3 VC 0)
8626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:663 0, 0->3 VC 0)
8626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:663 0, 0->3 VC 0)
8627    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:663 1, 0->3 VC 0) collected from Input[0][0]
8628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:663 1, 0->3 VC 0)
8628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:663 1, 0->3 VC 0)
8629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:663 1, 0->3 VC 0) dataAvailable = 0
8629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #663 in attack.
8631    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:664 0, 3->0 VC 0) collected from Input[4][0]
8632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:664 0, 3->0 VC 0)
8632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:664 0, 3->0 VC 0)
8632    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:664 0, 3->0 VC 0)
8633    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:664 0, 3->0 VC 0) collected from Input[1][0]
8633    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:664 1, 3->0 VC 0) collected from Input[4][0]
8634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:664 0, 3->0 VC 0)
8634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:664 0, 3->0 VC 0)
8634    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:664 0, 3->0 VC 0)
8634    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:664 1, 3->0 VC 0)
8635    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:664 0, 3->0 VC 0) collected from Input[2][0]
8635    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:664 1, 3->0 VC 0) collected from Input[1][0]
8636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:664 0, 3->0 VC 0)
8636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:664 0, 3->0 VC 0)
8636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:664 0, 3->0 VC 0)
8636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:664 0, 3->0 VC 0)
8636    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:664 1, 3->0 VC 0)
8637    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:664 1, 3->0 VC 0) collected from Input[2][0]
8638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:664 1, 3->0 VC 0)
8638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:664 1, 3->0 VC 0)
8639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:664 1, 3->0 VC 0) dataAvailable = 0
8639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #664 in attack.
8641    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:665 0, 0->3 VC 0) collected from Input[4][0]
8642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:665 0, 0->3 VC 0)
8642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:665 0, 0->3 VC 0)
8642    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:665 0, 0->3 VC 0)
8643    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:665 1, 0->3 VC 0) collected from Input[4][0]
8643    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:665 0, 0->3 VC 0) collected from Input[3][0]
8644    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:665 1, 0->3 VC 0)
8644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:665 0, 0->3 VC 0)
8644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:665 0, 0->3 VC 0)
8644    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:665 0, 0->3 VC 0)
8645    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:665 1, 0->3 VC 0) collected from Input[3][0]
8645    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:665 0, 0->3 VC 0) collected from Input[0][0]
8646    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:665 1, 0->3 VC 0)
8646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:665 0, 0->3 VC 0)
8646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:665 0, 0->3 VC 0)
8646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:665 0, 0->3 VC 0)
8646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:665 0, 0->3 VC 0)
8647    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:665 1, 0->3 VC 0) collected from Input[0][0]
8648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:665 1, 0->3 VC 0)
8648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:665 1, 0->3 VC 0)
8649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:665 1, 0->3 VC 0) dataAvailable = 0
8649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #665 in attack.
8651    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:666 0, 3->0 VC 0) collected from Input[4][0]
8652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:666 0, 3->0 VC 0)
8652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:666 0, 3->0 VC 0)
8652    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:666 0, 3->0 VC 0)
8653    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:666 0, 3->0 VC 0) collected from Input[1][0]
8653    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:666 1, 3->0 VC 0) collected from Input[4][0]
8654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:666 0, 3->0 VC 0)
8654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:666 0, 3->0 VC 0)
8654    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:666 0, 3->0 VC 0)
8654    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:666 1, 3->0 VC 0)
8655    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:666 0, 3->0 VC 0) collected from Input[2][0]
8655    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:666 1, 3->0 VC 0) collected from Input[1][0]
8656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:666 0, 3->0 VC 0)
8656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:666 0, 3->0 VC 0)
8656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:666 0, 3->0 VC 0)
8656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:666 0, 3->0 VC 0)
8656    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:666 1, 3->0 VC 0)
8657    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:666 1, 3->0 VC 0) collected from Input[2][0]
8658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:666 1, 3->0 VC 0)
8658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:666 1, 3->0 VC 0)
8659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:666 1, 3->0 VC 0) dataAvailable = 0
8659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #666 in attack.
8661    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:667 0, 0->3 VC 0) collected from Input[4][0]
8662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:667 0, 0->3 VC 0)
8662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:667 0, 0->3 VC 0)
8662    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:667 0, 0->3 VC 0)
8663    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:667 1, 0->3 VC 0) collected from Input[4][0]
8663    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:667 0, 0->3 VC 0) collected from Input[3][0]
8664    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:667 1, 0->3 VC 0)
8664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:667 0, 0->3 VC 0)
8664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:667 0, 0->3 VC 0)
8664    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:667 0, 0->3 VC 0)
8665    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:667 1, 0->3 VC 0) collected from Input[3][0]
8665    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:667 0, 0->3 VC 0) collected from Input[0][0]
8666    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:667 1, 0->3 VC 0)
8666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:667 0, 0->3 VC 0)
8666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:667 0, 0->3 VC 0)
8666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:667 0, 0->3 VC 0)
8666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:667 0, 0->3 VC 0)
8667    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:667 1, 0->3 VC 0) collected from Input[0][0]
8668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:667 1, 0->3 VC 0)
8668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:667 1, 0->3 VC 0)
8669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:667 1, 0->3 VC 0) dataAvailable = 0
8669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #667 in attack.
8671    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:668 0, 3->0 VC 0) collected from Input[4][0]
8672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:668 0, 3->0 VC 0)
8672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:668 0, 3->0 VC 0)
8672    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:668 0, 3->0 VC 0)
8673    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:668 0, 3->0 VC 0) collected from Input[1][0]
8673    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:668 1, 3->0 VC 0) collected from Input[4][0]
8674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:668 0, 3->0 VC 0)
8674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:668 0, 3->0 VC 0)
8674    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:668 0, 3->0 VC 0)
8674    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:668 1, 3->0 VC 0)
8675    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:668 0, 3->0 VC 0) collected from Input[2][0]
8675    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:668 1, 3->0 VC 0) collected from Input[1][0]
8676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:668 0, 3->0 VC 0)
8676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:668 0, 3->0 VC 0)
8676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:668 0, 3->0 VC 0)
8676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:668 0, 3->0 VC 0)
8676    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:668 1, 3->0 VC 0)
8677    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:668 1, 3->0 VC 0) collected from Input[2][0]
8678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:668 1, 3->0 VC 0)
8678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:668 1, 3->0 VC 0)
8679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:668 1, 3->0 VC 0) dataAvailable = 0
8679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #668 in attack.
8681    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:669 0, 0->3 VC 0) collected from Input[4][0]
8682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:669 0, 0->3 VC 0)
8682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:669 0, 0->3 VC 0)
8682    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:669 0, 0->3 VC 0)
8683    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:669 1, 0->3 VC 0) collected from Input[4][0]
8683    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:669 0, 0->3 VC 0) collected from Input[3][0]
8684    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:669 1, 0->3 VC 0)
8684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:669 0, 0->3 VC 0)
8684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:669 0, 0->3 VC 0)
8684    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:669 0, 0->3 VC 0)
8685    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:669 1, 0->3 VC 0) collected from Input[3][0]
8685    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:669 0, 0->3 VC 0) collected from Input[0][0]
8686    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:669 1, 0->3 VC 0)
8686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:669 0, 0->3 VC 0)
8686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:669 0, 0->3 VC 0)
8686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:669 0, 0->3 VC 0)
8686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:669 0, 0->3 VC 0)
8687    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:669 1, 0->3 VC 0) collected from Input[0][0]
8688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:669 1, 0->3 VC 0)
8688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:669 1, 0->3 VC 0)
8689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:669 1, 0->3 VC 0) dataAvailable = 0
8689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #669 in attack.
8691    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:670 0, 3->0 VC 0) collected from Input[4][0]
8692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:670 0, 3->0 VC 0)
8692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:670 0, 3->0 VC 0)
8692    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:670 0, 3->0 VC 0)
8693    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:670 0, 3->0 VC 0) collected from Input[1][0]
8693    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:670 1, 3->0 VC 0) collected from Input[4][0]
8694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:670 0, 3->0 VC 0)
8694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:670 0, 3->0 VC 0)
8694    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:670 0, 3->0 VC 0)
8694    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:670 1, 3->0 VC 0)
8695    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:670 0, 3->0 VC 0) collected from Input[2][0]
8695    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:670 1, 3->0 VC 0) collected from Input[1][0]
8696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:670 0, 3->0 VC 0)
8696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:670 0, 3->0 VC 0)
8696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:670 0, 3->0 VC 0)
8696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:670 0, 3->0 VC 0)
8696    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:670 1, 3->0 VC 0)
8697    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:670 1, 3->0 VC 0) collected from Input[2][0]
8698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:670 1, 3->0 VC 0)
8698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:670 1, 3->0 VC 0)
8699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:670 1, 3->0 VC 0) dataAvailable = 0
8699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #670 in attack.
8701    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:671 0, 0->3 VC 0) collected from Input[4][0]
8702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:671 0, 0->3 VC 0)
8702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:671 0, 0->3 VC 0)
8702    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:671 0, 0->3 VC 0)
8703    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:671 1, 0->3 VC 0) collected from Input[4][0]
8703    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:671 0, 0->3 VC 0) collected from Input[3][0]
8704    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:671 1, 0->3 VC 0)
8704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:671 0, 0->3 VC 0)
8704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:671 0, 0->3 VC 0)
8704    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:671 0, 0->3 VC 0)
8705    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:671 1, 0->3 VC 0) collected from Input[3][0]
8705    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:671 0, 0->3 VC 0) collected from Input[0][0]
8706    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:671 1, 0->3 VC 0)
8706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:671 0, 0->3 VC 0)
8706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:671 0, 0->3 VC 0)
8706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:671 0, 0->3 VC 0)
8706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:671 0, 0->3 VC 0)
8707    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:671 1, 0->3 VC 0) collected from Input[0][0]
8708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:671 1, 0->3 VC 0)
8708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:671 1, 0->3 VC 0)
8709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:671 1, 0->3 VC 0) dataAvailable = 0
8709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #671 in attack.
8711    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:672 0, 3->0 VC 0) collected from Input[4][0]
8712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:672 0, 3->0 VC 0)
8712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:672 0, 3->0 VC 0)
8712    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:672 0, 3->0 VC 0)
8713    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:672 0, 3->0 VC 0) collected from Input[1][0]
8713    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:672 1, 3->0 VC 0) collected from Input[4][0]
8714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:672 0, 3->0 VC 0)
8714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:672 0, 3->0 VC 0)
8714    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:672 0, 3->0 VC 0)
8714    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:672 1, 3->0 VC 0)
8715    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:672 0, 3->0 VC 0) collected from Input[2][0]
8715    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:672 1, 3->0 VC 0) collected from Input[1][0]
8716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:672 0, 3->0 VC 0)
8716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:672 0, 3->0 VC 0)
8716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:672 0, 3->0 VC 0)
8716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:672 0, 3->0 VC 0)
8716    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:672 1, 3->0 VC 0)
8717    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:672 1, 3->0 VC 0) collected from Input[2][0]
8718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:672 1, 3->0 VC 0)
8718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:672 1, 3->0 VC 0)
8719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:672 1, 3->0 VC 0) dataAvailable = 0
8719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #672 in attack.
8721    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:673 0, 0->3 VC 0) collected from Input[4][0]
8722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:673 0, 0->3 VC 0)
8722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:673 0, 0->3 VC 0)
8722    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:673 0, 0->3 VC 0)
8723    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:673 1, 0->3 VC 0) collected from Input[4][0]
8723    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:673 0, 0->3 VC 0) collected from Input[3][0]
8724    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:673 1, 0->3 VC 0)
8724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:673 0, 0->3 VC 0)
8724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:673 0, 0->3 VC 0)
8724    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:673 0, 0->3 VC 0)
8725    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:673 1, 0->3 VC 0) collected from Input[3][0]
8725    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:673 0, 0->3 VC 0) collected from Input[0][0]
8726    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:673 1, 0->3 VC 0)
8726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:673 0, 0->3 VC 0)
8726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:673 0, 0->3 VC 0)
8726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:673 0, 0->3 VC 0)
8726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:673 0, 0->3 VC 0)
8727    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:673 1, 0->3 VC 0) collected from Input[0][0]
8728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:673 1, 0->3 VC 0)
8728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:673 1, 0->3 VC 0)
8729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:673 1, 0->3 VC 0) dataAvailable = 0
8729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #673 in attack.
8731    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:674 0, 3->0 VC 0) collected from Input[4][0]
8732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:674 0, 3->0 VC 0)
8732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:674 0, 3->0 VC 0)
8732    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:674 0, 3->0 VC 0)
8733    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:674 0, 3->0 VC 0) collected from Input[1][0]
8733    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:674 1, 3->0 VC 0) collected from Input[4][0]
8734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:674 0, 3->0 VC 0)
8734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:674 0, 3->0 VC 0)
8734    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:674 0, 3->0 VC 0)
8734    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:674 1, 3->0 VC 0)
8735    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:674 0, 3->0 VC 0) collected from Input[2][0]
8735    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:674 1, 3->0 VC 0) collected from Input[1][0]
8736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:674 0, 3->0 VC 0)
8736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:674 0, 3->0 VC 0)
8736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:674 0, 3->0 VC 0)
8736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:674 0, 3->0 VC 0)
8736    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:674 1, 3->0 VC 0)
8737    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:674 1, 3->0 VC 0) collected from Input[2][0]
8738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:674 1, 3->0 VC 0)
8738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:674 1, 3->0 VC 0)
8739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:674 1, 3->0 VC 0) dataAvailable = 0
8739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #674 in attack.
8741    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:675 0, 0->3 VC 0) collected from Input[4][0]
8742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:675 0, 0->3 VC 0)
8742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:675 0, 0->3 VC 0)
8742    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:675 0, 0->3 VC 0)
8743    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:675 1, 0->3 VC 0) collected from Input[4][0]
8743    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:675 0, 0->3 VC 0) collected from Input[3][0]
8744    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:675 1, 0->3 VC 0)
8744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:675 0, 0->3 VC 0)
8744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:675 0, 0->3 VC 0)
8744    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:675 0, 0->3 VC 0)
8745    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:675 1, 0->3 VC 0) collected from Input[3][0]
8745    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:675 0, 0->3 VC 0) collected from Input[0][0]
8746    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:675 1, 0->3 VC 0)
8746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:675 0, 0->3 VC 0)
8746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:675 0, 0->3 VC 0)
8746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:675 0, 0->3 VC 0)
8746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:675 0, 0->3 VC 0)
8747    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:675 1, 0->3 VC 0) collected from Input[0][0]
8748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:675 1, 0->3 VC 0)
8748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:675 1, 0->3 VC 0)
8749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:675 1, 0->3 VC 0) dataAvailable = 0
8749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #675 in attack.
8751    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:676 0, 3->0 VC 0) collected from Input[4][0]
8752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:676 0, 3->0 VC 0)
8752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:676 0, 3->0 VC 0)
8752    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:676 0, 3->0 VC 0)
8753    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:676 0, 3->0 VC 0) collected from Input[1][0]
8753    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:676 1, 3->0 VC 0) collected from Input[4][0]
8754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:676 0, 3->0 VC 0)
8754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:676 0, 3->0 VC 0)
8754    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:676 0, 3->0 VC 0)
8754    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:676 1, 3->0 VC 0)
8755    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:676 0, 3->0 VC 0) collected from Input[2][0]
8755    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:676 1, 3->0 VC 0) collected from Input[1][0]
8756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:676 0, 3->0 VC 0)
8756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:676 0, 3->0 VC 0)
8756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:676 0, 3->0 VC 0)
8756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:676 0, 3->0 VC 0)
8756    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:676 1, 3->0 VC 0)
8757    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:676 1, 3->0 VC 0) collected from Input[2][0]
8758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:676 1, 3->0 VC 0)
8758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:676 1, 3->0 VC 0)
8759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:676 1, 3->0 VC 0) dataAvailable = 0
8759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #676 in attack.
8761    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:677 0, 0->3 VC 0) collected from Input[4][0]
8762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:677 0, 0->3 VC 0)
8762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:677 0, 0->3 VC 0)
8762    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:677 0, 0->3 VC 0)
8763    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:677 1, 0->3 VC 0) collected from Input[4][0]
8763    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:677 0, 0->3 VC 0) collected from Input[3][0]
8764    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:677 1, 0->3 VC 0)
8764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:677 0, 0->3 VC 0)
8764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:677 0, 0->3 VC 0)
8764    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:677 0, 0->3 VC 0)
8765    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:677 1, 0->3 VC 0) collected from Input[3][0]
8765    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:677 0, 0->3 VC 0) collected from Input[0][0]
8766    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:677 1, 0->3 VC 0)
8766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:677 0, 0->3 VC 0)
8766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:677 0, 0->3 VC 0)
8766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:677 0, 0->3 VC 0)
8766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:677 0, 0->3 VC 0)
8767    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:677 1, 0->3 VC 0) collected from Input[0][0]
8768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:677 1, 0->3 VC 0)
8768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:677 1, 0->3 VC 0)
8769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:677 1, 0->3 VC 0) dataAvailable = 0
8769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #677 in attack.
8771    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:678 0, 3->0 VC 0) collected from Input[4][0]
8772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:678 0, 3->0 VC 0)
8772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:678 0, 3->0 VC 0)
8772    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:678 0, 3->0 VC 0)
8773    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:678 0, 3->0 VC 0) collected from Input[1][0]
8773    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:678 1, 3->0 VC 0) collected from Input[4][0]
8774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:678 0, 3->0 VC 0)
8774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:678 0, 3->0 VC 0)
8774    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:678 0, 3->0 VC 0)
8774    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:678 1, 3->0 VC 0)
8775    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:678 0, 3->0 VC 0) collected from Input[2][0]
8775    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:678 1, 3->0 VC 0) collected from Input[1][0]
8776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:678 0, 3->0 VC 0)
8776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:678 0, 3->0 VC 0)
8776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:678 0, 3->0 VC 0)
8776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:678 0, 3->0 VC 0)
8776    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:678 1, 3->0 VC 0)
8777    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:678 1, 3->0 VC 0) collected from Input[2][0]
8778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:678 1, 3->0 VC 0)
8778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:678 1, 3->0 VC 0)
8779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:678 1, 3->0 VC 0) dataAvailable = 0
8779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #678 in attack.
8781    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:679 0, 0->3 VC 0) collected from Input[4][0]
8782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:679 0, 0->3 VC 0)
8782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:679 0, 0->3 VC 0)
8782    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:679 0, 0->3 VC 0)
8783    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:679 1, 0->3 VC 0) collected from Input[4][0]
8783    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:679 0, 0->3 VC 0) collected from Input[3][0]
8784    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:679 1, 0->3 VC 0)
8784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:679 0, 0->3 VC 0)
8784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:679 0, 0->3 VC 0)
8784    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:679 0, 0->3 VC 0)
8785    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:679 1, 0->3 VC 0) collected from Input[3][0]
8785    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:679 0, 0->3 VC 0) collected from Input[0][0]
8786    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:679 1, 0->3 VC 0)
8786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:679 0, 0->3 VC 0)
8786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:679 0, 0->3 VC 0)
8786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:679 0, 0->3 VC 0)
8786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:679 0, 0->3 VC 0)
8787    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:679 1, 0->3 VC 0) collected from Input[0][0]
8788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:679 1, 0->3 VC 0)
8788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:679 1, 0->3 VC 0)
8789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:679 1, 0->3 VC 0) dataAvailable = 0
8789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #679 in attack.
8791    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:680 0, 3->0 VC 0) collected from Input[4][0]
8792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:680 0, 3->0 VC 0)
8792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:680 0, 3->0 VC 0)
8792    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:680 0, 3->0 VC 0)
8793    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:680 0, 3->0 VC 0) collected from Input[1][0]
8793    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:680 1, 3->0 VC 0) collected from Input[4][0]
8794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:680 0, 3->0 VC 0)
8794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:680 0, 3->0 VC 0)
8794    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:680 0, 3->0 VC 0)
8794    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:680 1, 3->0 VC 0)
8795    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:680 0, 3->0 VC 0) collected from Input[2][0]
8795    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:680 1, 3->0 VC 0) collected from Input[1][0]
8796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:680 0, 3->0 VC 0)
8796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:680 0, 3->0 VC 0)
8796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:680 0, 3->0 VC 0)
8796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:680 0, 3->0 VC 0)
8796    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:680 1, 3->0 VC 0)
8797    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:680 1, 3->0 VC 0) collected from Input[2][0]
8798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:680 1, 3->0 VC 0)
8798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:680 1, 3->0 VC 0)
8799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:680 1, 3->0 VC 0) dataAvailable = 0
8799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #680 in attack.
8801    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:681 0, 0->3 VC 0) collected from Input[4][0]
8802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:681 0, 0->3 VC 0)
8802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:681 0, 0->3 VC 0)
8802    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:681 0, 0->3 VC 0)
8803    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:681 1, 0->3 VC 0) collected from Input[4][0]
8803    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:681 0, 0->3 VC 0) collected from Input[3][0]
8804    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:681 1, 0->3 VC 0)
8804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:681 0, 0->3 VC 0)
8804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:681 0, 0->3 VC 0)
8804    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:681 0, 0->3 VC 0)
8805    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:681 1, 0->3 VC 0) collected from Input[3][0]
8805    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:681 0, 0->3 VC 0) collected from Input[0][0]
8806    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:681 1, 0->3 VC 0)
8806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:681 0, 0->3 VC 0)
8806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:681 0, 0->3 VC 0)
8806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:681 0, 0->3 VC 0)
8806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:681 0, 0->3 VC 0)
8807    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:681 1, 0->3 VC 0) collected from Input[0][0]
8808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:681 1, 0->3 VC 0)
8808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:681 1, 0->3 VC 0)
8809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:681 1, 0->3 VC 0) dataAvailable = 0
8809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #681 in attack.
8811    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:682 0, 3->0 VC 0) collected from Input[4][0]
8812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:682 0, 3->0 VC 0)
8812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:682 0, 3->0 VC 0)
8812    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:682 0, 3->0 VC 0)
8813    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:682 0, 3->0 VC 0) collected from Input[1][0]
8813    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:682 1, 3->0 VC 0) collected from Input[4][0]
8814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:682 0, 3->0 VC 0)
8814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:682 0, 3->0 VC 0)
8814    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:682 0, 3->0 VC 0)
8814    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:682 1, 3->0 VC 0)
8815    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:682 0, 3->0 VC 0) collected from Input[2][0]
8815    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:682 1, 3->0 VC 0) collected from Input[1][0]
8816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:682 0, 3->0 VC 0)
8816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:682 0, 3->0 VC 0)
8816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:682 0, 3->0 VC 0)
8816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:682 0, 3->0 VC 0)
8816    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:682 1, 3->0 VC 0)
8817    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:682 1, 3->0 VC 0) collected from Input[2][0]
8818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:682 1, 3->0 VC 0)
8818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:682 1, 3->0 VC 0)
8819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:682 1, 3->0 VC 0) dataAvailable = 0
8819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #682 in attack.
8821    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:683 0, 0->3 VC 0) collected from Input[4][0]
8822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:683 0, 0->3 VC 0)
8822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:683 0, 0->3 VC 0)
8822    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:683 0, 0->3 VC 0)
8823    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:683 1, 0->3 VC 0) collected from Input[4][0]
8823    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:683 0, 0->3 VC 0) collected from Input[3][0]
8824    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:683 1, 0->3 VC 0)
8824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:683 0, 0->3 VC 0)
8824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:683 0, 0->3 VC 0)
8824    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:683 0, 0->3 VC 0)
8825    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:683 1, 0->3 VC 0) collected from Input[3][0]
8825    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:683 0, 0->3 VC 0) collected from Input[0][0]
8826    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:683 1, 0->3 VC 0)
8826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:683 0, 0->3 VC 0)
8826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:683 0, 0->3 VC 0)
8826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:683 0, 0->3 VC 0)
8826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:683 0, 0->3 VC 0)
8827    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:683 1, 0->3 VC 0) collected from Input[0][0]
8828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:683 1, 0->3 VC 0)
8828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:683 1, 0->3 VC 0)
8829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:683 1, 0->3 VC 0) dataAvailable = 0
8829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #683 in attack.
8831    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:684 0, 3->0 VC 0) collected from Input[4][0]
8832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:684 0, 3->0 VC 0)
8832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:684 0, 3->0 VC 0)
8832    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:684 0, 3->0 VC 0)
8833    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:684 0, 3->0 VC 0) collected from Input[1][0]
8833    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:684 1, 3->0 VC 0) collected from Input[4][0]
8834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:684 0, 3->0 VC 0)
8834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:684 0, 3->0 VC 0)
8834    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:684 0, 3->0 VC 0)
8834    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:684 1, 3->0 VC 0)
8835    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:684 0, 3->0 VC 0) collected from Input[2][0]
8835    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:684 1, 3->0 VC 0) collected from Input[1][0]
8836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:684 0, 3->0 VC 0)
8836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:684 0, 3->0 VC 0)
8836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:684 0, 3->0 VC 0)
8836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:684 0, 3->0 VC 0)
8836    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:684 1, 3->0 VC 0)
8837    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:684 1, 3->0 VC 0) collected from Input[2][0]
8838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:684 1, 3->0 VC 0)
8838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:684 1, 3->0 VC 0)
8839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:684 1, 3->0 VC 0) dataAvailable = 0
8839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #684 in attack.
8841    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:685 0, 0->3 VC 0) collected from Input[4][0]
8842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:685 0, 0->3 VC 0)
8842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:685 0, 0->3 VC 0)
8842    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:685 0, 0->3 VC 0)
8843    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:685 1, 0->3 VC 0) collected from Input[4][0]
8843    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:685 0, 0->3 VC 0) collected from Input[3][0]
8844    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:685 1, 0->3 VC 0)
8844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:685 0, 0->3 VC 0)
8844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:685 0, 0->3 VC 0)
8844    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:685 0, 0->3 VC 0)
8845    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:685 1, 0->3 VC 0) collected from Input[3][0]
8845    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:685 0, 0->3 VC 0) collected from Input[0][0]
8846    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:685 1, 0->3 VC 0)
8846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:685 0, 0->3 VC 0)
8846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:685 0, 0->3 VC 0)
8846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:685 0, 0->3 VC 0)
8846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:685 0, 0->3 VC 0)
8847    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:685 1, 0->3 VC 0) collected from Input[0][0]
8848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:685 1, 0->3 VC 0)
8848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:685 1, 0->3 VC 0)
8849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:685 1, 0->3 VC 0) dataAvailable = 0
8849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #685 in attack.
8851    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:686 0, 3->0 VC 0) collected from Input[4][0]
8852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:686 0, 3->0 VC 0)
8852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:686 0, 3->0 VC 0)
8852    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:686 0, 3->0 VC 0)
8853    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:686 0, 3->0 VC 0) collected from Input[1][0]
8853    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:686 1, 3->0 VC 0) collected from Input[4][0]
8854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:686 0, 3->0 VC 0)
8854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:686 0, 3->0 VC 0)
8854    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:686 0, 3->0 VC 0)
8854    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:686 1, 3->0 VC 0)
8855    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:686 0, 3->0 VC 0) collected from Input[2][0]
8855    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:686 1, 3->0 VC 0) collected from Input[1][0]
8856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:686 0, 3->0 VC 0)
8856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:686 0, 3->0 VC 0)
8856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:686 0, 3->0 VC 0)
8856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:686 0, 3->0 VC 0)
8856    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:686 1, 3->0 VC 0)
8857    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:686 1, 3->0 VC 0) collected from Input[2][0]
8858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:686 1, 3->0 VC 0)
8858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:686 1, 3->0 VC 0)
8859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:686 1, 3->0 VC 0) dataAvailable = 0
8859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #686 in attack.
8861    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:687 0, 0->3 VC 0) collected from Input[4][0]
8862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:687 0, 0->3 VC 0)
8862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:687 0, 0->3 VC 0)
8862    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:687 0, 0->3 VC 0)
8863    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:687 1, 0->3 VC 0) collected from Input[4][0]
8863    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:687 0, 0->3 VC 0) collected from Input[3][0]
8864    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:687 1, 0->3 VC 0)
8864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:687 0, 0->3 VC 0)
8864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:687 0, 0->3 VC 0)
8864    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:687 0, 0->3 VC 0)
8865    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:687 1, 0->3 VC 0) collected from Input[3][0]
8865    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:687 0, 0->3 VC 0) collected from Input[0][0]
8866    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:687 1, 0->3 VC 0)
8866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:687 0, 0->3 VC 0)
8866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:687 0, 0->3 VC 0)
8866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:687 0, 0->3 VC 0)
8866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:687 0, 0->3 VC 0)
8867    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:687 1, 0->3 VC 0) collected from Input[0][0]
8868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:687 1, 0->3 VC 0)
8868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:687 1, 0->3 VC 0)
8869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:687 1, 0->3 VC 0) dataAvailable = 0
8869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #687 in attack.
8871    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:688 0, 3->0 VC 0) collected from Input[4][0]
8872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:688 0, 3->0 VC 0)
8872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:688 0, 3->0 VC 0)
8872    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:688 0, 3->0 VC 0)
8873    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:688 0, 3->0 VC 0) collected from Input[1][0]
8873    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:688 1, 3->0 VC 0) collected from Input[4][0]
8874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:688 0, 3->0 VC 0)
8874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:688 0, 3->0 VC 0)
8874    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:688 0, 3->0 VC 0)
8874    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:688 1, 3->0 VC 0)
8875    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:688 0, 3->0 VC 0) collected from Input[2][0]
8875    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:688 1, 3->0 VC 0) collected from Input[1][0]
8876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:688 0, 3->0 VC 0)
8876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:688 0, 3->0 VC 0)
8876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:688 0, 3->0 VC 0)
8876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:688 0, 3->0 VC 0)
8876    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:688 1, 3->0 VC 0)
8877    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:688 1, 3->0 VC 0) collected from Input[2][0]
8878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:688 1, 3->0 VC 0)
8878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:688 1, 3->0 VC 0)
8879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:688 1, 3->0 VC 0) dataAvailable = 0
8879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #688 in attack.
8881    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:689 0, 0->3 VC 0) collected from Input[4][0]
8882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:689 0, 0->3 VC 0)
8882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:689 0, 0->3 VC 0)
8882    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:689 0, 0->3 VC 0)
8883    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:689 1, 0->3 VC 0) collected from Input[4][0]
8883    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:689 0, 0->3 VC 0) collected from Input[3][0]
8884    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:689 1, 0->3 VC 0)
8884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:689 0, 0->3 VC 0)
8884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:689 0, 0->3 VC 0)
8884    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:689 0, 0->3 VC 0)
8885    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:689 1, 0->3 VC 0) collected from Input[3][0]
8885    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:689 0, 0->3 VC 0) collected from Input[0][0]
8886    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:689 1, 0->3 VC 0)
8886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:689 0, 0->3 VC 0)
8886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:689 0, 0->3 VC 0)
8886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:689 0, 0->3 VC 0)
8886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:689 0, 0->3 VC 0)
8887    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:689 1, 0->3 VC 0) collected from Input[0][0]
8888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:689 1, 0->3 VC 0)
8888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:689 1, 0->3 VC 0)
8889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:689 1, 0->3 VC 0) dataAvailable = 0
8889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #689 in attack.
8891    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:690 0, 3->0 VC 0) collected from Input[4][0]
8892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:690 0, 3->0 VC 0)
8892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:690 0, 3->0 VC 0)
8892    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:690 0, 3->0 VC 0)
8893    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:690 0, 3->0 VC 0) collected from Input[1][0]
8893    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:690 1, 3->0 VC 0) collected from Input[4][0]
8894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:690 0, 3->0 VC 0)
8894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:690 0, 3->0 VC 0)
8894    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:690 0, 3->0 VC 0)
8894    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:690 1, 3->0 VC 0)
8895    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:690 0, 3->0 VC 0) collected from Input[2][0]
8895    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:690 1, 3->0 VC 0) collected from Input[1][0]
8896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:690 0, 3->0 VC 0)
8896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:690 0, 3->0 VC 0)
8896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:690 0, 3->0 VC 0)
8896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:690 0, 3->0 VC 0)
8896    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:690 1, 3->0 VC 0)
8897    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:690 1, 3->0 VC 0) collected from Input[2][0]
8898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:690 1, 3->0 VC 0)
8898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:690 1, 3->0 VC 0)
8899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:690 1, 3->0 VC 0) dataAvailable = 0
8899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #690 in attack.
8901    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:691 0, 0->3 VC 0) collected from Input[4][0]
8902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:691 0, 0->3 VC 0)
8902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:691 0, 0->3 VC 0)
8902    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:691 0, 0->3 VC 0)
8903    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:691 1, 0->3 VC 0) collected from Input[4][0]
8903    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:691 0, 0->3 VC 0) collected from Input[3][0]
8904    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:691 1, 0->3 VC 0)
8904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:691 0, 0->3 VC 0)
8904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:691 0, 0->3 VC 0)
8904    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:691 0, 0->3 VC 0)
8905    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:691 1, 0->3 VC 0) collected from Input[3][0]
8905    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:691 0, 0->3 VC 0) collected from Input[0][0]
8906    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:691 1, 0->3 VC 0)
8906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:691 0, 0->3 VC 0)
8906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:691 0, 0->3 VC 0)
8906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:691 0, 0->3 VC 0)
8906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:691 0, 0->3 VC 0)
8907    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:691 1, 0->3 VC 0) collected from Input[0][0]
8908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:691 1, 0->3 VC 0)
8908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:691 1, 0->3 VC 0)
8909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:691 1, 0->3 VC 0) dataAvailable = 0
8909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #691 in attack.
8911    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:692 0, 3->0 VC 0) collected from Input[4][0]
8912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:692 0, 3->0 VC 0)
8912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:692 0, 3->0 VC 0)
8912    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:692 0, 3->0 VC 0)
8913    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:692 0, 3->0 VC 0) collected from Input[1][0]
8913    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:692 1, 3->0 VC 0) collected from Input[4][0]
8914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:692 0, 3->0 VC 0)
8914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:692 0, 3->0 VC 0)
8914    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:692 0, 3->0 VC 0)
8914    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:692 1, 3->0 VC 0)
8915    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:692 0, 3->0 VC 0) collected from Input[2][0]
8915    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:692 1, 3->0 VC 0) collected from Input[1][0]
8916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:692 0, 3->0 VC 0)
8916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:692 0, 3->0 VC 0)
8916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:692 0, 3->0 VC 0)
8916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:692 0, 3->0 VC 0)
8916    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:692 1, 3->0 VC 0)
8917    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:692 1, 3->0 VC 0) collected from Input[2][0]
8918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:692 1, 3->0 VC 0)
8918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:692 1, 3->0 VC 0)
8919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:692 1, 3->0 VC 0) dataAvailable = 0
8919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #692 in attack.
8921    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:693 0, 0->3 VC 0) collected from Input[4][0]
8922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:693 0, 0->3 VC 0)
8922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:693 0, 0->3 VC 0)
8922    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:693 0, 0->3 VC 0)
8923    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:693 1, 0->3 VC 0) collected from Input[4][0]
8923    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:693 0, 0->3 VC 0) collected from Input[3][0]
8924    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:693 1, 0->3 VC 0)
8924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:693 0, 0->3 VC 0)
8924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:693 0, 0->3 VC 0)
8924    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:693 0, 0->3 VC 0)
8925    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:693 1, 0->3 VC 0) collected from Input[3][0]
8925    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:693 0, 0->3 VC 0) collected from Input[0][0]
8926    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:693 1, 0->3 VC 0)
8926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:693 0, 0->3 VC 0)
8926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:693 0, 0->3 VC 0)
8926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:693 0, 0->3 VC 0)
8926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:693 0, 0->3 VC 0)
8927    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:693 1, 0->3 VC 0) collected from Input[0][0]
8928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:693 1, 0->3 VC 0)
8928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:693 1, 0->3 VC 0)
8929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:693 1, 0->3 VC 0) dataAvailable = 0
8929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #693 in attack.
8931    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:694 0, 3->0 VC 0) collected from Input[4][0]
8932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:694 0, 3->0 VC 0)
8932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:694 0, 3->0 VC 0)
8932    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:694 0, 3->0 VC 0)
8933    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:694 0, 3->0 VC 0) collected from Input[1][0]
8933    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:694 1, 3->0 VC 0) collected from Input[4][0]
8934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:694 0, 3->0 VC 0)
8934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:694 0, 3->0 VC 0)
8934    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:694 0, 3->0 VC 0)
8934    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:694 1, 3->0 VC 0)
8935    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:694 0, 3->0 VC 0) collected from Input[2][0]
8935    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:694 1, 3->0 VC 0) collected from Input[1][0]
8936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:694 0, 3->0 VC 0)
8936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:694 0, 3->0 VC 0)
8936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:694 0, 3->0 VC 0)
8936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:694 0, 3->0 VC 0)
8936    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:694 1, 3->0 VC 0)
8937    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:694 1, 3->0 VC 0) collected from Input[2][0]
8938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:694 1, 3->0 VC 0)
8938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:694 1, 3->0 VC 0)
8939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:694 1, 3->0 VC 0) dataAvailable = 0
8939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #694 in attack.
8941    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:695 0, 0->3 VC 0) collected from Input[4][0]
8942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:695 0, 0->3 VC 0)
8942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:695 0, 0->3 VC 0)
8942    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:695 0, 0->3 VC 0)
8943    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:695 1, 0->3 VC 0) collected from Input[4][0]
8943    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:695 0, 0->3 VC 0) collected from Input[3][0]
8944    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:695 1, 0->3 VC 0)
8944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:695 0, 0->3 VC 0)
8944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:695 0, 0->3 VC 0)
8944    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:695 0, 0->3 VC 0)
8945    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:695 1, 0->3 VC 0) collected from Input[3][0]
8945    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:695 0, 0->3 VC 0) collected from Input[0][0]
8946    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:695 1, 0->3 VC 0)
8946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:695 0, 0->3 VC 0)
8946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:695 0, 0->3 VC 0)
8946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:695 0, 0->3 VC 0)
8946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:695 0, 0->3 VC 0)
8947    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:695 1, 0->3 VC 0) collected from Input[0][0]
8948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:695 1, 0->3 VC 0)
8948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:695 1, 0->3 VC 0)
8949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:695 1, 0->3 VC 0) dataAvailable = 0
8949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #695 in attack.
8951    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:696 0, 3->0 VC 0) collected from Input[4][0]
8952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:696 0, 3->0 VC 0)
8952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:696 0, 3->0 VC 0)
8952    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:696 0, 3->0 VC 0)
8953    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:696 0, 3->0 VC 0) collected from Input[1][0]
8953    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:696 1, 3->0 VC 0) collected from Input[4][0]
8954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:696 0, 3->0 VC 0)
8954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:696 0, 3->0 VC 0)
8954    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:696 0, 3->0 VC 0)
8954    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:696 1, 3->0 VC 0)
8955    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:696 0, 3->0 VC 0) collected from Input[2][0]
8955    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:696 1, 3->0 VC 0) collected from Input[1][0]
8956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:696 0, 3->0 VC 0)
8956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:696 0, 3->0 VC 0)
8956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:696 0, 3->0 VC 0)
8956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:696 0, 3->0 VC 0)
8956    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:696 1, 3->0 VC 0)
8957    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:696 1, 3->0 VC 0) collected from Input[2][0]
8958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:696 1, 3->0 VC 0)
8958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:696 1, 3->0 VC 0)
8959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:696 1, 3->0 VC 0) dataAvailable = 0
8959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #696 in attack.
8961    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:697 0, 0->3 VC 0) collected from Input[4][0]
8962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:697 0, 0->3 VC 0)
8962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:697 0, 0->3 VC 0)
8962    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:697 0, 0->3 VC 0)
8963    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:697 1, 0->3 VC 0) collected from Input[4][0]
8963    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:697 0, 0->3 VC 0) collected from Input[3][0]
8964    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:697 1, 0->3 VC 0)
8964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:697 0, 0->3 VC 0)
8964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:697 0, 0->3 VC 0)
8964    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:697 0, 0->3 VC 0)
8965    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:697 1, 0->3 VC 0) collected from Input[3][0]
8965    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:697 0, 0->3 VC 0) collected from Input[0][0]
8966    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:697 1, 0->3 VC 0)
8966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:697 0, 0->3 VC 0)
8966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:697 0, 0->3 VC 0)
8966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:697 0, 0->3 VC 0)
8966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:697 0, 0->3 VC 0)
8967    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:697 1, 0->3 VC 0) collected from Input[0][0]
8968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:697 1, 0->3 VC 0)
8968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:697 1, 0->3 VC 0)
8969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:697 1, 0->3 VC 0) dataAvailable = 0
8969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #697 in attack.
8971    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:698 0, 3->0 VC 0) collected from Input[4][0]
8972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:698 0, 3->0 VC 0)
8972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:698 0, 3->0 VC 0)
8972    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:698 0, 3->0 VC 0)
8973    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:698 0, 3->0 VC 0) collected from Input[1][0]
8973    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:698 1, 3->0 VC 0) collected from Input[4][0]
8974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:698 0, 3->0 VC 0)
8974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:698 0, 3->0 VC 0)
8974    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:698 0, 3->0 VC 0)
8974    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:698 1, 3->0 VC 0)
8975    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:698 0, 3->0 VC 0) collected from Input[2][0]
8975    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:698 1, 3->0 VC 0) collected from Input[1][0]
8976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:698 0, 3->0 VC 0)
8976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:698 0, 3->0 VC 0)
8976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:698 0, 3->0 VC 0)
8976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:698 0, 3->0 VC 0)
8976    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:698 1, 3->0 VC 0)
8977    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:698 1, 3->0 VC 0) collected from Input[2][0]
8978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:698 1, 3->0 VC 0)
8978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:698 1, 3->0 VC 0)
8979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:698 1, 3->0 VC 0) dataAvailable = 0
8979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #698 in attack.
8981    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:699 0, 0->3 VC 0) collected from Input[4][0]
8982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:699 0, 0->3 VC 0)
8982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:699 0, 0->3 VC 0)
8982    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:699 0, 0->3 VC 0)
8983    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:699 1, 0->3 VC 0) collected from Input[4][0]
8983    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:699 0, 0->3 VC 0) collected from Input[3][0]
8984    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:699 1, 0->3 VC 0)
8984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:699 0, 0->3 VC 0)
8984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:699 0, 0->3 VC 0)
8984    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:699 0, 0->3 VC 0)
8985    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:699 1, 0->3 VC 0) collected from Input[3][0]
8985    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:699 0, 0->3 VC 0) collected from Input[0][0]
8986    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:699 1, 0->3 VC 0)
8986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:699 0, 0->3 VC 0)
8986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:699 0, 0->3 VC 0)
8986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:699 0, 0->3 VC 0)
8986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:699 0, 0->3 VC 0)
8987    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:699 1, 0->3 VC 0) collected from Input[0][0]
8988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:699 1, 0->3 VC 0)
8988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:699 1, 0->3 VC 0)
8989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:699 1, 0->3 VC 0) dataAvailable = 0
8989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
8989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
8989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #699 in attack.
8991    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:700 0, 3->0 VC 0) collected from Input[4][0]
8992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:700 0, 3->0 VC 0)
8992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:700 0, 3->0 VC 0)
8992    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:700 0, 3->0 VC 0)
8993    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:700 0, 3->0 VC 0) collected from Input[1][0]
8993    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:700 1, 3->0 VC 0) collected from Input[4][0]
8994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:700 0, 3->0 VC 0)
8994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:700 0, 3->0 VC 0)
8994    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:700 0, 3->0 VC 0)
8994    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:700 1, 3->0 VC 0)
8995    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:700 0, 3->0 VC 0) collected from Input[2][0]
8995    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:700 1, 3->0 VC 0) collected from Input[1][0]
8996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:700 0, 3->0 VC 0)
8996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:700 0, 3->0 VC 0)
8996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:700 0, 3->0 VC 0)
8996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:700 0, 3->0 VC 0)
8996    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:700 1, 3->0 VC 0)
8997    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:700 1, 3->0 VC 0) collected from Input[2][0]
8998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:700 1, 3->0 VC 0)
8998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:700 1, 3->0 VC 0)
8999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:700 1, 3->0 VC 0) dataAvailable = 0
8999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
8999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
8999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #700 in attack.
9001    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:701 0, 0->3 VC 0) collected from Input[4][0]
9002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:701 0, 0->3 VC 0)
9002    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:701 0, 0->3 VC 0)
9002    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:701 0, 0->3 VC 0)
9003    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:701 1, 0->3 VC 0) collected from Input[4][0]
9003    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:701 0, 0->3 VC 0) collected from Input[3][0]
9004    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:701 1, 0->3 VC 0)
9004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:701 0, 0->3 VC 0)
9004    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:701 0, 0->3 VC 0)
9004    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:701 0, 0->3 VC 0)
9005    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:701 1, 0->3 VC 0) collected from Input[3][0]
9005    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:701 0, 0->3 VC 0) collected from Input[0][0]
9006    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:701 1, 0->3 VC 0)
9006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:701 0, 0->3 VC 0)
9006    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:701 0, 0->3 VC 0)
9006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:701 0, 0->3 VC 0)
9006    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:701 0, 0->3 VC 0)
9007    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:701 1, 0->3 VC 0) collected from Input[0][0]
9008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:701 1, 0->3 VC 0)
9008    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:701 1, 0->3 VC 0)
9009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:701 1, 0->3 VC 0) dataAvailable = 0
9009    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9009    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #701 in attack.
9011    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:702 0, 3->0 VC 0) collected from Input[4][0]
9012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:702 0, 3->0 VC 0)
9012    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:702 0, 3->0 VC 0)
9012    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:702 0, 3->0 VC 0)
9013    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:702 0, 3->0 VC 0) collected from Input[1][0]
9013    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:702 1, 3->0 VC 0) collected from Input[4][0]
9014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:702 0, 3->0 VC 0)
9014    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:702 0, 3->0 VC 0)
9014    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:702 0, 3->0 VC 0)
9014    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:702 1, 3->0 VC 0)
9015    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:702 0, 3->0 VC 0) collected from Input[2][0]
9015    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:702 1, 3->0 VC 0) collected from Input[1][0]
9016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:702 0, 3->0 VC 0)
9016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:702 0, 3->0 VC 0)
9016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:702 0, 3->0 VC 0)
9016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:702 0, 3->0 VC 0)
9016    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:702 1, 3->0 VC 0)
9017    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:702 1, 3->0 VC 0) collected from Input[2][0]
9018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:702 1, 3->0 VC 0)
9018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:702 1, 3->0 VC 0)
9019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:702 1, 3->0 VC 0) dataAvailable = 0
9019    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9019    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #702 in attack.
9021    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:703 0, 0->3 VC 0) collected from Input[4][0]
9022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:703 0, 0->3 VC 0)
9022    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:703 0, 0->3 VC 0)
9022    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:703 0, 0->3 VC 0)
9023    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:703 1, 0->3 VC 0) collected from Input[4][0]
9023    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:703 0, 0->3 VC 0) collected from Input[3][0]
9024    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:703 1, 0->3 VC 0)
9024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:703 0, 0->3 VC 0)
9024    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:703 0, 0->3 VC 0)
9024    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:703 0, 0->3 VC 0)
9025    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:703 1, 0->3 VC 0) collected from Input[3][0]
9025    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:703 0, 0->3 VC 0) collected from Input[0][0]
9026    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:703 1, 0->3 VC 0)
9026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:703 0, 0->3 VC 0)
9026    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:703 0, 0->3 VC 0)
9026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:703 0, 0->3 VC 0)
9026    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:703 0, 0->3 VC 0)
9027    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:703 1, 0->3 VC 0) collected from Input[0][0]
9028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:703 1, 0->3 VC 0)
9028    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:703 1, 0->3 VC 0)
9029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:703 1, 0->3 VC 0) dataAvailable = 0
9029    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9029    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #703 in attack.
9031    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:704 0, 3->0 VC 0) collected from Input[4][0]
9032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:704 0, 3->0 VC 0)
9032    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:704 0, 3->0 VC 0)
9032    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:704 0, 3->0 VC 0)
9033    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:704 0, 3->0 VC 0) collected from Input[1][0]
9033    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:704 1, 3->0 VC 0) collected from Input[4][0]
9034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:704 0, 3->0 VC 0)
9034    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:704 0, 3->0 VC 0)
9034    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:704 0, 3->0 VC 0)
9034    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:704 1, 3->0 VC 0)
9035    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:704 0, 3->0 VC 0) collected from Input[2][0]
9035    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:704 1, 3->0 VC 0) collected from Input[1][0]
9036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:704 0, 3->0 VC 0)
9036    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:704 0, 3->0 VC 0)
9036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:704 0, 3->0 VC 0)
9036    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:704 0, 3->0 VC 0)
9036    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:704 1, 3->0 VC 0)
9037    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:704 1, 3->0 VC 0) collected from Input[2][0]
9038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:704 1, 3->0 VC 0)
9038    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:704 1, 3->0 VC 0)
9039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:704 1, 3->0 VC 0) dataAvailable = 0
9039    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9039    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #704 in attack.
9041    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:705 0, 0->3 VC 0) collected from Input[4][0]
9042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:705 0, 0->3 VC 0)
9042    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:705 0, 0->3 VC 0)
9042    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:705 0, 0->3 VC 0)
9043    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:705 1, 0->3 VC 0) collected from Input[4][0]
9043    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:705 0, 0->3 VC 0) collected from Input[3][0]
9044    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:705 1, 0->3 VC 0)
9044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:705 0, 0->3 VC 0)
9044    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:705 0, 0->3 VC 0)
9044    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:705 0, 0->3 VC 0)
9045    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:705 1, 0->3 VC 0) collected from Input[3][0]
9045    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:705 0, 0->3 VC 0) collected from Input[0][0]
9046    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:705 1, 0->3 VC 0)
9046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:705 0, 0->3 VC 0)
9046    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:705 0, 0->3 VC 0)
9046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:705 0, 0->3 VC 0)
9046    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:705 0, 0->3 VC 0)
9047    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:705 1, 0->3 VC 0) collected from Input[0][0]
9048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:705 1, 0->3 VC 0)
9048    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:705 1, 0->3 VC 0)
9049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:705 1, 0->3 VC 0) dataAvailable = 0
9049    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9049    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #705 in attack.
9051    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:706 0, 3->0 VC 0) collected from Input[4][0]
9052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:706 0, 3->0 VC 0)
9052    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:706 0, 3->0 VC 0)
9052    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:706 0, 3->0 VC 0)
9053    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:706 0, 3->0 VC 0) collected from Input[1][0]
9053    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:706 1, 3->0 VC 0) collected from Input[4][0]
9054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:706 0, 3->0 VC 0)
9054    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:706 0, 3->0 VC 0)
9054    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:706 0, 3->0 VC 0)
9054    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:706 1, 3->0 VC 0)
9055    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:706 0, 3->0 VC 0) collected from Input[2][0]
9055    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:706 1, 3->0 VC 0) collected from Input[1][0]
9056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:706 0, 3->0 VC 0)
9056    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:706 0, 3->0 VC 0)
9056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:706 0, 3->0 VC 0)
9056    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:706 0, 3->0 VC 0)
9056    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:706 1, 3->0 VC 0)
9057    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:706 1, 3->0 VC 0) collected from Input[2][0]
9058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:706 1, 3->0 VC 0)
9058    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:706 1, 3->0 VC 0)
9059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:706 1, 3->0 VC 0) dataAvailable = 0
9059    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9059    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #706 in attack.
9061    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:707 0, 0->3 VC 0) collected from Input[4][0]
9062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:707 0, 0->3 VC 0)
9062    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:707 0, 0->3 VC 0)
9062    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:707 0, 0->3 VC 0)
9063    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:707 1, 0->3 VC 0) collected from Input[4][0]
9063    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:707 0, 0->3 VC 0) collected from Input[3][0]
9064    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:707 1, 0->3 VC 0)
9064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:707 0, 0->3 VC 0)
9064    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:707 0, 0->3 VC 0)
9064    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:707 0, 0->3 VC 0)
9065    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:707 1, 0->3 VC 0) collected from Input[3][0]
9065    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:707 0, 0->3 VC 0) collected from Input[0][0]
9066    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:707 1, 0->3 VC 0)
9066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:707 0, 0->3 VC 0)
9066    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:707 0, 0->3 VC 0)
9066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:707 0, 0->3 VC 0)
9066    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:707 0, 0->3 VC 0)
9067    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:707 1, 0->3 VC 0) collected from Input[0][0]
9068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:707 1, 0->3 VC 0)
9068    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:707 1, 0->3 VC 0)
9069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:707 1, 0->3 VC 0) dataAvailable = 0
9069    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9069    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #707 in attack.
9071    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:708 0, 3->0 VC 0) collected from Input[4][0]
9072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:708 0, 3->0 VC 0)
9072    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:708 0, 3->0 VC 0)
9072    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:708 0, 3->0 VC 0)
9073    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:708 0, 3->0 VC 0) collected from Input[1][0]
9073    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:708 1, 3->0 VC 0) collected from Input[4][0]
9074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:708 0, 3->0 VC 0)
9074    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:708 0, 3->0 VC 0)
9074    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:708 0, 3->0 VC 0)
9074    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:708 1, 3->0 VC 0)
9075    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:708 0, 3->0 VC 0) collected from Input[2][0]
9075    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:708 1, 3->0 VC 0) collected from Input[1][0]
9076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:708 0, 3->0 VC 0)
9076    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:708 0, 3->0 VC 0)
9076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:708 0, 3->0 VC 0)
9076    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:708 0, 3->0 VC 0)
9076    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:708 1, 3->0 VC 0)
9077    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:708 1, 3->0 VC 0) collected from Input[2][0]
9078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:708 1, 3->0 VC 0)
9078    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:708 1, 3->0 VC 0)
9079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:708 1, 3->0 VC 0) dataAvailable = 0
9079    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9079    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #708 in attack.
9081    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:709 0, 0->3 VC 0) collected from Input[4][0]
9082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:709 0, 0->3 VC 0)
9082    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:709 0, 0->3 VC 0)
9082    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:709 0, 0->3 VC 0)
9083    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:709 1, 0->3 VC 0) collected from Input[4][0]
9083    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:709 0, 0->3 VC 0) collected from Input[3][0]
9084    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:709 1, 0->3 VC 0)
9084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:709 0, 0->3 VC 0)
9084    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:709 0, 0->3 VC 0)
9084    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:709 0, 0->3 VC 0)
9085    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:709 1, 0->3 VC 0) collected from Input[3][0]
9085    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:709 0, 0->3 VC 0) collected from Input[0][0]
9086    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:709 1, 0->3 VC 0)
9086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:709 0, 0->3 VC 0)
9086    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:709 0, 0->3 VC 0)
9086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:709 0, 0->3 VC 0)
9086    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:709 0, 0->3 VC 0)
9087    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:709 1, 0->3 VC 0) collected from Input[0][0]
9088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:709 1, 0->3 VC 0)
9088    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:709 1, 0->3 VC 0)
9089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:709 1, 0->3 VC 0) dataAvailable = 0
9089    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9089    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #709 in attack.
9091    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:710 0, 3->0 VC 0) collected from Input[4][0]
9092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:710 0, 3->0 VC 0)
9092    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:710 0, 3->0 VC 0)
9092    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:710 0, 3->0 VC 0)
9093    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:710 0, 3->0 VC 0) collected from Input[1][0]
9093    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:710 1, 3->0 VC 0) collected from Input[4][0]
9094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:710 0, 3->0 VC 0)
9094    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:710 0, 3->0 VC 0)
9094    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:710 0, 3->0 VC 0)
9094    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:710 1, 3->0 VC 0)
9095    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:710 0, 3->0 VC 0) collected from Input[2][0]
9095    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:710 1, 3->0 VC 0) collected from Input[1][0]
9096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:710 0, 3->0 VC 0)
9096    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:710 0, 3->0 VC 0)
9096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:710 0, 3->0 VC 0)
9096    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:710 0, 3->0 VC 0)
9096    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:710 1, 3->0 VC 0)
9097    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:710 1, 3->0 VC 0) collected from Input[2][0]
9098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:710 1, 3->0 VC 0)
9098    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:710 1, 3->0 VC 0)
9099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:710 1, 3->0 VC 0) dataAvailable = 0
9099    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9099    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #710 in attack.
9101    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:711 0, 0->3 VC 0) collected from Input[4][0]
9101    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:711 0, 0->3 VC 0)
9102    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:711 0, 0->3 VC 0)
9102    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:711 0, 0->3 VC 0)
9102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9102    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9102    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9103    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:711 1, 0->3 VC 0) collected from Input[4][0]
9103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:711 0, 0->3 VC 0) collected from Input[3][0]
9103    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9104    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9104    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:711 1, 0->3 VC 0)
9104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:711 0, 0->3 VC 0)
9104    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:711 0, 0->3 VC 0)
9104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:711 0, 0->3 VC 0)
9104    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9105    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:711 1, 0->3 VC 0) collected from Input[3][0]
9105    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9105    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9105    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:711 0, 0->3 VC 0) collected from Input[0][0]
9106    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9106    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:711 1, 0->3 VC 0)
9106    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9106    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9106    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9106    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:711 0, 0->3 VC 0)
9106    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:711 0, 0->3 VC 0)
9106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:711 0, 0->3 VC 0)
9106    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:711 0, 0->3 VC 0)
9107    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9107    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9107    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9107    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9107    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9107    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:711 1, 0->3 VC 0) collected from Input[0][0]
9108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9108    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9108    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9108    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9108    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9108    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:711 1, 0->3 VC 0)
9108    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:711 1, 0->3 VC 0)
9108    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9109    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9109    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9109    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9109    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9109    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9109    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9109    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9109    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:711 1, 0->3 VC 0) dataAvailable = 0
9109    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9109    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #711 in attack.
9110    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9110    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9110    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9110    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9110    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9110    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9110    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9110    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9111    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9111    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9111    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9111    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9111    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9111    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9111    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9111    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9111    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:712 0, 3->0 VC 0) collected from Input[4][0]
9112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9112    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9112    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9112    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9112    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9112    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9112    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:712 0, 3->0 VC 0)
9112    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:712 0, 3->0 VC 0)
9112    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:712 0, 3->0 VC 0)
9112    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9113    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9113    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9113    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9113    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9113    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:712 0, 3->0 VC 0) collected from Input[1][0]
9113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9113    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9113    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9113    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9113    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9113    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:712 1, 3->0 VC 0) collected from Input[4][0]
9114    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9114    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9114    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9114    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9114    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9114    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:712 0, 3->0 VC 0)
9114    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:712 0, 3->0 VC 0)
9114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9114    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:712 0, 3->0 VC 0)
9114    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9114    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:712 1, 3->0 VC 0)
9114    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9115    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:712 0, 3->0 VC 0) collected from Input[2][0]
9115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9115    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9115    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9115    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9115    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9115    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9115    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:712 1, 3->0 VC 0) collected from Input[1][0]
9115    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:712 0, 3->0 VC 0)
9116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:712 0, 3->0 VC 0)
9116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9116    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:712 0, 3->0 VC 0)
9116    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:712 0, 3->0 VC 0)
9116    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9116    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9116    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:712 1, 3->0 VC 0)
9116    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9116    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9117    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:712 1, 3->0 VC 0) collected from Input[2][0]
9117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9117    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9117    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9117    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9117    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9117    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9117    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9117    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9117    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:712 1, 3->0 VC 0)
9118    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:712 1, 3->0 VC 0)
9118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9118    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9118    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9118    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9118    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9118    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9118    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9118    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9118    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9118    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9119    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:712 1, 3->0 VC 0) dataAvailable = 0
9119    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9119    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #712 in attack.
9119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9119    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9119    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9119    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9119    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9119    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9119    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9119    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9120    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9120    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9120    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9120    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9120    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9120    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9120    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9121    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:713 0, 0->3 VC 0) collected from Input[4][0]
9121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9121    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9121    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9121    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9121    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9121    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9121    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9121    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9121    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:713 0, 0->3 VC 0)
9122    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:713 0, 0->3 VC 0)
9122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9122    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:713 0, 0->3 VC 0)
9122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9122    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9122    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9122    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9122    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9122    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9122    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9122    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9122    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9122    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9123    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:713 1, 0->3 VC 0) collected from Input[4][0]
9123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9123    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9123    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:713 0, 0->3 VC 0) collected from Input[3][0]
9123    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9123    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9123    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9123    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9123    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9124    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9124    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:713 1, 0->3 VC 0)
9124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:713 0, 0->3 VC 0)
9124    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:713 0, 0->3 VC 0)
9124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:713 0, 0->3 VC 0)
9124    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9124    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9124    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9124    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9124    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9125    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9125    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:713 1, 0->3 VC 0) collected from Input[3][0]
9125    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9125    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9125    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9125    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9125    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9125    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9125    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9125    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:713 0, 0->3 VC 0) collected from Input[0][0]
9126    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9126    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:713 1, 0->3 VC 0)
9126    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9126    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9126    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9126    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9126    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9126    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9126    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:713 0, 0->3 VC 0)
9126    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:713 0, 0->3 VC 0)
9126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:713 0, 0->3 VC 0)
9126    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:713 0, 0->3 VC 0)
9126    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9127    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9127    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9127    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9127    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9127    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9127    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9127    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9127    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9127    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:713 1, 0->3 VC 0) collected from Input[0][0]
9128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9128    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9128    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9128    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9128    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9128    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9128    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:713 1, 0->3 VC 0)
9128    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:713 1, 0->3 VC 0)
9128    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9129    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9129    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9129    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9129    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9129    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9129    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9129    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9129    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9129    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:713 1, 0->3 VC 0) dataAvailable = 0
9129    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9129    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #713 in attack.
9130    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9130    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9130    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9130    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9130    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9130    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9130    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9130    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9130    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9130    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9131    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9131    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9131    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9131    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9131    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9131    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9131    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9131    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9131    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:714 0, 3->0 VC 0) collected from Input[4][0]
9132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9132    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9132    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9132    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9132    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9132    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9132    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:714 0, 3->0 VC 0)
9132    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:714 0, 3->0 VC 0)
9132    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:714 0, 3->0 VC 0)
9132    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9133    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9133    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9133    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9133    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9133    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:714 0, 3->0 VC 0) collected from Input[1][0]
9133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9133    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9133    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9133    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9133    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9133    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:714 1, 3->0 VC 0) collected from Input[4][0]
9134    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9134    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9134    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9134    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9134    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9134    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:714 0, 3->0 VC 0)
9134    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:714 0, 3->0 VC 0)
9134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9134    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:714 0, 3->0 VC 0)
9134    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9134    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:714 1, 3->0 VC 0)
9134    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9135    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:714 0, 3->0 VC 0) collected from Input[2][0]
9135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9135    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9135    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9135    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9135    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9135    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9135    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:714 1, 3->0 VC 0) collected from Input[1][0]
9135    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:714 0, 3->0 VC 0)
9136    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:714 0, 3->0 VC 0)
9136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:714 0, 3->0 VC 0)
9136    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:714 0, 3->0 VC 0)
9136    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9136    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9136    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:714 1, 3->0 VC 0)
9136    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9136    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9137    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:714 1, 3->0 VC 0) collected from Input[2][0]
9137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9137    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9137    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9137    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9137    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9137    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9137    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9137    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9137    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:714 1, 3->0 VC 0)
9138    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:714 1, 3->0 VC 0)
9138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9138    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9138    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9138    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9138    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9138    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9138    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9138    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9138    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9138    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9139    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:714 1, 3->0 VC 0) dataAvailable = 0
9139    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9139    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #714 in attack.
9139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9139    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9139    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9139    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9139    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9139    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9139    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9139    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9140    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9140    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9140    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9140    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9140    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9140    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9140    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9141    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:715 0, 0->3 VC 0) collected from Input[4][0]
9141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9141    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9141    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[4][0]
9141    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9141    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9141    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9141    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9141    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9141    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:715 0, 0->3 VC 0)
9142    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:715 0, 0->3 VC 0)
9142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9142    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:715 0, 0->3 VC 0)
9142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:0 data:1 0, 1->2 VC 0)
9142    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H type:0 data:1 0, 1->2 VC 0)
9142    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:0 data:1 0, 1->2 VC 0)
9142    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9142    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9142    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9142    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9142    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9142    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9142    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[1][0]
9143    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:715 1, 0->3 VC 0) collected from Input[4][0]
9143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9143    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9143    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:715 0, 0->3 VC 0) collected from Input[3][0]
9143    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[4][0]
9143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9143    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9143    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9143    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9143    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H type:0 data:1 0, 1->2 VC 0)
9144    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H type:0 data:1 0, 1->2 VC 0)
9144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H type:0 data:1 0, 1->2 VC 0)
9144    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:715 1, 0->3 VC 0)
9144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:715 0, 0->3 VC 0)
9144    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:715 0, 0->3 VC 0)
9144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:715 0, 0->3 VC 0)
9144    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:0 data:1 1, 1->2 VC 0)
9144    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9144    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9144    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9144    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9145    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[1][0]
9145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9145    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9145    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:715 1, 0->3 VC 0) collected from Input[3][0]
9145    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9145    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 1->2 VC 0) collected from Input[0][0]
9145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9145    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9145    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9145    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9145    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9145    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:715 0, 0->3 VC 0) collected from Input[0][0]
9146    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T type:0 data:1 1, 1->2 VC 0)
9146    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:715 1, 0->3 VC 0)
9146    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9146    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9146    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:0 data:1 0, 1->2 VC 0)
9146    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 1->2 VC 0)
9146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:0 data:1 0, 1->2 VC 0)
9146    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 1->2 VC 0)
9146    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[4][0]
9146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:715 0, 0->3 VC 0)
9146    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:715 0, 0->3 VC 0)
9146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:715 0, 0->3 VC 0)
9146    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:715 0, 0->3 VC 0)
9146    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9147    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9147    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:0 data:1 0, 2->1 VC 0)
9147    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 1 for flit (H type:0 data:1 0, 2->1 VC 0)
9147    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:0 data:1 0, 2->1 VC 0)
9147    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 1->2 VC 0) collected from Input[0][0]
9147    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9147    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:715 1, 0->3 VC 0) collected from Input[0][0]
9148    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:0 data:1 1, 1->2 VC 0)
9148    NoC.Tile[00][01]_(#2).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 1->2 VC 0)
9148    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[4][0]
9148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:715 1, 0->3 VC 0)
9148    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:715 1, 0->3 VC 0)
9148    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[3][0]
9149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9149    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9149    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:0 data:1 1, 2->1 VC 0)
9149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> Received at 2 (T type:0 data:1 1, 1->2 VC 0) dataAvailable = 0
9149    NoC.Tile[00][01]_(#2).ProcessingElement::receive() --> type default
9149    NoC.Tile[00][01]_(#2).ProcessingElement::handleDefault() --> Got default flit at 2. Doing nothing. 
9149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H type:0 data:1 0, 2->1 VC 0)
9149    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 0 for flit (H type:0 data:1 0, 2->1 VC 0)
9149    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H type:0 data:1 0, 2->1 VC 0)
9149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:715 1, 0->3 VC 0) dataAvailable = 0
9149    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9149    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #715 in attack.
9150    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:0 data:1 0, 2->1 VC 0) collected from Input[2][0]
9150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9150    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9150    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9150    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[3][0]
9151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:0 data:1 0, 2->1 VC 0)
9151    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 4 for flit (H type:0 data:1 0, 2->1 VC 0)
9151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:0 data:1 0, 2->1 VC 0)
9151    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (H type:0 data:1 0, 2->1 VC 0)
9151    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T type:0 data:1 1, 2->1 VC 0)
9151    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:716 0, 3->0 VC 0) collected from Input[4][0]
9152    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:0 data:1 1, 2->1 VC 0) collected from Input[2][0]
9152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:716 0, 3->0 VC 0)
9152    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:716 0, 3->0 VC 0)
9152    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:716 0, 3->0 VC 0)
9153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:0 data:1 1, 2->1 VC 0)
9153    NoC.Tile[01][00]_(#1).Router::txProcess() --> Consumed flit (T type:0 data:1 1, 2->1 VC 0)
9153    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:716 0, 3->0 VC 0) collected from Input[1][0]
9153    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:716 1, 3->0 VC 0) collected from Input[4][0]
9154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> Received at 1 (T type:0 data:1 1, 2->1 VC 0) dataAvailable = 0
9154    NoC.Tile[01][00]_(#1).ProcessingElement::receive() --> type default
9154    NoC.Tile[01][00]_(#1).ProcessingElement::handleDefault() --> Got default flit at 1. Doing nothing. 
9154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:716 0, 3->0 VC 0)
9154    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:716 0, 3->0 VC 0)
9154    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:716 0, 3->0 VC 0)
9154    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:716 1, 3->0 VC 0)
9155    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:716 0, 3->0 VC 0) collected from Input[2][0]
9155    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:716 1, 3->0 VC 0) collected from Input[1][0]
9156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:716 0, 3->0 VC 0)
9156    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:716 0, 3->0 VC 0)
9156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:716 0, 3->0 VC 0)
9156    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:716 0, 3->0 VC 0)
9156    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:716 1, 3->0 VC 0)
9157    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:716 1, 3->0 VC 0) collected from Input[2][0]
9158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:716 1, 3->0 VC 0)
9158    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:716 1, 3->0 VC 0)
9159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:716 1, 3->0 VC 0) dataAvailable = 0
9159    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9159    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #716 in attack.
9161    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:717 0, 0->3 VC 0) collected from Input[4][0]
9162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:717 0, 0->3 VC 0)
9162    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:717 0, 0->3 VC 0)
9162    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:717 0, 0->3 VC 0)
9163    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:717 1, 0->3 VC 0) collected from Input[4][0]
9163    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:717 0, 0->3 VC 0) collected from Input[3][0]
9164    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:717 1, 0->3 VC 0)
9164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:717 0, 0->3 VC 0)
9164    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:717 0, 0->3 VC 0)
9164    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:717 0, 0->3 VC 0)
9165    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:717 1, 0->3 VC 0) collected from Input[3][0]
9165    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:717 0, 0->3 VC 0) collected from Input[0][0]
9166    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:717 1, 0->3 VC 0)
9166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:717 0, 0->3 VC 0)
9166    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:717 0, 0->3 VC 0)
9166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:717 0, 0->3 VC 0)
9166    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:717 0, 0->3 VC 0)
9167    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:717 1, 0->3 VC 0) collected from Input[0][0]
9168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:717 1, 0->3 VC 0)
9168    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:717 1, 0->3 VC 0)
9169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:717 1, 0->3 VC 0) dataAvailable = 0
9169    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9169    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #717 in attack.
9171    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:718 0, 3->0 VC 0) collected from Input[4][0]
9172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:718 0, 3->0 VC 0)
9172    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:718 0, 3->0 VC 0)
9172    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:718 0, 3->0 VC 0)
9173    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:718 0, 3->0 VC 0) collected from Input[1][0]
9173    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:718 1, 3->0 VC 0) collected from Input[4][0]
9174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:718 0, 3->0 VC 0)
9174    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:718 0, 3->0 VC 0)
9174    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:718 0, 3->0 VC 0)
9174    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:718 1, 3->0 VC 0)
9175    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:718 0, 3->0 VC 0) collected from Input[2][0]
9175    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:718 1, 3->0 VC 0) collected from Input[1][0]
9176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:718 0, 3->0 VC 0)
9176    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:718 0, 3->0 VC 0)
9176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:718 0, 3->0 VC 0)
9176    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:718 0, 3->0 VC 0)
9176    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:718 1, 3->0 VC 0)
9177    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:718 1, 3->0 VC 0) collected from Input[2][0]
9178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:718 1, 3->0 VC 0)
9178    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:718 1, 3->0 VC 0)
9179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:718 1, 3->0 VC 0) dataAvailable = 0
9179    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9179    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #718 in attack.
9181    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:719 0, 0->3 VC 0) collected from Input[4][0]
9182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:719 0, 0->3 VC 0)
9182    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:719 0, 0->3 VC 0)
9182    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:719 0, 0->3 VC 0)
9183    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:719 1, 0->3 VC 0) collected from Input[4][0]
9183    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:719 0, 0->3 VC 0) collected from Input[3][0]
9184    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:719 1, 0->3 VC 0)
9184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:719 0, 0->3 VC 0)
9184    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:719 0, 0->3 VC 0)
9184    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:719 0, 0->3 VC 0)
9185    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:719 1, 0->3 VC 0) collected from Input[3][0]
9185    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:719 0, 0->3 VC 0) collected from Input[0][0]
9186    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:719 1, 0->3 VC 0)
9186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:719 0, 0->3 VC 0)
9186    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:719 0, 0->3 VC 0)
9186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:719 0, 0->3 VC 0)
9186    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:719 0, 0->3 VC 0)
9187    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:719 1, 0->3 VC 0) collected from Input[0][0]
9188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:719 1, 0->3 VC 0)
9188    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:719 1, 0->3 VC 0)
9189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:719 1, 0->3 VC 0) dataAvailable = 0
9189    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9189    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #719 in attack.
9191    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:720 0, 3->0 VC 0) collected from Input[4][0]
9192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:720 0, 3->0 VC 0)
9192    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:720 0, 3->0 VC 0)
9192    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:720 0, 3->0 VC 0)
9193    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:720 0, 3->0 VC 0) collected from Input[1][0]
9193    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:720 1, 3->0 VC 0) collected from Input[4][0]
9194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:720 0, 3->0 VC 0)
9194    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:720 0, 3->0 VC 0)
9194    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:720 0, 3->0 VC 0)
9194    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:720 1, 3->0 VC 0)
9195    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:720 0, 3->0 VC 0) collected from Input[2][0]
9195    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:720 1, 3->0 VC 0) collected from Input[1][0]
9196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:720 0, 3->0 VC 0)
9196    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:720 0, 3->0 VC 0)
9196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:720 0, 3->0 VC 0)
9196    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:720 0, 3->0 VC 0)
9196    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:720 1, 3->0 VC 0)
9197    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:720 1, 3->0 VC 0) collected from Input[2][0]
9198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:720 1, 3->0 VC 0)
9198    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:720 1, 3->0 VC 0)
9199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:720 1, 3->0 VC 0) dataAvailable = 0
9199    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9199    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #720 in attack.
9201    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:721 0, 0->3 VC 0) collected from Input[4][0]
9202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:721 0, 0->3 VC 0)
9202    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:721 0, 0->3 VC 0)
9202    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:721 0, 0->3 VC 0)
9203    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:721 1, 0->3 VC 0) collected from Input[4][0]
9203    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:721 0, 0->3 VC 0) collected from Input[3][0]
9204    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:721 1, 0->3 VC 0)
9204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:721 0, 0->3 VC 0)
9204    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:721 0, 0->3 VC 0)
9204    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:721 0, 0->3 VC 0)
9205    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:721 1, 0->3 VC 0) collected from Input[3][0]
9205    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:721 0, 0->3 VC 0) collected from Input[0][0]
9206    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:721 1, 0->3 VC 0)
9206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:721 0, 0->3 VC 0)
9206    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:721 0, 0->3 VC 0)
9206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:721 0, 0->3 VC 0)
9206    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:721 0, 0->3 VC 0)
9207    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:721 1, 0->3 VC 0) collected from Input[0][0]
9208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:721 1, 0->3 VC 0)
9208    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:721 1, 0->3 VC 0)
9209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:721 1, 0->3 VC 0) dataAvailable = 0
9209    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9209    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #721 in attack.
9211    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:722 0, 3->0 VC 0) collected from Input[4][0]
9212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:722 0, 3->0 VC 0)
9212    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:722 0, 3->0 VC 0)
9212    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:722 0, 3->0 VC 0)
9213    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:722 0, 3->0 VC 0) collected from Input[1][0]
9213    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:722 1, 3->0 VC 0) collected from Input[4][0]
9214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:722 0, 3->0 VC 0)
9214    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:722 0, 3->0 VC 0)
9214    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:722 0, 3->0 VC 0)
9214    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:722 1, 3->0 VC 0)
9215    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:722 0, 3->0 VC 0) collected from Input[2][0]
9215    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:722 1, 3->0 VC 0) collected from Input[1][0]
9216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:722 0, 3->0 VC 0)
9216    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:722 0, 3->0 VC 0)
9216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:722 0, 3->0 VC 0)
9216    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:722 0, 3->0 VC 0)
9216    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:722 1, 3->0 VC 0)
9217    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:722 1, 3->0 VC 0) collected from Input[2][0]
9218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:722 1, 3->0 VC 0)
9218    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:722 1, 3->0 VC 0)
9219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:722 1, 3->0 VC 0) dataAvailable = 0
9219    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9219    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #722 in attack.
9221    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:723 0, 0->3 VC 0) collected from Input[4][0]
9222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:723 0, 0->3 VC 0)
9222    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:723 0, 0->3 VC 0)
9222    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:723 0, 0->3 VC 0)
9223    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:723 1, 0->3 VC 0) collected from Input[4][0]
9223    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:723 0, 0->3 VC 0) collected from Input[3][0]
9224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:723 1, 0->3 VC 0)
9224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:723 0, 0->3 VC 0)
9224    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:723 0, 0->3 VC 0)
9224    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:723 0, 0->3 VC 0)
9225    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:723 1, 0->3 VC 0) collected from Input[3][0]
9225    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:723 0, 0->3 VC 0) collected from Input[0][0]
9226    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:723 1, 0->3 VC 0)
9226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:723 0, 0->3 VC 0)
9226    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:723 0, 0->3 VC 0)
9226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:723 0, 0->3 VC 0)
9226    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:723 0, 0->3 VC 0)
9227    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:723 1, 0->3 VC 0) collected from Input[0][0]
9228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:723 1, 0->3 VC 0)
9228    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:723 1, 0->3 VC 0)
9229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:723 1, 0->3 VC 0) dataAvailable = 0
9229    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9229    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #723 in attack.
9231    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:724 0, 3->0 VC 0) collected from Input[4][0]
9232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:724 0, 3->0 VC 0)
9232    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:724 0, 3->0 VC 0)
9232    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:724 0, 3->0 VC 0)
9233    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:724 0, 3->0 VC 0) collected from Input[1][0]
9233    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:724 1, 3->0 VC 0) collected from Input[4][0]
9234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:724 0, 3->0 VC 0)
9234    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:724 0, 3->0 VC 0)
9234    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:724 0, 3->0 VC 0)
9234    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:724 1, 3->0 VC 0)
9235    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:724 0, 3->0 VC 0) collected from Input[2][0]
9235    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:724 1, 3->0 VC 0) collected from Input[1][0]
9236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:724 0, 3->0 VC 0)
9236    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:724 0, 3->0 VC 0)
9236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:724 0, 3->0 VC 0)
9236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:724 0, 3->0 VC 0)
9236    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:724 1, 3->0 VC 0)
9237    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:724 1, 3->0 VC 0) collected from Input[2][0]
9238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:724 1, 3->0 VC 0)
9238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:724 1, 3->0 VC 0)
9239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:724 1, 3->0 VC 0) dataAvailable = 0
9239    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9239    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #724 in attack.
9241    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:725 0, 0->3 VC 0) collected from Input[4][0]
9242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:725 0, 0->3 VC 0)
9242    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:725 0, 0->3 VC 0)
9242    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:725 0, 0->3 VC 0)
9243    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:725 1, 0->3 VC 0) collected from Input[4][0]
9243    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:725 0, 0->3 VC 0) collected from Input[3][0]
9244    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:725 1, 0->3 VC 0)
9244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:725 0, 0->3 VC 0)
9244    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:725 0, 0->3 VC 0)
9244    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:725 0, 0->3 VC 0)
9245    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:725 1, 0->3 VC 0) collected from Input[3][0]
9245    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:725 0, 0->3 VC 0) collected from Input[0][0]
9246    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:725 1, 0->3 VC 0)
9246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:725 0, 0->3 VC 0)
9246    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:725 0, 0->3 VC 0)
9246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:725 0, 0->3 VC 0)
9246    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:725 0, 0->3 VC 0)
9247    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:725 1, 0->3 VC 0) collected from Input[0][0]
9248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:725 1, 0->3 VC 0)
9248    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:725 1, 0->3 VC 0)
9249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:725 1, 0->3 VC 0) dataAvailable = 0
9249    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9249    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #725 in attack.
9251    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:726 0, 3->0 VC 0) collected from Input[4][0]
9252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:726 0, 3->0 VC 0)
9252    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:726 0, 3->0 VC 0)
9252    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:726 0, 3->0 VC 0)
9253    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:726 0, 3->0 VC 0) collected from Input[1][0]
9253    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:726 1, 3->0 VC 0) collected from Input[4][0]
9254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:726 0, 3->0 VC 0)
9254    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:726 0, 3->0 VC 0)
9254    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:726 0, 3->0 VC 0)
9254    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:726 1, 3->0 VC 0)
9255    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:726 0, 3->0 VC 0) collected from Input[2][0]
9255    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:726 1, 3->0 VC 0) collected from Input[1][0]
9256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:726 0, 3->0 VC 0)
9256    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:726 0, 3->0 VC 0)
9256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:726 0, 3->0 VC 0)
9256    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:726 0, 3->0 VC 0)
9256    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:726 1, 3->0 VC 0)
9257    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:726 1, 3->0 VC 0) collected from Input[2][0]
9258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:726 1, 3->0 VC 0)
9258    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:726 1, 3->0 VC 0)
9259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:726 1, 3->0 VC 0) dataAvailable = 0
9259    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9259    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #726 in attack.
9261    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:727 0, 0->3 VC 0) collected from Input[4][0]
9262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:727 0, 0->3 VC 0)
9262    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:727 0, 0->3 VC 0)
9262    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:727 0, 0->3 VC 0)
9263    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:727 1, 0->3 VC 0) collected from Input[4][0]
9263    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:727 0, 0->3 VC 0) collected from Input[3][0]
9264    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:727 1, 0->3 VC 0)
9264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:727 0, 0->3 VC 0)
9264    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:727 0, 0->3 VC 0)
9264    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:727 0, 0->3 VC 0)
9265    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:727 1, 0->3 VC 0) collected from Input[3][0]
9265    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:727 0, 0->3 VC 0) collected from Input[0][0]
9266    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:727 1, 0->3 VC 0)
9266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:727 0, 0->3 VC 0)
9266    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:727 0, 0->3 VC 0)
9266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:727 0, 0->3 VC 0)
9266    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:727 0, 0->3 VC 0)
9267    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:727 1, 0->3 VC 0) collected from Input[0][0]
9268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:727 1, 0->3 VC 0)
9268    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:727 1, 0->3 VC 0)
9269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:727 1, 0->3 VC 0) dataAvailable = 0
9269    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9269    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #727 in attack.
9271    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:728 0, 3->0 VC 0) collected from Input[4][0]
9272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:728 0, 3->0 VC 0)
9272    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:728 0, 3->0 VC 0)
9272    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:728 0, 3->0 VC 0)
9273    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:728 0, 3->0 VC 0) collected from Input[1][0]
9273    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:728 1, 3->0 VC 0) collected from Input[4][0]
9274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:728 0, 3->0 VC 0)
9274    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:728 0, 3->0 VC 0)
9274    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:728 0, 3->0 VC 0)
9274    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:728 1, 3->0 VC 0)
9275    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:728 0, 3->0 VC 0) collected from Input[2][0]
9275    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:728 1, 3->0 VC 0) collected from Input[1][0]
9276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:728 0, 3->0 VC 0)
9276    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:728 0, 3->0 VC 0)
9276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:728 0, 3->0 VC 0)
9276    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:728 0, 3->0 VC 0)
9276    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:728 1, 3->0 VC 0)
9277    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:728 1, 3->0 VC 0) collected from Input[2][0]
9278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:728 1, 3->0 VC 0)
9278    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:728 1, 3->0 VC 0)
9279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:728 1, 3->0 VC 0) dataAvailable = 0
9279    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9279    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #728 in attack.
9281    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:729 0, 0->3 VC 0) collected from Input[4][0]
9282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:729 0, 0->3 VC 0)
9282    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:729 0, 0->3 VC 0)
9282    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:729 0, 0->3 VC 0)
9283    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:729 1, 0->3 VC 0) collected from Input[4][0]
9283    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:729 0, 0->3 VC 0) collected from Input[3][0]
9284    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:729 1, 0->3 VC 0)
9284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:729 0, 0->3 VC 0)
9284    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:729 0, 0->3 VC 0)
9284    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:729 0, 0->3 VC 0)
9285    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:729 1, 0->3 VC 0) collected from Input[3][0]
9285    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:729 0, 0->3 VC 0) collected from Input[0][0]
9286    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:729 1, 0->3 VC 0)
9286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:729 0, 0->3 VC 0)
9286    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:729 0, 0->3 VC 0)
9286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:729 0, 0->3 VC 0)
9286    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:729 0, 0->3 VC 0)
9287    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:729 1, 0->3 VC 0) collected from Input[0][0]
9288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:729 1, 0->3 VC 0)
9288    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:729 1, 0->3 VC 0)
9289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:729 1, 0->3 VC 0) dataAvailable = 0
9289    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9289    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #729 in attack.
9291    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:730 0, 3->0 VC 0) collected from Input[4][0]
9292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:730 0, 3->0 VC 0)
9292    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:730 0, 3->0 VC 0)
9292    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:730 0, 3->0 VC 0)
9293    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:730 0, 3->0 VC 0) collected from Input[1][0]
9293    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:730 1, 3->0 VC 0) collected from Input[4][0]
9294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:730 0, 3->0 VC 0)
9294    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:730 0, 3->0 VC 0)
9294    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:730 0, 3->0 VC 0)
9294    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:730 1, 3->0 VC 0)
9295    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:730 0, 3->0 VC 0) collected from Input[2][0]
9295    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:730 1, 3->0 VC 0) collected from Input[1][0]
9296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:730 0, 3->0 VC 0)
9296    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:730 0, 3->0 VC 0)
9296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:730 0, 3->0 VC 0)
9296    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:730 0, 3->0 VC 0)
9296    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:730 1, 3->0 VC 0)
9297    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:730 1, 3->0 VC 0) collected from Input[2][0]
9298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:730 1, 3->0 VC 0)
9298    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:730 1, 3->0 VC 0)
9299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:730 1, 3->0 VC 0) dataAvailable = 0
9299    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9299    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #730 in attack.
9301    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:731 0, 0->3 VC 0) collected from Input[4][0]
9302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:731 0, 0->3 VC 0)
9302    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:731 0, 0->3 VC 0)
9302    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:731 0, 0->3 VC 0)
9303    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:731 1, 0->3 VC 0) collected from Input[4][0]
9303    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:731 0, 0->3 VC 0) collected from Input[3][0]
9304    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:731 1, 0->3 VC 0)
9304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:731 0, 0->3 VC 0)
9304    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:731 0, 0->3 VC 0)
9304    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:731 0, 0->3 VC 0)
9305    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:731 1, 0->3 VC 0) collected from Input[3][0]
9305    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:731 0, 0->3 VC 0) collected from Input[0][0]
9306    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:731 1, 0->3 VC 0)
9306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:731 0, 0->3 VC 0)
9306    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:731 0, 0->3 VC 0)
9306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:731 0, 0->3 VC 0)
9306    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:731 0, 0->3 VC 0)
9307    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:731 1, 0->3 VC 0) collected from Input[0][0]
9308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:731 1, 0->3 VC 0)
9308    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:731 1, 0->3 VC 0)
9309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:731 1, 0->3 VC 0) dataAvailable = 0
9309    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9309    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #731 in attack.
9311    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:732 0, 3->0 VC 0) collected from Input[4][0]
9312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:732 0, 3->0 VC 0)
9312    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:732 0, 3->0 VC 0)
9312    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:732 0, 3->0 VC 0)
9313    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:732 0, 3->0 VC 0) collected from Input[1][0]
9313    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:732 1, 3->0 VC 0) collected from Input[4][0]
9314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:732 0, 3->0 VC 0)
9314    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:732 0, 3->0 VC 0)
9314    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:732 0, 3->0 VC 0)
9314    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:732 1, 3->0 VC 0)
9315    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:732 0, 3->0 VC 0) collected from Input[2][0]
9315    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:732 1, 3->0 VC 0) collected from Input[1][0]
9316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:732 0, 3->0 VC 0)
9316    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:732 0, 3->0 VC 0)
9316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:732 0, 3->0 VC 0)
9316    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:732 0, 3->0 VC 0)
9316    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:732 1, 3->0 VC 0)
9317    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:732 1, 3->0 VC 0) collected from Input[2][0]
9318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:732 1, 3->0 VC 0)
9318    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:732 1, 3->0 VC 0)
9319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:732 1, 3->0 VC 0) dataAvailable = 0
9319    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9319    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #732 in attack.
9321    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:733 0, 0->3 VC 0) collected from Input[4][0]
9322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:733 0, 0->3 VC 0)
9322    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:733 0, 0->3 VC 0)
9322    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:733 0, 0->3 VC 0)
9323    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:733 1, 0->3 VC 0) collected from Input[4][0]
9323    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:733 0, 0->3 VC 0) collected from Input[3][0]
9324    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:733 1, 0->3 VC 0)
9324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:733 0, 0->3 VC 0)
9324    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:733 0, 0->3 VC 0)
9324    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:733 0, 0->3 VC 0)
9325    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:733 1, 0->3 VC 0) collected from Input[3][0]
9325    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:733 0, 0->3 VC 0) collected from Input[0][0]
9326    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:733 1, 0->3 VC 0)
9326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:733 0, 0->3 VC 0)
9326    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:733 0, 0->3 VC 0)
9326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:733 0, 0->3 VC 0)
9326    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:733 0, 0->3 VC 0)
9327    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:733 1, 0->3 VC 0) collected from Input[0][0]
9328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:733 1, 0->3 VC 0)
9328    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:733 1, 0->3 VC 0)
9329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:733 1, 0->3 VC 0) dataAvailable = 0
9329    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9329    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #733 in attack.
9331    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:734 0, 3->0 VC 0) collected from Input[4][0]
9332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:734 0, 3->0 VC 0)
9332    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:734 0, 3->0 VC 0)
9332    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:734 0, 3->0 VC 0)
9333    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:734 0, 3->0 VC 0) collected from Input[1][0]
9333    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:734 1, 3->0 VC 0) collected from Input[4][0]
9334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:734 0, 3->0 VC 0)
9334    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:734 0, 3->0 VC 0)
9334    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:734 0, 3->0 VC 0)
9334    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:734 1, 3->0 VC 0)
9335    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:734 0, 3->0 VC 0) collected from Input[2][0]
9335    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:734 1, 3->0 VC 0) collected from Input[1][0]
9336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:734 0, 3->0 VC 0)
9336    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:734 0, 3->0 VC 0)
9336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:734 0, 3->0 VC 0)
9336    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:734 0, 3->0 VC 0)
9336    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:734 1, 3->0 VC 0)
9337    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:734 1, 3->0 VC 0) collected from Input[2][0]
9338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:734 1, 3->0 VC 0)
9338    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:734 1, 3->0 VC 0)
9339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:734 1, 3->0 VC 0) dataAvailable = 0
9339    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9339    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #734 in attack.
9341    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:735 0, 0->3 VC 0) collected from Input[4][0]
9342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:735 0, 0->3 VC 0)
9342    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:735 0, 0->3 VC 0)
9342    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:735 0, 0->3 VC 0)
9343    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:735 1, 0->3 VC 0) collected from Input[4][0]
9343    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:735 0, 0->3 VC 0) collected from Input[3][0]
9344    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:735 1, 0->3 VC 0)
9344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:735 0, 0->3 VC 0)
9344    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:735 0, 0->3 VC 0)
9344    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:735 0, 0->3 VC 0)
9345    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:735 1, 0->3 VC 0) collected from Input[3][0]
9345    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:735 0, 0->3 VC 0) collected from Input[0][0]
9346    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:735 1, 0->3 VC 0)
9346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:735 0, 0->3 VC 0)
9346    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:735 0, 0->3 VC 0)
9346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:735 0, 0->3 VC 0)
9346    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:735 0, 0->3 VC 0)
9347    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:735 1, 0->3 VC 0) collected from Input[0][0]
9348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:735 1, 0->3 VC 0)
9348    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:735 1, 0->3 VC 0)
9349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:735 1, 0->3 VC 0) dataAvailable = 0
9349    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9349    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #735 in attack.
9351    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:736 0, 3->0 VC 0) collected from Input[4][0]
9352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:736 0, 3->0 VC 0)
9352    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:736 0, 3->0 VC 0)
9352    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:736 0, 3->0 VC 0)
9353    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:736 0, 3->0 VC 0) collected from Input[1][0]
9353    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:736 1, 3->0 VC 0) collected from Input[4][0]
9354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:736 0, 3->0 VC 0)
9354    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:736 0, 3->0 VC 0)
9354    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:736 0, 3->0 VC 0)
9354    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:736 1, 3->0 VC 0)
9355    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:736 0, 3->0 VC 0) collected from Input[2][0]
9355    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:736 1, 3->0 VC 0) collected from Input[1][0]
9356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:736 0, 3->0 VC 0)
9356    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:736 0, 3->0 VC 0)
9356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:736 0, 3->0 VC 0)
9356    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:736 0, 3->0 VC 0)
9356    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:736 1, 3->0 VC 0)
9357    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:736 1, 3->0 VC 0) collected from Input[2][0]
9358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:736 1, 3->0 VC 0)
9358    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:736 1, 3->0 VC 0)
9359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:736 1, 3->0 VC 0) dataAvailable = 0
9359    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9359    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #736 in attack.
9361    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:737 0, 0->3 VC 0) collected from Input[4][0]
9362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:737 0, 0->3 VC 0)
9362    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:737 0, 0->3 VC 0)
9362    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:737 0, 0->3 VC 0)
9363    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:737 1, 0->3 VC 0) collected from Input[4][0]
9363    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:737 0, 0->3 VC 0) collected from Input[3][0]
9364    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:737 1, 0->3 VC 0)
9364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:737 0, 0->3 VC 0)
9364    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:737 0, 0->3 VC 0)
9364    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:737 0, 0->3 VC 0)
9365    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:737 1, 0->3 VC 0) collected from Input[3][0]
9365    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:737 0, 0->3 VC 0) collected from Input[0][0]
9366    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:737 1, 0->3 VC 0)
9366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:737 0, 0->3 VC 0)
9366    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:737 0, 0->3 VC 0)
9366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:737 0, 0->3 VC 0)
9366    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:737 0, 0->3 VC 0)
9367    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:737 1, 0->3 VC 0) collected from Input[0][0]
9368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:737 1, 0->3 VC 0)
9368    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:737 1, 0->3 VC 0)
9369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:737 1, 0->3 VC 0) dataAvailable = 0
9369    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9369    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #737 in attack.
9371    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:738 0, 3->0 VC 0) collected from Input[4][0]
9372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:738 0, 3->0 VC 0)
9372    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:738 0, 3->0 VC 0)
9372    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:738 0, 3->0 VC 0)
9373    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:738 0, 3->0 VC 0) collected from Input[1][0]
9373    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:738 1, 3->0 VC 0) collected from Input[4][0]
9374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:738 0, 3->0 VC 0)
9374    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:738 0, 3->0 VC 0)
9374    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:738 0, 3->0 VC 0)
9374    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:738 1, 3->0 VC 0)
9375    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:738 0, 3->0 VC 0) collected from Input[2][0]
9375    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:738 1, 3->0 VC 0) collected from Input[1][0]
9376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:738 0, 3->0 VC 0)
9376    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:738 0, 3->0 VC 0)
9376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:738 0, 3->0 VC 0)
9376    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:738 0, 3->0 VC 0)
9376    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:738 1, 3->0 VC 0)
9377    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:738 1, 3->0 VC 0) collected from Input[2][0]
9378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:738 1, 3->0 VC 0)
9378    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:738 1, 3->0 VC 0)
9379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:738 1, 3->0 VC 0) dataAvailable = 0
9379    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9379    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #738 in attack.
9381    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:739 0, 0->3 VC 0) collected from Input[4][0]
9382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:739 0, 0->3 VC 0)
9382    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:739 0, 0->3 VC 0)
9382    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:739 0, 0->3 VC 0)
9383    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:739 1, 0->3 VC 0) collected from Input[4][0]
9383    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:739 0, 0->3 VC 0) collected from Input[3][0]
9384    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:739 1, 0->3 VC 0)
9384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:739 0, 0->3 VC 0)
9384    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:739 0, 0->3 VC 0)
9384    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:739 0, 0->3 VC 0)
9385    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:739 1, 0->3 VC 0) collected from Input[3][0]
9385    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:739 0, 0->3 VC 0) collected from Input[0][0]
9386    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:739 1, 0->3 VC 0)
9386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:739 0, 0->3 VC 0)
9386    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:739 0, 0->3 VC 0)
9386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:739 0, 0->3 VC 0)
9386    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:739 0, 0->3 VC 0)
9387    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:739 1, 0->3 VC 0) collected from Input[0][0]
9388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:739 1, 0->3 VC 0)
9388    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:739 1, 0->3 VC 0)
9389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:739 1, 0->3 VC 0) dataAvailable = 0
9389    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9389    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #739 in attack.
9391    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:740 0, 3->0 VC 0) collected from Input[4][0]
9392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:740 0, 3->0 VC 0)
9392    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:740 0, 3->0 VC 0)
9392    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:740 0, 3->0 VC 0)
9393    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:740 0, 3->0 VC 0) collected from Input[1][0]
9393    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:740 1, 3->0 VC 0) collected from Input[4][0]
9394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:740 0, 3->0 VC 0)
9394    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:740 0, 3->0 VC 0)
9394    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:740 0, 3->0 VC 0)
9394    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:740 1, 3->0 VC 0)
9395    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:740 0, 3->0 VC 0) collected from Input[2][0]
9395    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:740 1, 3->0 VC 0) collected from Input[1][0]
9396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:740 0, 3->0 VC 0)
9396    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:740 0, 3->0 VC 0)
9396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:740 0, 3->0 VC 0)
9396    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:740 0, 3->0 VC 0)
9396    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:740 1, 3->0 VC 0)
9397    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:740 1, 3->0 VC 0) collected from Input[2][0]
9398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:740 1, 3->0 VC 0)
9398    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:740 1, 3->0 VC 0)
9399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:740 1, 3->0 VC 0) dataAvailable = 0
9399    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9399    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #740 in attack.
9401    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:741 0, 0->3 VC 0) collected from Input[4][0]
9402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:741 0, 0->3 VC 0)
9402    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:741 0, 0->3 VC 0)
9402    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:741 0, 0->3 VC 0)
9403    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:741 1, 0->3 VC 0) collected from Input[4][0]
9403    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:741 0, 0->3 VC 0) collected from Input[3][0]
9404    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:741 1, 0->3 VC 0)
9404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:741 0, 0->3 VC 0)
9404    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:741 0, 0->3 VC 0)
9404    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:741 0, 0->3 VC 0)
9405    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:741 1, 0->3 VC 0) collected from Input[3][0]
9405    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:741 0, 0->3 VC 0) collected from Input[0][0]
9406    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:741 1, 0->3 VC 0)
9406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:741 0, 0->3 VC 0)
9406    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:741 0, 0->3 VC 0)
9406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:741 0, 0->3 VC 0)
9406    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:741 0, 0->3 VC 0)
9407    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:741 1, 0->3 VC 0) collected from Input[0][0]
9408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:741 1, 0->3 VC 0)
9408    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:741 1, 0->3 VC 0)
9409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:741 1, 0->3 VC 0) dataAvailable = 0
9409    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9409    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #741 in attack.
9411    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:742 0, 3->0 VC 0) collected from Input[4][0]
9412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:742 0, 3->0 VC 0)
9412    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:742 0, 3->0 VC 0)
9412    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:742 0, 3->0 VC 0)
9413    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:742 0, 3->0 VC 0) collected from Input[1][0]
9413    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:742 1, 3->0 VC 0) collected from Input[4][0]
9414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:742 0, 3->0 VC 0)
9414    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:742 0, 3->0 VC 0)
9414    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:742 0, 3->0 VC 0)
9414    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:742 1, 3->0 VC 0)
9415    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:742 0, 3->0 VC 0) collected from Input[2][0]
9415    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:742 1, 3->0 VC 0) collected from Input[1][0]
9416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:742 0, 3->0 VC 0)
9416    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:742 0, 3->0 VC 0)
9416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:742 0, 3->0 VC 0)
9416    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:742 0, 3->0 VC 0)
9416    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:742 1, 3->0 VC 0)
9417    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:742 1, 3->0 VC 0) collected from Input[2][0]
9418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:742 1, 3->0 VC 0)
9418    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:742 1, 3->0 VC 0)
9419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:742 1, 3->0 VC 0) dataAvailable = 0
9419    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9419    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #742 in attack.
9421    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:743 0, 0->3 VC 0) collected from Input[4][0]
9422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:743 0, 0->3 VC 0)
9422    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:743 0, 0->3 VC 0)
9422    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:743 0, 0->3 VC 0)
9423    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:743 1, 0->3 VC 0) collected from Input[4][0]
9423    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:743 0, 0->3 VC 0) collected from Input[3][0]
9424    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:743 1, 0->3 VC 0)
9424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:743 0, 0->3 VC 0)
9424    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:743 0, 0->3 VC 0)
9424    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:743 0, 0->3 VC 0)
9425    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:743 1, 0->3 VC 0) collected from Input[3][0]
9425    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:743 0, 0->3 VC 0) collected from Input[0][0]
9426    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:743 1, 0->3 VC 0)
9426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:743 0, 0->3 VC 0)
9426    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:743 0, 0->3 VC 0)
9426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:743 0, 0->3 VC 0)
9426    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:743 0, 0->3 VC 0)
9427    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:743 1, 0->3 VC 0) collected from Input[0][0]
9428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:743 1, 0->3 VC 0)
9428    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:743 1, 0->3 VC 0)
9429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:743 1, 0->3 VC 0) dataAvailable = 0
9429    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9429    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #743 in attack.
9431    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:744 0, 3->0 VC 0) collected from Input[4][0]
9432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:744 0, 3->0 VC 0)
9432    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:744 0, 3->0 VC 0)
9432    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:744 0, 3->0 VC 0)
9433    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:744 0, 3->0 VC 0) collected from Input[1][0]
9433    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:744 1, 3->0 VC 0) collected from Input[4][0]
9434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:744 0, 3->0 VC 0)
9434    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:744 0, 3->0 VC 0)
9434    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:744 0, 3->0 VC 0)
9434    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:744 1, 3->0 VC 0)
9435    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:744 0, 3->0 VC 0) collected from Input[2][0]
9435    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:744 1, 3->0 VC 0) collected from Input[1][0]
9436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:744 0, 3->0 VC 0)
9436    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:744 0, 3->0 VC 0)
9436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:744 0, 3->0 VC 0)
9436    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:744 0, 3->0 VC 0)
9436    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:744 1, 3->0 VC 0)
9437    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:744 1, 3->0 VC 0) collected from Input[2][0]
9438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:744 1, 3->0 VC 0)
9438    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:744 1, 3->0 VC 0)
9439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:744 1, 3->0 VC 0) dataAvailable = 0
9439    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9439    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #744 in attack.
9441    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:745 0, 0->3 VC 0) collected from Input[4][0]
9442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:745 0, 0->3 VC 0)
9442    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:745 0, 0->3 VC 0)
9442    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:745 0, 0->3 VC 0)
9443    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:745 1, 0->3 VC 0) collected from Input[4][0]
9443    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:745 0, 0->3 VC 0) collected from Input[3][0]
9444    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:745 1, 0->3 VC 0)
9444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:745 0, 0->3 VC 0)
9444    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:745 0, 0->3 VC 0)
9444    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:745 0, 0->3 VC 0)
9445    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:745 1, 0->3 VC 0) collected from Input[3][0]
9445    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:745 0, 0->3 VC 0) collected from Input[0][0]
9446    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:745 1, 0->3 VC 0)
9446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:745 0, 0->3 VC 0)
9446    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:745 0, 0->3 VC 0)
9446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:745 0, 0->3 VC 0)
9446    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:745 0, 0->3 VC 0)
9447    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:745 1, 0->3 VC 0) collected from Input[0][0]
9448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:745 1, 0->3 VC 0)
9448    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:745 1, 0->3 VC 0)
9449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:745 1, 0->3 VC 0) dataAvailable = 0
9449    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9449    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #745 in attack.
9451    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:746 0, 3->0 VC 0) collected from Input[4][0]
9452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:746 0, 3->0 VC 0)
9452    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:746 0, 3->0 VC 0)
9452    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:746 0, 3->0 VC 0)
9453    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:746 0, 3->0 VC 0) collected from Input[1][0]
9453    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:746 1, 3->0 VC 0) collected from Input[4][0]
9454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:746 0, 3->0 VC 0)
9454    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:746 0, 3->0 VC 0)
9454    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:746 0, 3->0 VC 0)
9454    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:746 1, 3->0 VC 0)
9455    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:746 0, 3->0 VC 0) collected from Input[2][0]
9455    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:746 1, 3->0 VC 0) collected from Input[1][0]
9456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:746 0, 3->0 VC 0)
9456    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:746 0, 3->0 VC 0)
9456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:746 0, 3->0 VC 0)
9456    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:746 0, 3->0 VC 0)
9456    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:746 1, 3->0 VC 0)
9457    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:746 1, 3->0 VC 0) collected from Input[2][0]
9458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:746 1, 3->0 VC 0)
9458    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:746 1, 3->0 VC 0)
9459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:746 1, 3->0 VC 0) dataAvailable = 0
9459    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9459    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #746 in attack.
9461    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:747 0, 0->3 VC 0) collected from Input[4][0]
9462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:747 0, 0->3 VC 0)
9462    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:747 0, 0->3 VC 0)
9462    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:747 0, 0->3 VC 0)
9463    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:747 1, 0->3 VC 0) collected from Input[4][0]
9463    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:747 0, 0->3 VC 0) collected from Input[3][0]
9464    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:747 1, 0->3 VC 0)
9464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:747 0, 0->3 VC 0)
9464    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:747 0, 0->3 VC 0)
9464    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:747 0, 0->3 VC 0)
9465    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:747 1, 0->3 VC 0) collected from Input[3][0]
9465    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:747 0, 0->3 VC 0) collected from Input[0][0]
9466    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:747 1, 0->3 VC 0)
9466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:747 0, 0->3 VC 0)
9466    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:747 0, 0->3 VC 0)
9466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:747 0, 0->3 VC 0)
9466    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:747 0, 0->3 VC 0)
9467    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:747 1, 0->3 VC 0) collected from Input[0][0]
9468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:747 1, 0->3 VC 0)
9468    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:747 1, 0->3 VC 0)
9469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:747 1, 0->3 VC 0) dataAvailable = 0
9469    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9469    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #747 in attack.
9471    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:748 0, 3->0 VC 0) collected from Input[4][0]
9472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:748 0, 3->0 VC 0)
9472    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:748 0, 3->0 VC 0)
9472    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:748 0, 3->0 VC 0)
9473    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:748 0, 3->0 VC 0) collected from Input[1][0]
9473    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:748 1, 3->0 VC 0) collected from Input[4][0]
9474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:748 0, 3->0 VC 0)
9474    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:748 0, 3->0 VC 0)
9474    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:748 0, 3->0 VC 0)
9474    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:748 1, 3->0 VC 0)
9475    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:748 0, 3->0 VC 0) collected from Input[2][0]
9475    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:748 1, 3->0 VC 0) collected from Input[1][0]
9476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:748 0, 3->0 VC 0)
9476    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:748 0, 3->0 VC 0)
9476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:748 0, 3->0 VC 0)
9476    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:748 0, 3->0 VC 0)
9476    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:748 1, 3->0 VC 0)
9477    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:748 1, 3->0 VC 0) collected from Input[2][0]
9478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:748 1, 3->0 VC 0)
9478    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:748 1, 3->0 VC 0)
9479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:748 1, 3->0 VC 0) dataAvailable = 0
9479    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9479    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #748 in attack.
9481    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:749 0, 0->3 VC 0) collected from Input[4][0]
9482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:749 0, 0->3 VC 0)
9482    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:749 0, 0->3 VC 0)
9482    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:749 0, 0->3 VC 0)
9483    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:749 1, 0->3 VC 0) collected from Input[4][0]
9483    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:749 0, 0->3 VC 0) collected from Input[3][0]
9484    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:749 1, 0->3 VC 0)
9484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:749 0, 0->3 VC 0)
9484    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:749 0, 0->3 VC 0)
9484    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:749 0, 0->3 VC 0)
9485    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:749 1, 0->3 VC 0) collected from Input[3][0]
9485    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:749 0, 0->3 VC 0) collected from Input[0][0]
9486    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:749 1, 0->3 VC 0)
9486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:749 0, 0->3 VC 0)
9486    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:749 0, 0->3 VC 0)
9486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:749 0, 0->3 VC 0)
9486    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:749 0, 0->3 VC 0)
9487    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:749 1, 0->3 VC 0) collected from Input[0][0]
9488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:749 1, 0->3 VC 0)
9488    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:749 1, 0->3 VC 0)
9489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:749 1, 0->3 VC 0) dataAvailable = 0
9489    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9489    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #749 in attack.
9491    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:750 0, 3->0 VC 0) collected from Input[4][0]
9492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:750 0, 3->0 VC 0)
9492    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:750 0, 3->0 VC 0)
9492    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:750 0, 3->0 VC 0)
9493    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:750 0, 3->0 VC 0) collected from Input[1][0]
9493    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:750 1, 3->0 VC 0) collected from Input[4][0]
9494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:750 0, 3->0 VC 0)
9494    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:750 0, 3->0 VC 0)
9494    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:750 0, 3->0 VC 0)
9494    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:750 1, 3->0 VC 0)
9495    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:750 0, 3->0 VC 0) collected from Input[2][0]
9495    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:750 1, 3->0 VC 0) collected from Input[1][0]
9496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:750 0, 3->0 VC 0)
9496    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:750 0, 3->0 VC 0)
9496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:750 0, 3->0 VC 0)
9496    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:750 0, 3->0 VC 0)
9496    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:750 1, 3->0 VC 0)
9497    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:750 1, 3->0 VC 0) collected from Input[2][0]
9498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:750 1, 3->0 VC 0)
9498    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:750 1, 3->0 VC 0)
9499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:750 1, 3->0 VC 0) dataAvailable = 0
9499    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9499    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #750 in attack.
9501    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:751 0, 0->3 VC 0) collected from Input[4][0]
9502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:751 0, 0->3 VC 0)
9502    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:751 0, 0->3 VC 0)
9502    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:751 0, 0->3 VC 0)
9503    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:751 1, 0->3 VC 0) collected from Input[4][0]
9503    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:751 0, 0->3 VC 0) collected from Input[3][0]
9504    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:751 1, 0->3 VC 0)
9504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:751 0, 0->3 VC 0)
9504    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:751 0, 0->3 VC 0)
9504    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:751 0, 0->3 VC 0)
9505    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:751 1, 0->3 VC 0) collected from Input[3][0]
9505    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:751 0, 0->3 VC 0) collected from Input[0][0]
9506    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:751 1, 0->3 VC 0)
9506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:751 0, 0->3 VC 0)
9506    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:751 0, 0->3 VC 0)
9506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:751 0, 0->3 VC 0)
9506    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:751 0, 0->3 VC 0)
9507    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:751 1, 0->3 VC 0) collected from Input[0][0]
9508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:751 1, 0->3 VC 0)
9508    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:751 1, 0->3 VC 0)
9509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:751 1, 0->3 VC 0) dataAvailable = 0
9509    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9509    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #751 in attack.
9511    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:752 0, 3->0 VC 0) collected from Input[4][0]
9512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:752 0, 3->0 VC 0)
9512    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:752 0, 3->0 VC 0)
9512    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:752 0, 3->0 VC 0)
9513    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:752 0, 3->0 VC 0) collected from Input[1][0]
9513    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:752 1, 3->0 VC 0) collected from Input[4][0]
9514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:752 0, 3->0 VC 0)
9514    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:752 0, 3->0 VC 0)
9514    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:752 0, 3->0 VC 0)
9514    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:752 1, 3->0 VC 0)
9515    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:752 0, 3->0 VC 0) collected from Input[2][0]
9515    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:752 1, 3->0 VC 0) collected from Input[1][0]
9516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:752 0, 3->0 VC 0)
9516    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:752 0, 3->0 VC 0)
9516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:752 0, 3->0 VC 0)
9516    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:752 0, 3->0 VC 0)
9516    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:752 1, 3->0 VC 0)
9517    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:752 1, 3->0 VC 0) collected from Input[2][0]
9518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:752 1, 3->0 VC 0)
9518    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:752 1, 3->0 VC 0)
9519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:752 1, 3->0 VC 0) dataAvailable = 0
9519    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9519    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #752 in attack.
9521    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:753 0, 0->3 VC 0) collected from Input[4][0]
9522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:753 0, 0->3 VC 0)
9522    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:753 0, 0->3 VC 0)
9522    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:753 0, 0->3 VC 0)
9523    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:753 1, 0->3 VC 0) collected from Input[4][0]
9523    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:753 0, 0->3 VC 0) collected from Input[3][0]
9524    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:753 1, 0->3 VC 0)
9524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:753 0, 0->3 VC 0)
9524    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:753 0, 0->3 VC 0)
9524    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:753 0, 0->3 VC 0)
9525    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:753 1, 0->3 VC 0) collected from Input[3][0]
9525    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:753 0, 0->3 VC 0) collected from Input[0][0]
9526    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:753 1, 0->3 VC 0)
9526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:753 0, 0->3 VC 0)
9526    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:753 0, 0->3 VC 0)
9526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:753 0, 0->3 VC 0)
9526    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:753 0, 0->3 VC 0)
9527    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:753 1, 0->3 VC 0) collected from Input[0][0]
9528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:753 1, 0->3 VC 0)
9528    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:753 1, 0->3 VC 0)
9529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:753 1, 0->3 VC 0) dataAvailable = 0
9529    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9529    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #753 in attack.
9531    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:754 0, 3->0 VC 0) collected from Input[4][0]
9532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:754 0, 3->0 VC 0)
9532    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:754 0, 3->0 VC 0)
9532    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:754 0, 3->0 VC 0)
9533    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:754 0, 3->0 VC 0) collected from Input[1][0]
9533    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:754 1, 3->0 VC 0) collected from Input[4][0]
9534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:754 0, 3->0 VC 0)
9534    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:754 0, 3->0 VC 0)
9534    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:754 0, 3->0 VC 0)
9534    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:754 1, 3->0 VC 0)
9535    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:754 0, 3->0 VC 0) collected from Input[2][0]
9535    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:754 1, 3->0 VC 0) collected from Input[1][0]
9536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:754 0, 3->0 VC 0)
9536    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:754 0, 3->0 VC 0)
9536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:754 0, 3->0 VC 0)
9536    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:754 0, 3->0 VC 0)
9536    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:754 1, 3->0 VC 0)
9537    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:754 1, 3->0 VC 0) collected from Input[2][0]
9538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:754 1, 3->0 VC 0)
9538    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:754 1, 3->0 VC 0)
9539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:754 1, 3->0 VC 0) dataAvailable = 0
9539    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9539    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #754 in attack.
9541    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:755 0, 0->3 VC 0) collected from Input[4][0]
9542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:755 0, 0->3 VC 0)
9542    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:755 0, 0->3 VC 0)
9542    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:755 0, 0->3 VC 0)
9543    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:755 1, 0->3 VC 0) collected from Input[4][0]
9543    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:755 0, 0->3 VC 0) collected from Input[3][0]
9544    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:755 1, 0->3 VC 0)
9544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:755 0, 0->3 VC 0)
9544    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:755 0, 0->3 VC 0)
9544    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:755 0, 0->3 VC 0)
9545    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:755 1, 0->3 VC 0) collected from Input[3][0]
9545    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:755 0, 0->3 VC 0) collected from Input[0][0]
9546    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:755 1, 0->3 VC 0)
9546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:755 0, 0->3 VC 0)
9546    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:755 0, 0->3 VC 0)
9546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:755 0, 0->3 VC 0)
9546    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:755 0, 0->3 VC 0)
9547    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:755 1, 0->3 VC 0) collected from Input[0][0]
9548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:755 1, 0->3 VC 0)
9548    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:755 1, 0->3 VC 0)
9549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:755 1, 0->3 VC 0) dataAvailable = 0
9549    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9549    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #755 in attack.
9551    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:756 0, 3->0 VC 0) collected from Input[4][0]
9552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:756 0, 3->0 VC 0)
9552    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:756 0, 3->0 VC 0)
9552    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:756 0, 3->0 VC 0)
9553    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:756 0, 3->0 VC 0) collected from Input[1][0]
9553    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:756 1, 3->0 VC 0) collected from Input[4][0]
9554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:756 0, 3->0 VC 0)
9554    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:756 0, 3->0 VC 0)
9554    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:756 0, 3->0 VC 0)
9554    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:756 1, 3->0 VC 0)
9555    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:756 0, 3->0 VC 0) collected from Input[2][0]
9555    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:756 1, 3->0 VC 0) collected from Input[1][0]
9556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:756 0, 3->0 VC 0)
9556    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:756 0, 3->0 VC 0)
9556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:756 0, 3->0 VC 0)
9556    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:756 0, 3->0 VC 0)
9556    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:756 1, 3->0 VC 0)
9557    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:756 1, 3->0 VC 0) collected from Input[2][0]
9558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:756 1, 3->0 VC 0)
9558    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:756 1, 3->0 VC 0)
9559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:756 1, 3->0 VC 0) dataAvailable = 0
9559    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9559    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #756 in attack.
9561    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:757 0, 0->3 VC 0) collected from Input[4][0]
9562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:757 0, 0->3 VC 0)
9562    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:757 0, 0->3 VC 0)
9562    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:757 0, 0->3 VC 0)
9563    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:757 1, 0->3 VC 0) collected from Input[4][0]
9563    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:757 0, 0->3 VC 0) collected from Input[3][0]
9564    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:757 1, 0->3 VC 0)
9564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:757 0, 0->3 VC 0)
9564    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:757 0, 0->3 VC 0)
9564    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:757 0, 0->3 VC 0)
9565    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:757 1, 0->3 VC 0) collected from Input[3][0]
9565    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:757 0, 0->3 VC 0) collected from Input[0][0]
9566    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:757 1, 0->3 VC 0)
9566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:757 0, 0->3 VC 0)
9566    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:757 0, 0->3 VC 0)
9566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:757 0, 0->3 VC 0)
9566    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:757 0, 0->3 VC 0)
9567    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:757 1, 0->3 VC 0) collected from Input[0][0]
9568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:757 1, 0->3 VC 0)
9568    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:757 1, 0->3 VC 0)
9569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:757 1, 0->3 VC 0) dataAvailable = 0
9569    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9569    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #757 in attack.
9571    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:758 0, 3->0 VC 0) collected from Input[4][0]
9572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:758 0, 3->0 VC 0)
9572    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:758 0, 3->0 VC 0)
9572    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:758 0, 3->0 VC 0)
9573    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:758 0, 3->0 VC 0) collected from Input[1][0]
9573    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:758 1, 3->0 VC 0) collected from Input[4][0]
9574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:758 0, 3->0 VC 0)
9574    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:758 0, 3->0 VC 0)
9574    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:758 0, 3->0 VC 0)
9574    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:758 1, 3->0 VC 0)
9575    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:758 0, 3->0 VC 0) collected from Input[2][0]
9575    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:758 1, 3->0 VC 0) collected from Input[1][0]
9576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:758 0, 3->0 VC 0)
9576    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:758 0, 3->0 VC 0)
9576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:758 0, 3->0 VC 0)
9576    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:758 0, 3->0 VC 0)
9576    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:758 1, 3->0 VC 0)
9577    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:758 1, 3->0 VC 0) collected from Input[2][0]
9578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:758 1, 3->0 VC 0)
9578    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:758 1, 3->0 VC 0)
9579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:758 1, 3->0 VC 0) dataAvailable = 0
9579    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9579    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #758 in attack.
9581    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:759 0, 0->3 VC 0) collected from Input[4][0]
9582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:759 0, 0->3 VC 0)
9582    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:759 0, 0->3 VC 0)
9582    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:759 0, 0->3 VC 0)
9583    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:759 1, 0->3 VC 0) collected from Input[4][0]
9583    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:759 0, 0->3 VC 0) collected from Input[3][0]
9584    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:759 1, 0->3 VC 0)
9584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:759 0, 0->3 VC 0)
9584    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:759 0, 0->3 VC 0)
9584    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:759 0, 0->3 VC 0)
9585    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:759 1, 0->3 VC 0) collected from Input[3][0]
9585    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:759 0, 0->3 VC 0) collected from Input[0][0]
9586    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:759 1, 0->3 VC 0)
9586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:759 0, 0->3 VC 0)
9586    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:759 0, 0->3 VC 0)
9586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:759 0, 0->3 VC 0)
9586    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:759 0, 0->3 VC 0)
9587    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:759 1, 0->3 VC 0) collected from Input[0][0]
9588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:759 1, 0->3 VC 0)
9588    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:759 1, 0->3 VC 0)
9589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:759 1, 0->3 VC 0) dataAvailable = 0
9589    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9589    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #759 in attack.
9591    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:760 0, 3->0 VC 0) collected from Input[4][0]
9592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:760 0, 3->0 VC 0)
9592    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:760 0, 3->0 VC 0)
9592    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:760 0, 3->0 VC 0)
9593    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:760 0, 3->0 VC 0) collected from Input[1][0]
9593    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:760 1, 3->0 VC 0) collected from Input[4][0]
9594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:760 0, 3->0 VC 0)
9594    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:760 0, 3->0 VC 0)
9594    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:760 0, 3->0 VC 0)
9594    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:760 1, 3->0 VC 0)
9595    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:760 0, 3->0 VC 0) collected from Input[2][0]
9595    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:760 1, 3->0 VC 0) collected from Input[1][0]
9596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:760 0, 3->0 VC 0)
9596    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:760 0, 3->0 VC 0)
9596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:760 0, 3->0 VC 0)
9596    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:760 0, 3->0 VC 0)
9596    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:760 1, 3->0 VC 0)
9597    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:760 1, 3->0 VC 0) collected from Input[2][0]
9598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:760 1, 3->0 VC 0)
9598    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:760 1, 3->0 VC 0)
9599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:760 1, 3->0 VC 0) dataAvailable = 0
9599    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9599    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #760 in attack.
9601    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:761 0, 0->3 VC 0) collected from Input[4][0]
9602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:761 0, 0->3 VC 0)
9602    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:761 0, 0->3 VC 0)
9602    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:761 0, 0->3 VC 0)
9603    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:761 1, 0->3 VC 0) collected from Input[4][0]
9603    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:761 0, 0->3 VC 0) collected from Input[3][0]
9604    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:761 1, 0->3 VC 0)
9604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:761 0, 0->3 VC 0)
9604    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:761 0, 0->3 VC 0)
9604    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:761 0, 0->3 VC 0)
9605    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:761 1, 0->3 VC 0) collected from Input[3][0]
9605    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:761 0, 0->3 VC 0) collected from Input[0][0]
9606    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:761 1, 0->3 VC 0)
9606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:761 0, 0->3 VC 0)
9606    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:761 0, 0->3 VC 0)
9606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:761 0, 0->3 VC 0)
9606    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:761 0, 0->3 VC 0)
9607    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:761 1, 0->3 VC 0) collected from Input[0][0]
9608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:761 1, 0->3 VC 0)
9608    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:761 1, 0->3 VC 0)
9609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:761 1, 0->3 VC 0) dataAvailable = 0
9609    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9609    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #761 in attack.
9611    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:762 0, 3->0 VC 0) collected from Input[4][0]
9612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:762 0, 3->0 VC 0)
9612    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:762 0, 3->0 VC 0)
9612    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:762 0, 3->0 VC 0)
9613    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:762 0, 3->0 VC 0) collected from Input[1][0]
9613    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:762 1, 3->0 VC 0) collected from Input[4][0]
9614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:762 0, 3->0 VC 0)
9614    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:762 0, 3->0 VC 0)
9614    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:762 0, 3->0 VC 0)
9614    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:762 1, 3->0 VC 0)
9615    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:762 0, 3->0 VC 0) collected from Input[2][0]
9615    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:762 1, 3->0 VC 0) collected from Input[1][0]
9616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:762 0, 3->0 VC 0)
9616    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:762 0, 3->0 VC 0)
9616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:762 0, 3->0 VC 0)
9616    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:762 0, 3->0 VC 0)
9616    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:762 1, 3->0 VC 0)
9617    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:762 1, 3->0 VC 0) collected from Input[2][0]
9618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:762 1, 3->0 VC 0)
9618    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:762 1, 3->0 VC 0)
9619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:762 1, 3->0 VC 0) dataAvailable = 0
9619    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9619    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #762 in attack.
9621    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:763 0, 0->3 VC 0) collected from Input[4][0]
9622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:763 0, 0->3 VC 0)
9622    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:763 0, 0->3 VC 0)
9622    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:763 0, 0->3 VC 0)
9623    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:763 1, 0->3 VC 0) collected from Input[4][0]
9623    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:763 0, 0->3 VC 0) collected from Input[3][0]
9624    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:763 1, 0->3 VC 0)
9624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:763 0, 0->3 VC 0)
9624    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:763 0, 0->3 VC 0)
9624    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:763 0, 0->3 VC 0)
9625    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:763 1, 0->3 VC 0) collected from Input[3][0]
9625    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:763 0, 0->3 VC 0) collected from Input[0][0]
9626    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:763 1, 0->3 VC 0)
9626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:763 0, 0->3 VC 0)
9626    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:763 0, 0->3 VC 0)
9626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:763 0, 0->3 VC 0)
9626    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:763 0, 0->3 VC 0)
9627    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:763 1, 0->3 VC 0) collected from Input[0][0]
9628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:763 1, 0->3 VC 0)
9628    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:763 1, 0->3 VC 0)
9629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:763 1, 0->3 VC 0) dataAvailable = 0
9629    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9629    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #763 in attack.
9631    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:764 0, 3->0 VC 0) collected from Input[4][0]
9632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:764 0, 3->0 VC 0)
9632    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:764 0, 3->0 VC 0)
9632    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:764 0, 3->0 VC 0)
9633    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:764 0, 3->0 VC 0) collected from Input[1][0]
9633    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:764 1, 3->0 VC 0) collected from Input[4][0]
9634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:764 0, 3->0 VC 0)
9634    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:764 0, 3->0 VC 0)
9634    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:764 0, 3->0 VC 0)
9634    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:764 1, 3->0 VC 0)
9635    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:764 0, 3->0 VC 0) collected from Input[2][0]
9635    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:764 1, 3->0 VC 0) collected from Input[1][0]
9636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:764 0, 3->0 VC 0)
9636    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:764 0, 3->0 VC 0)
9636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:764 0, 3->0 VC 0)
9636    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:764 0, 3->0 VC 0)
9636    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:764 1, 3->0 VC 0)
9637    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:764 1, 3->0 VC 0) collected from Input[2][0]
9638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:764 1, 3->0 VC 0)
9638    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:764 1, 3->0 VC 0)
9639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:764 1, 3->0 VC 0) dataAvailable = 0
9639    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9639    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #764 in attack.
9641    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:765 0, 0->3 VC 0) collected from Input[4][0]
9642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:765 0, 0->3 VC 0)
9642    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:765 0, 0->3 VC 0)
9642    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:765 0, 0->3 VC 0)
9643    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:765 1, 0->3 VC 0) collected from Input[4][0]
9643    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:765 0, 0->3 VC 0) collected from Input[3][0]
9644    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:765 1, 0->3 VC 0)
9644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:765 0, 0->3 VC 0)
9644    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:765 0, 0->3 VC 0)
9644    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:765 0, 0->3 VC 0)
9645    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:765 1, 0->3 VC 0) collected from Input[3][0]
9645    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:765 0, 0->3 VC 0) collected from Input[0][0]
9646    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:765 1, 0->3 VC 0)
9646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:765 0, 0->3 VC 0)
9646    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:765 0, 0->3 VC 0)
9646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:765 0, 0->3 VC 0)
9646    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:765 0, 0->3 VC 0)
9647    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:765 1, 0->3 VC 0) collected from Input[0][0]
9648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:765 1, 0->3 VC 0)
9648    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:765 1, 0->3 VC 0)
9649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:765 1, 0->3 VC 0) dataAvailable = 0
9649    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9649    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #765 in attack.
9651    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:766 0, 3->0 VC 0) collected from Input[4][0]
9652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:766 0, 3->0 VC 0)
9652    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:766 0, 3->0 VC 0)
9652    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:766 0, 3->0 VC 0)
9653    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:766 0, 3->0 VC 0) collected from Input[1][0]
9653    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:766 1, 3->0 VC 0) collected from Input[4][0]
9654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:766 0, 3->0 VC 0)
9654    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:766 0, 3->0 VC 0)
9654    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:766 0, 3->0 VC 0)
9654    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:766 1, 3->0 VC 0)
9655    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:766 0, 3->0 VC 0) collected from Input[2][0]
9655    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:766 1, 3->0 VC 0) collected from Input[1][0]
9656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:766 0, 3->0 VC 0)
9656    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:766 0, 3->0 VC 0)
9656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:766 0, 3->0 VC 0)
9656    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:766 0, 3->0 VC 0)
9656    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:766 1, 3->0 VC 0)
9657    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:766 1, 3->0 VC 0) collected from Input[2][0]
9658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:766 1, 3->0 VC 0)
9658    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:766 1, 3->0 VC 0)
9659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:766 1, 3->0 VC 0) dataAvailable = 0
9659    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9659    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #766 in attack.
9661    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:767 0, 0->3 VC 0) collected from Input[4][0]
9662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:767 0, 0->3 VC 0)
9662    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:767 0, 0->3 VC 0)
9662    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:767 0, 0->3 VC 0)
9663    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:767 1, 0->3 VC 0) collected from Input[4][0]
9663    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:767 0, 0->3 VC 0) collected from Input[3][0]
9664    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:767 1, 0->3 VC 0)
9664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:767 0, 0->3 VC 0)
9664    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:767 0, 0->3 VC 0)
9664    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:767 0, 0->3 VC 0)
9665    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:767 1, 0->3 VC 0) collected from Input[3][0]
9665    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:767 0, 0->3 VC 0) collected from Input[0][0]
9666    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:767 1, 0->3 VC 0)
9666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:767 0, 0->3 VC 0)
9666    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:767 0, 0->3 VC 0)
9666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:767 0, 0->3 VC 0)
9666    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:767 0, 0->3 VC 0)
9667    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:767 1, 0->3 VC 0) collected from Input[0][0]
9668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:767 1, 0->3 VC 0)
9668    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:767 1, 0->3 VC 0)
9669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:767 1, 0->3 VC 0) dataAvailable = 0
9669    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9669    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #767 in attack.
9671    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:768 0, 3->0 VC 0) collected from Input[4][0]
9672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:768 0, 3->0 VC 0)
9672    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:768 0, 3->0 VC 0)
9672    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:768 0, 3->0 VC 0)
9673    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:768 0, 3->0 VC 0) collected from Input[1][0]
9673    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:768 1, 3->0 VC 0) collected from Input[4][0]
9674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:768 0, 3->0 VC 0)
9674    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:768 0, 3->0 VC 0)
9674    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:768 0, 3->0 VC 0)
9674    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:768 1, 3->0 VC 0)
9675    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:768 0, 3->0 VC 0) collected from Input[2][0]
9675    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:768 1, 3->0 VC 0) collected from Input[1][0]
9676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:768 0, 3->0 VC 0)
9676    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:768 0, 3->0 VC 0)
9676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:768 0, 3->0 VC 0)
9676    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:768 0, 3->0 VC 0)
9676    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:768 1, 3->0 VC 0)
9677    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:768 1, 3->0 VC 0) collected from Input[2][0]
9678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:768 1, 3->0 VC 0)
9678    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:768 1, 3->0 VC 0)
9679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:768 1, 3->0 VC 0) dataAvailable = 0
9679    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9679    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #768 in attack.
9681    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:769 0, 0->3 VC 0) collected from Input[4][0]
9682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:769 0, 0->3 VC 0)
9682    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:769 0, 0->3 VC 0)
9682    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:769 0, 0->3 VC 0)
9683    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:769 1, 0->3 VC 0) collected from Input[4][0]
9683    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:769 0, 0->3 VC 0) collected from Input[3][0]
9684    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:769 1, 0->3 VC 0)
9684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:769 0, 0->3 VC 0)
9684    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:769 0, 0->3 VC 0)
9684    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:769 0, 0->3 VC 0)
9685    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:769 1, 0->3 VC 0) collected from Input[3][0]
9685    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:769 0, 0->3 VC 0) collected from Input[0][0]
9686    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:769 1, 0->3 VC 0)
9686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:769 0, 0->3 VC 0)
9686    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:769 0, 0->3 VC 0)
9686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:769 0, 0->3 VC 0)
9686    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:769 0, 0->3 VC 0)
9687    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:769 1, 0->3 VC 0) collected from Input[0][0]
9688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:769 1, 0->3 VC 0)
9688    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:769 1, 0->3 VC 0)
9689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:769 1, 0->3 VC 0) dataAvailable = 0
9689    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9689    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #769 in attack.
9691    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:770 0, 3->0 VC 0) collected from Input[4][0]
9692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:770 0, 3->0 VC 0)
9692    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:770 0, 3->0 VC 0)
9692    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:770 0, 3->0 VC 0)
9693    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:770 0, 3->0 VC 0) collected from Input[1][0]
9693    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:770 1, 3->0 VC 0) collected from Input[4][0]
9694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:770 0, 3->0 VC 0)
9694    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:770 0, 3->0 VC 0)
9694    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:770 0, 3->0 VC 0)
9694    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:770 1, 3->0 VC 0)
9695    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:770 0, 3->0 VC 0) collected from Input[2][0]
9695    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:770 1, 3->0 VC 0) collected from Input[1][0]
9696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:770 0, 3->0 VC 0)
9696    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:770 0, 3->0 VC 0)
9696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:770 0, 3->0 VC 0)
9696    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:770 0, 3->0 VC 0)
9696    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:770 1, 3->0 VC 0)
9697    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:770 1, 3->0 VC 0) collected from Input[2][0]
9698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:770 1, 3->0 VC 0)
9698    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:770 1, 3->0 VC 0)
9699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:770 1, 3->0 VC 0) dataAvailable = 0
9699    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9699    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #770 in attack.
9701    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:771 0, 0->3 VC 0) collected from Input[4][0]
9702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:771 0, 0->3 VC 0)
9702    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:771 0, 0->3 VC 0)
9702    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:771 0, 0->3 VC 0)
9703    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:771 1, 0->3 VC 0) collected from Input[4][0]
9703    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:771 0, 0->3 VC 0) collected from Input[3][0]
9704    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:771 1, 0->3 VC 0)
9704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:771 0, 0->3 VC 0)
9704    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:771 0, 0->3 VC 0)
9704    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:771 0, 0->3 VC 0)
9705    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:771 1, 0->3 VC 0) collected from Input[3][0]
9705    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:771 0, 0->3 VC 0) collected from Input[0][0]
9706    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:771 1, 0->3 VC 0)
9706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:771 0, 0->3 VC 0)
9706    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:771 0, 0->3 VC 0)
9706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:771 0, 0->3 VC 0)
9706    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:771 0, 0->3 VC 0)
9707    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:771 1, 0->3 VC 0) collected from Input[0][0]
9708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:771 1, 0->3 VC 0)
9708    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:771 1, 0->3 VC 0)
9709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:771 1, 0->3 VC 0) dataAvailable = 0
9709    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9709    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #771 in attack.
9711    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:772 0, 3->0 VC 0) collected from Input[4][0]
9712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:772 0, 3->0 VC 0)
9712    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:772 0, 3->0 VC 0)
9712    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:772 0, 3->0 VC 0)
9713    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:772 0, 3->0 VC 0) collected from Input[1][0]
9713    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:772 1, 3->0 VC 0) collected from Input[4][0]
9714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:772 0, 3->0 VC 0)
9714    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:772 0, 3->0 VC 0)
9714    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:772 0, 3->0 VC 0)
9714    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:772 1, 3->0 VC 0)
9715    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:772 0, 3->0 VC 0) collected from Input[2][0]
9715    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:772 1, 3->0 VC 0) collected from Input[1][0]
9716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:772 0, 3->0 VC 0)
9716    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:772 0, 3->0 VC 0)
9716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:772 0, 3->0 VC 0)
9716    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:772 0, 3->0 VC 0)
9716    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:772 1, 3->0 VC 0)
9717    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:772 1, 3->0 VC 0) collected from Input[2][0]
9718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:772 1, 3->0 VC 0)
9718    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:772 1, 3->0 VC 0)
9719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:772 1, 3->0 VC 0) dataAvailable = 0
9719    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9719    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #772 in attack.
9721    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:773 0, 0->3 VC 0) collected from Input[4][0]
9722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:773 0, 0->3 VC 0)
9722    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:773 0, 0->3 VC 0)
9722    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:773 0, 0->3 VC 0)
9723    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:773 1, 0->3 VC 0) collected from Input[4][0]
9723    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:773 0, 0->3 VC 0) collected from Input[3][0]
9724    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:773 1, 0->3 VC 0)
9724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:773 0, 0->3 VC 0)
9724    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:773 0, 0->3 VC 0)
9724    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:773 0, 0->3 VC 0)
9725    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:773 1, 0->3 VC 0) collected from Input[3][0]
9725    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:773 0, 0->3 VC 0) collected from Input[0][0]
9726    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:773 1, 0->3 VC 0)
9726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:773 0, 0->3 VC 0)
9726    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:773 0, 0->3 VC 0)
9726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:773 0, 0->3 VC 0)
9726    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:773 0, 0->3 VC 0)
9727    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:773 1, 0->3 VC 0) collected from Input[0][0]
9728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:773 1, 0->3 VC 0)
9728    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:773 1, 0->3 VC 0)
9729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:773 1, 0->3 VC 0) dataAvailable = 0
9729    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9729    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #773 in attack.
9731    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:774 0, 3->0 VC 0) collected from Input[4][0]
9732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:774 0, 3->0 VC 0)
9732    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:774 0, 3->0 VC 0)
9732    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:774 0, 3->0 VC 0)
9733    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:774 0, 3->0 VC 0) collected from Input[1][0]
9733    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:774 1, 3->0 VC 0) collected from Input[4][0]
9734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:774 0, 3->0 VC 0)
9734    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:774 0, 3->0 VC 0)
9734    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:774 0, 3->0 VC 0)
9734    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:774 1, 3->0 VC 0)
9735    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:774 0, 3->0 VC 0) collected from Input[2][0]
9735    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:774 1, 3->0 VC 0) collected from Input[1][0]
9736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:774 0, 3->0 VC 0)
9736    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:774 0, 3->0 VC 0)
9736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:774 0, 3->0 VC 0)
9736    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:774 0, 3->0 VC 0)
9736    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:774 1, 3->0 VC 0)
9737    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:774 1, 3->0 VC 0) collected from Input[2][0]
9738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:774 1, 3->0 VC 0)
9738    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:774 1, 3->0 VC 0)
9739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:774 1, 3->0 VC 0) dataAvailable = 0
9739    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9739    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #774 in attack.
9741    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:775 0, 0->3 VC 0) collected from Input[4][0]
9742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:775 0, 0->3 VC 0)
9742    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:775 0, 0->3 VC 0)
9742    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:775 0, 0->3 VC 0)
9743    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:775 1, 0->3 VC 0) collected from Input[4][0]
9743    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:775 0, 0->3 VC 0) collected from Input[3][0]
9744    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:775 1, 0->3 VC 0)
9744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:775 0, 0->3 VC 0)
9744    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:775 0, 0->3 VC 0)
9744    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:775 0, 0->3 VC 0)
9745    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:775 1, 0->3 VC 0) collected from Input[3][0]
9745    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:775 0, 0->3 VC 0) collected from Input[0][0]
9746    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:775 1, 0->3 VC 0)
9746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:775 0, 0->3 VC 0)
9746    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:775 0, 0->3 VC 0)
9746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:775 0, 0->3 VC 0)
9746    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:775 0, 0->3 VC 0)
9747    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:775 1, 0->3 VC 0) collected from Input[0][0]
9748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:775 1, 0->3 VC 0)
9748    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:775 1, 0->3 VC 0)
9749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:775 1, 0->3 VC 0) dataAvailable = 0
9749    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9749    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #775 in attack.
9751    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:776 0, 3->0 VC 0) collected from Input[4][0]
9752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:776 0, 3->0 VC 0)
9752    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:776 0, 3->0 VC 0)
9752    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:776 0, 3->0 VC 0)
9753    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:776 0, 3->0 VC 0) collected from Input[1][0]
9753    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:776 1, 3->0 VC 0) collected from Input[4][0]
9754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:776 0, 3->0 VC 0)
9754    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:776 0, 3->0 VC 0)
9754    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:776 0, 3->0 VC 0)
9754    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:776 1, 3->0 VC 0)
9755    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:776 0, 3->0 VC 0) collected from Input[2][0]
9755    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:776 1, 3->0 VC 0) collected from Input[1][0]
9756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:776 0, 3->0 VC 0)
9756    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:776 0, 3->0 VC 0)
9756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:776 0, 3->0 VC 0)
9756    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:776 0, 3->0 VC 0)
9756    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:776 1, 3->0 VC 0)
9757    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:776 1, 3->0 VC 0) collected from Input[2][0]
9758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:776 1, 3->0 VC 0)
9758    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:776 1, 3->0 VC 0)
9759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:776 1, 3->0 VC 0) dataAvailable = 0
9759    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9759    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #776 in attack.
9761    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:777 0, 0->3 VC 0) collected from Input[4][0]
9762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:777 0, 0->3 VC 0)
9762    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:777 0, 0->3 VC 0)
9762    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:777 0, 0->3 VC 0)
9763    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:777 1, 0->3 VC 0) collected from Input[4][0]
9763    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:777 0, 0->3 VC 0) collected from Input[3][0]
9764    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:777 1, 0->3 VC 0)
9764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:777 0, 0->3 VC 0)
9764    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:777 0, 0->3 VC 0)
9764    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:777 0, 0->3 VC 0)
9765    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:777 1, 0->3 VC 0) collected from Input[3][0]
9765    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:777 0, 0->3 VC 0) collected from Input[0][0]
9766    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:777 1, 0->3 VC 0)
9766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:777 0, 0->3 VC 0)
9766    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:777 0, 0->3 VC 0)
9766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:777 0, 0->3 VC 0)
9766    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:777 0, 0->3 VC 0)
9767    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:777 1, 0->3 VC 0) collected from Input[0][0]
9768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:777 1, 0->3 VC 0)
9768    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:777 1, 0->3 VC 0)
9769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:777 1, 0->3 VC 0) dataAvailable = 0
9769    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9769    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #777 in attack.
9771    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:778 0, 3->0 VC 0) collected from Input[4][0]
9772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:778 0, 3->0 VC 0)
9772    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:778 0, 3->0 VC 0)
9772    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:778 0, 3->0 VC 0)
9773    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:778 0, 3->0 VC 0) collected from Input[1][0]
9773    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:778 1, 3->0 VC 0) collected from Input[4][0]
9774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:778 0, 3->0 VC 0)
9774    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:778 0, 3->0 VC 0)
9774    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:778 0, 3->0 VC 0)
9774    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:778 1, 3->0 VC 0)
9775    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:778 0, 3->0 VC 0) collected from Input[2][0]
9775    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:778 1, 3->0 VC 0) collected from Input[1][0]
9776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:778 0, 3->0 VC 0)
9776    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:778 0, 3->0 VC 0)
9776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:778 0, 3->0 VC 0)
9776    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:778 0, 3->0 VC 0)
9776    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:778 1, 3->0 VC 0)
9777    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:778 1, 3->0 VC 0) collected from Input[2][0]
9778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:778 1, 3->0 VC 0)
9778    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:778 1, 3->0 VC 0)
9779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:778 1, 3->0 VC 0) dataAvailable = 0
9779    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9779    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #778 in attack.
9781    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:779 0, 0->3 VC 0) collected from Input[4][0]
9782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:779 0, 0->3 VC 0)
9782    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:779 0, 0->3 VC 0)
9782    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:779 0, 0->3 VC 0)
9783    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:779 1, 0->3 VC 0) collected from Input[4][0]
9783    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:779 0, 0->3 VC 0) collected from Input[3][0]
9784    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:779 1, 0->3 VC 0)
9784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:779 0, 0->3 VC 0)
9784    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:779 0, 0->3 VC 0)
9784    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:779 0, 0->3 VC 0)
9785    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:779 1, 0->3 VC 0) collected from Input[3][0]
9785    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:779 0, 0->3 VC 0) collected from Input[0][0]
9786    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:779 1, 0->3 VC 0)
9786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:779 0, 0->3 VC 0)
9786    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:779 0, 0->3 VC 0)
9786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:779 0, 0->3 VC 0)
9786    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:779 0, 0->3 VC 0)
9787    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:779 1, 0->3 VC 0) collected from Input[0][0]
9788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:779 1, 0->3 VC 0)
9788    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:779 1, 0->3 VC 0)
9789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:779 1, 0->3 VC 0) dataAvailable = 0
9789    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9789    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #779 in attack.
9791    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:780 0, 3->0 VC 0) collected from Input[4][0]
9792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:780 0, 3->0 VC 0)
9792    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:780 0, 3->0 VC 0)
9792    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:780 0, 3->0 VC 0)
9793    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:780 0, 3->0 VC 0) collected from Input[1][0]
9793    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:780 1, 3->0 VC 0) collected from Input[4][0]
9794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:780 0, 3->0 VC 0)
9794    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:780 0, 3->0 VC 0)
9794    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:780 0, 3->0 VC 0)
9794    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:780 1, 3->0 VC 0)
9795    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:780 0, 3->0 VC 0) collected from Input[2][0]
9795    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:780 1, 3->0 VC 0) collected from Input[1][0]
9796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:780 0, 3->0 VC 0)
9796    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:780 0, 3->0 VC 0)
9796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:780 0, 3->0 VC 0)
9796    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:780 0, 3->0 VC 0)
9796    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:780 1, 3->0 VC 0)
9797    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:780 1, 3->0 VC 0) collected from Input[2][0]
9798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:780 1, 3->0 VC 0)
9798    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:780 1, 3->0 VC 0)
9799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:780 1, 3->0 VC 0) dataAvailable = 0
9799    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9799    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #780 in attack.
9801    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:781 0, 0->3 VC 0) collected from Input[4][0]
9802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:781 0, 0->3 VC 0)
9802    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:781 0, 0->3 VC 0)
9802    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:781 0, 0->3 VC 0)
9803    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:781 1, 0->3 VC 0) collected from Input[4][0]
9803    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:781 0, 0->3 VC 0) collected from Input[3][0]
9804    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:781 1, 0->3 VC 0)
9804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:781 0, 0->3 VC 0)
9804    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:781 0, 0->3 VC 0)
9804    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:781 0, 0->3 VC 0)
9805    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:781 1, 0->3 VC 0) collected from Input[3][0]
9805    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:781 0, 0->3 VC 0) collected from Input[0][0]
9806    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:781 1, 0->3 VC 0)
9806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:781 0, 0->3 VC 0)
9806    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:781 0, 0->3 VC 0)
9806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:781 0, 0->3 VC 0)
9806    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:781 0, 0->3 VC 0)
9807    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:781 1, 0->3 VC 0) collected from Input[0][0]
9808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:781 1, 0->3 VC 0)
9808    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:781 1, 0->3 VC 0)
9809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:781 1, 0->3 VC 0) dataAvailable = 0
9809    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9809    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #781 in attack.
9811    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:782 0, 3->0 VC 0) collected from Input[4][0]
9812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:782 0, 3->0 VC 0)
9812    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:782 0, 3->0 VC 0)
9812    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:782 0, 3->0 VC 0)
9813    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:782 0, 3->0 VC 0) collected from Input[1][0]
9813    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:782 1, 3->0 VC 0) collected from Input[4][0]
9814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:782 0, 3->0 VC 0)
9814    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:782 0, 3->0 VC 0)
9814    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:782 0, 3->0 VC 0)
9814    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:782 1, 3->0 VC 0)
9815    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:782 0, 3->0 VC 0) collected from Input[2][0]
9815    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:782 1, 3->0 VC 0) collected from Input[1][0]
9816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:782 0, 3->0 VC 0)
9816    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:782 0, 3->0 VC 0)
9816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:782 0, 3->0 VC 0)
9816    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:782 0, 3->0 VC 0)
9816    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:782 1, 3->0 VC 0)
9817    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:782 1, 3->0 VC 0) collected from Input[2][0]
9818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:782 1, 3->0 VC 0)
9818    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:782 1, 3->0 VC 0)
9819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:782 1, 3->0 VC 0) dataAvailable = 0
9819    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9819    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #782 in attack.
9821    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:783 0, 0->3 VC 0) collected from Input[4][0]
9822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:783 0, 0->3 VC 0)
9822    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:783 0, 0->3 VC 0)
9822    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:783 0, 0->3 VC 0)
9823    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:783 1, 0->3 VC 0) collected from Input[4][0]
9823    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:783 0, 0->3 VC 0) collected from Input[3][0]
9824    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:783 1, 0->3 VC 0)
9824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:783 0, 0->3 VC 0)
9824    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:783 0, 0->3 VC 0)
9824    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:783 0, 0->3 VC 0)
9825    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:783 1, 0->3 VC 0) collected from Input[3][0]
9825    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:783 0, 0->3 VC 0) collected from Input[0][0]
9826    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:783 1, 0->3 VC 0)
9826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:783 0, 0->3 VC 0)
9826    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:783 0, 0->3 VC 0)
9826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:783 0, 0->3 VC 0)
9826    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:783 0, 0->3 VC 0)
9827    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:783 1, 0->3 VC 0) collected from Input[0][0]
9828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:783 1, 0->3 VC 0)
9828    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:783 1, 0->3 VC 0)
9829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:783 1, 0->3 VC 0) dataAvailable = 0
9829    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9829    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #783 in attack.
9831    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:784 0, 3->0 VC 0) collected from Input[4][0]
9832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:784 0, 3->0 VC 0)
9832    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:784 0, 3->0 VC 0)
9832    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:784 0, 3->0 VC 0)
9833    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:784 0, 3->0 VC 0) collected from Input[1][0]
9833    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:784 1, 3->0 VC 0) collected from Input[4][0]
9834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:784 0, 3->0 VC 0)
9834    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:784 0, 3->0 VC 0)
9834    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:784 0, 3->0 VC 0)
9834    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:784 1, 3->0 VC 0)
9835    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:784 0, 3->0 VC 0) collected from Input[2][0]
9835    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:784 1, 3->0 VC 0) collected from Input[1][0]
9836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:784 0, 3->0 VC 0)
9836    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:784 0, 3->0 VC 0)
9836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:784 0, 3->0 VC 0)
9836    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:784 0, 3->0 VC 0)
9836    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:784 1, 3->0 VC 0)
9837    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:784 1, 3->0 VC 0) collected from Input[2][0]
9838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:784 1, 3->0 VC 0)
9838    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:784 1, 3->0 VC 0)
9839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:784 1, 3->0 VC 0) dataAvailable = 0
9839    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9839    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #784 in attack.
9841    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:785 0, 0->3 VC 0) collected from Input[4][0]
9842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:785 0, 0->3 VC 0)
9842    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:785 0, 0->3 VC 0)
9842    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:785 0, 0->3 VC 0)
9843    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:785 1, 0->3 VC 0) collected from Input[4][0]
9843    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:785 0, 0->3 VC 0) collected from Input[3][0]
9844    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:785 1, 0->3 VC 0)
9844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:785 0, 0->3 VC 0)
9844    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:785 0, 0->3 VC 0)
9844    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:785 0, 0->3 VC 0)
9845    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:785 1, 0->3 VC 0) collected from Input[3][0]
9845    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:785 0, 0->3 VC 0) collected from Input[0][0]
9846    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:785 1, 0->3 VC 0)
9846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:785 0, 0->3 VC 0)
9846    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:785 0, 0->3 VC 0)
9846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:785 0, 0->3 VC 0)
9846    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:785 0, 0->3 VC 0)
9847    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:785 1, 0->3 VC 0) collected from Input[0][0]
9848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:785 1, 0->3 VC 0)
9848    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:785 1, 0->3 VC 0)
9849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:785 1, 0->3 VC 0) dataAvailable = 0
9849    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9849    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #785 in attack.
9851    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:786 0, 3->0 VC 0) collected from Input[4][0]
9852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:786 0, 3->0 VC 0)
9852    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:786 0, 3->0 VC 0)
9852    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:786 0, 3->0 VC 0)
9853    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:786 0, 3->0 VC 0) collected from Input[1][0]
9853    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:786 1, 3->0 VC 0) collected from Input[4][0]
9854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:786 0, 3->0 VC 0)
9854    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:786 0, 3->0 VC 0)
9854    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:786 0, 3->0 VC 0)
9854    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:786 1, 3->0 VC 0)
9855    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:786 0, 3->0 VC 0) collected from Input[2][0]
9855    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:786 1, 3->0 VC 0) collected from Input[1][0]
9856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:786 0, 3->0 VC 0)
9856    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:786 0, 3->0 VC 0)
9856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:786 0, 3->0 VC 0)
9856    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:786 0, 3->0 VC 0)
9856    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:786 1, 3->0 VC 0)
9857    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:786 1, 3->0 VC 0) collected from Input[2][0]
9858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:786 1, 3->0 VC 0)
9858    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:786 1, 3->0 VC 0)
9859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:786 1, 3->0 VC 0) dataAvailable = 0
9859    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9859    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #786 in attack.
9861    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:787 0, 0->3 VC 0) collected from Input[4][0]
9862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:787 0, 0->3 VC 0)
9862    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:787 0, 0->3 VC 0)
9862    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:787 0, 0->3 VC 0)
9863    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:787 1, 0->3 VC 0) collected from Input[4][0]
9863    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:787 0, 0->3 VC 0) collected from Input[3][0]
9864    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:787 1, 0->3 VC 0)
9864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:787 0, 0->3 VC 0)
9864    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:787 0, 0->3 VC 0)
9864    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:787 0, 0->3 VC 0)
9865    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:787 1, 0->3 VC 0) collected from Input[3][0]
9865    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:787 0, 0->3 VC 0) collected from Input[0][0]
9866    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:787 1, 0->3 VC 0)
9866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:787 0, 0->3 VC 0)
9866    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:787 0, 0->3 VC 0)
9866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:787 0, 0->3 VC 0)
9866    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:787 0, 0->3 VC 0)
9867    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:787 1, 0->3 VC 0) collected from Input[0][0]
9868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:787 1, 0->3 VC 0)
9868    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:787 1, 0->3 VC 0)
9869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:787 1, 0->3 VC 0) dataAvailable = 0
9869    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9869    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #787 in attack.
9871    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:788 0, 3->0 VC 0) collected from Input[4][0]
9872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:788 0, 3->0 VC 0)
9872    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:788 0, 3->0 VC 0)
9872    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:788 0, 3->0 VC 0)
9873    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:788 0, 3->0 VC 0) collected from Input[1][0]
9873    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:788 1, 3->0 VC 0) collected from Input[4][0]
9874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:788 0, 3->0 VC 0)
9874    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:788 0, 3->0 VC 0)
9874    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:788 0, 3->0 VC 0)
9874    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:788 1, 3->0 VC 0)
9875    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:788 0, 3->0 VC 0) collected from Input[2][0]
9875    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:788 1, 3->0 VC 0) collected from Input[1][0]
9876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:788 0, 3->0 VC 0)
9876    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:788 0, 3->0 VC 0)
9876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:788 0, 3->0 VC 0)
9876    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:788 0, 3->0 VC 0)
9876    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:788 1, 3->0 VC 0)
9877    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:788 1, 3->0 VC 0) collected from Input[2][0]
9878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:788 1, 3->0 VC 0)
9878    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:788 1, 3->0 VC 0)
9879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:788 1, 3->0 VC 0) dataAvailable = 0
9879    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9879    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #788 in attack.
9881    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:789 0, 0->3 VC 0) collected from Input[4][0]
9882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:789 0, 0->3 VC 0)
9882    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:789 0, 0->3 VC 0)
9882    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:789 0, 0->3 VC 0)
9883    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:789 1, 0->3 VC 0) collected from Input[4][0]
9883    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:789 0, 0->3 VC 0) collected from Input[3][0]
9884    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:789 1, 0->3 VC 0)
9884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:789 0, 0->3 VC 0)
9884    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:789 0, 0->3 VC 0)
9884    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:789 0, 0->3 VC 0)
9885    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:789 1, 0->3 VC 0) collected from Input[3][0]
9885    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:789 0, 0->3 VC 0) collected from Input[0][0]
9886    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:789 1, 0->3 VC 0)
9886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:789 0, 0->3 VC 0)
9886    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:789 0, 0->3 VC 0)
9886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:789 0, 0->3 VC 0)
9886    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:789 0, 0->3 VC 0)
9887    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:789 1, 0->3 VC 0) collected from Input[0][0]
9888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:789 1, 0->3 VC 0)
9888    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:789 1, 0->3 VC 0)
9889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:789 1, 0->3 VC 0) dataAvailable = 0
9889    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9889    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #789 in attack.
9891    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:790 0, 3->0 VC 0) collected from Input[4][0]
9892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:790 0, 3->0 VC 0)
9892    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:790 0, 3->0 VC 0)
9892    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:790 0, 3->0 VC 0)
9893    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:790 0, 3->0 VC 0) collected from Input[1][0]
9893    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:790 1, 3->0 VC 0) collected from Input[4][0]
9894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:790 0, 3->0 VC 0)
9894    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:790 0, 3->0 VC 0)
9894    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:790 0, 3->0 VC 0)
9894    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:790 1, 3->0 VC 0)
9895    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:790 0, 3->0 VC 0) collected from Input[2][0]
9895    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:790 1, 3->0 VC 0) collected from Input[1][0]
9896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:790 0, 3->0 VC 0)
9896    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:790 0, 3->0 VC 0)
9896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:790 0, 3->0 VC 0)
9896    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:790 0, 3->0 VC 0)
9896    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:790 1, 3->0 VC 0)
9897    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:790 1, 3->0 VC 0) collected from Input[2][0]
9898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:790 1, 3->0 VC 0)
9898    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:790 1, 3->0 VC 0)
9899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:790 1, 3->0 VC 0) dataAvailable = 0
9899    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9899    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #790 in attack.
9901    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:791 0, 0->3 VC 0) collected from Input[4][0]
9902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:791 0, 0->3 VC 0)
9902    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:791 0, 0->3 VC 0)
9902    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:791 0, 0->3 VC 0)
9903    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:791 1, 0->3 VC 0) collected from Input[4][0]
9903    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:791 0, 0->3 VC 0) collected from Input[3][0]
9904    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:791 1, 0->3 VC 0)
9904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:791 0, 0->3 VC 0)
9904    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:791 0, 0->3 VC 0)
9904    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:791 0, 0->3 VC 0)
9905    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:791 1, 0->3 VC 0) collected from Input[3][0]
9905    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:791 0, 0->3 VC 0) collected from Input[0][0]
9906    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:791 1, 0->3 VC 0)
9906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:791 0, 0->3 VC 0)
9906    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:791 0, 0->3 VC 0)
9906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:791 0, 0->3 VC 0)
9906    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:791 0, 0->3 VC 0)
9907    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:791 1, 0->3 VC 0) collected from Input[0][0]
9908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:791 1, 0->3 VC 0)
9908    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:791 1, 0->3 VC 0)
9909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:791 1, 0->3 VC 0) dataAvailable = 0
9909    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9909    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #791 in attack.
9911    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:792 0, 3->0 VC 0) collected from Input[4][0]
9912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:792 0, 3->0 VC 0)
9912    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:792 0, 3->0 VC 0)
9912    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:792 0, 3->0 VC 0)
9913    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:792 0, 3->0 VC 0) collected from Input[1][0]
9913    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:792 1, 3->0 VC 0) collected from Input[4][0]
9914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:792 0, 3->0 VC 0)
9914    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:792 0, 3->0 VC 0)
9914    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:792 0, 3->0 VC 0)
9914    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:792 1, 3->0 VC 0)
9915    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:792 0, 3->0 VC 0) collected from Input[2][0]
9915    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:792 1, 3->0 VC 0) collected from Input[1][0]
9916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:792 0, 3->0 VC 0)
9916    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:792 0, 3->0 VC 0)
9916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:792 0, 3->0 VC 0)
9916    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:792 0, 3->0 VC 0)
9916    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:792 1, 3->0 VC 0)
9917    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:792 1, 3->0 VC 0) collected from Input[2][0]
9918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:792 1, 3->0 VC 0)
9918    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:792 1, 3->0 VC 0)
9919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:792 1, 3->0 VC 0) dataAvailable = 0
9919    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9919    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #792 in attack.
9921    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:793 0, 0->3 VC 0) collected from Input[4][0]
9922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:793 0, 0->3 VC 0)
9922    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:793 0, 0->3 VC 0)
9922    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:793 0, 0->3 VC 0)
9923    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:793 1, 0->3 VC 0) collected from Input[4][0]
9923    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:793 0, 0->3 VC 0) collected from Input[3][0]
9924    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:793 1, 0->3 VC 0)
9924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:793 0, 0->3 VC 0)
9924    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:793 0, 0->3 VC 0)
9924    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:793 0, 0->3 VC 0)
9925    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:793 1, 0->3 VC 0) collected from Input[3][0]
9925    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:793 0, 0->3 VC 0) collected from Input[0][0]
9926    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:793 1, 0->3 VC 0)
9926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:793 0, 0->3 VC 0)
9926    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:793 0, 0->3 VC 0)
9926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:793 0, 0->3 VC 0)
9926    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:793 0, 0->3 VC 0)
9927    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:793 1, 0->3 VC 0) collected from Input[0][0]
9928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:793 1, 0->3 VC 0)
9928    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:793 1, 0->3 VC 0)
9929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:793 1, 0->3 VC 0) dataAvailable = 0
9929    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9929    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #793 in attack.
9931    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:794 0, 3->0 VC 0) collected from Input[4][0]
9932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:794 0, 3->0 VC 0)
9932    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:794 0, 3->0 VC 0)
9932    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:794 0, 3->0 VC 0)
9933    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:794 0, 3->0 VC 0) collected from Input[1][0]
9933    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:794 1, 3->0 VC 0) collected from Input[4][0]
9934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:794 0, 3->0 VC 0)
9934    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:794 0, 3->0 VC 0)
9934    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:794 0, 3->0 VC 0)
9934    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:794 1, 3->0 VC 0)
9935    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:794 0, 3->0 VC 0) collected from Input[2][0]
9935    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:794 1, 3->0 VC 0) collected from Input[1][0]
9936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:794 0, 3->0 VC 0)
9936    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:794 0, 3->0 VC 0)
9936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:794 0, 3->0 VC 0)
9936    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:794 0, 3->0 VC 0)
9936    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:794 1, 3->0 VC 0)
9937    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:794 1, 3->0 VC 0) collected from Input[2][0]
9938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:794 1, 3->0 VC 0)
9938    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:794 1, 3->0 VC 0)
9939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:794 1, 3->0 VC 0) dataAvailable = 0
9939    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9939    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #794 in attack.
9941    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:795 0, 0->3 VC 0) collected from Input[4][0]
9942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:795 0, 0->3 VC 0)
9942    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:795 0, 0->3 VC 0)
9942    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:795 0, 0->3 VC 0)
9943    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:795 1, 0->3 VC 0) collected from Input[4][0]
9943    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:795 0, 0->3 VC 0) collected from Input[3][0]
9944    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:795 1, 0->3 VC 0)
9944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:795 0, 0->3 VC 0)
9944    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:795 0, 0->3 VC 0)
9944    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:795 0, 0->3 VC 0)
9945    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:795 1, 0->3 VC 0) collected from Input[3][0]
9945    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:795 0, 0->3 VC 0) collected from Input[0][0]
9946    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:795 1, 0->3 VC 0)
9946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:795 0, 0->3 VC 0)
9946    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:795 0, 0->3 VC 0)
9946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:795 0, 0->3 VC 0)
9946    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:795 0, 0->3 VC 0)
9947    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:795 1, 0->3 VC 0) collected from Input[0][0]
9948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:795 1, 0->3 VC 0)
9948    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:795 1, 0->3 VC 0)
9949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:795 1, 0->3 VC 0) dataAvailable = 0
9949    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9949    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #795 in attack.
9951    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:796 0, 3->0 VC 0) collected from Input[4][0]
9952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:796 0, 3->0 VC 0)
9952    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:796 0, 3->0 VC 0)
9952    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:796 0, 3->0 VC 0)
9953    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:796 0, 3->0 VC 0) collected from Input[1][0]
9953    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:796 1, 3->0 VC 0) collected from Input[4][0]
9954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:796 0, 3->0 VC 0)
9954    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:796 0, 3->0 VC 0)
9954    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:796 0, 3->0 VC 0)
9954    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:796 1, 3->0 VC 0)
9955    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:796 0, 3->0 VC 0) collected from Input[2][0]
9955    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:796 1, 3->0 VC 0) collected from Input[1][0]
9956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:796 0, 3->0 VC 0)
9956    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:796 0, 3->0 VC 0)
9956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:796 0, 3->0 VC 0)
9956    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:796 0, 3->0 VC 0)
9956    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:796 1, 3->0 VC 0)
9957    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:796 1, 3->0 VC 0) collected from Input[2][0]
9958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:796 1, 3->0 VC 0)
9958    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:796 1, 3->0 VC 0)
9959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:796 1, 3->0 VC 0) dataAvailable = 0
9959    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9959    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #796 in attack.
9961    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:797 0, 0->3 VC 0) collected from Input[4][0]
9962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:797 0, 0->3 VC 0)
9962    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:797 0, 0->3 VC 0)
9962    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:797 0, 0->3 VC 0)
9963    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:797 1, 0->3 VC 0) collected from Input[4][0]
9963    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:797 0, 0->3 VC 0) collected from Input[3][0]
9964    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:797 1, 0->3 VC 0)
9964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:797 0, 0->3 VC 0)
9964    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:797 0, 0->3 VC 0)
9964    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:797 0, 0->3 VC 0)
9965    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:797 1, 0->3 VC 0) collected from Input[3][0]
9965    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:797 0, 0->3 VC 0) collected from Input[0][0]
9966    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:797 1, 0->3 VC 0)
9966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:797 0, 0->3 VC 0)
9966    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:797 0, 0->3 VC 0)
9966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:797 0, 0->3 VC 0)
9966    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:797 0, 0->3 VC 0)
9967    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:797 1, 0->3 VC 0) collected from Input[0][0]
9968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:797 1, 0->3 VC 0)
9968    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:797 1, 0->3 VC 0)
9969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:797 1, 0->3 VC 0) dataAvailable = 0
9969    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9969    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #797 in attack.
9971    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:798 0, 3->0 VC 0) collected from Input[4][0]
9972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:798 0, 3->0 VC 0)
9972    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:798 0, 3->0 VC 0)
9972    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:798 0, 3->0 VC 0)
9973    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:798 0, 3->0 VC 0) collected from Input[1][0]
9973    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:798 1, 3->0 VC 0) collected from Input[4][0]
9974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:798 0, 3->0 VC 0)
9974    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:798 0, 3->0 VC 0)
9974    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:798 0, 3->0 VC 0)
9974    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:798 1, 3->0 VC 0)
9975    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:798 0, 3->0 VC 0) collected from Input[2][0]
9975    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:798 1, 3->0 VC 0) collected from Input[1][0]
9976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:798 0, 3->0 VC 0)
9976    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:798 0, 3->0 VC 0)
9976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:798 0, 3->0 VC 0)
9976    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:798 0, 3->0 VC 0)
9976    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:798 1, 3->0 VC 0)
9977    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:798 1, 3->0 VC 0) collected from Input[2][0]
9978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:798 1, 3->0 VC 0)
9978    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:798 1, 3->0 VC 0)
9979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:798 1, 3->0 VC 0) dataAvailable = 0
9979    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9979    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #798 in attack.
9981    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:799 0, 0->3 VC 0) collected from Input[4][0]
9982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H type:4 data:799 0, 0->3 VC 0)
9982    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 1 for flit (H type:4 data:799 0, 0->3 VC 0)
9982    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H type:4 data:799 0, 0->3 VC 0)
9983    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:799 1, 0->3 VC 0) collected from Input[4][0]
9983    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (H type:4 data:799 0, 0->3 VC 0) collected from Input[3][0]
9984    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T type:4 data:799 1, 0->3 VC 0)
9984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H type:4 data:799 0, 0->3 VC 0)
9984    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 2 for flit (H type:4 data:799 0, 0->3 VC 0)
9984    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H type:4 data:799 0, 0->3 VC 0)
9985    NoC.Tile[01][00]_(#1).Router::rxProcess() --> Flit (T type:4 data:799 1, 0->3 VC 0) collected from Input[3][0]
9985    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:799 0, 0->3 VC 0) collected from Input[0][0]
9986    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T type:4 data:799 1, 0->3 VC 0)
9986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H type:4 data:799 0, 0->3 VC 0)
9986    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:799 0, 0->3 VC 0)
9986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H type:4 data:799 0, 0->3 VC 0)
9986    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (H type:4 data:799 0, 0->3 VC 0)
9987    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:799 1, 0->3 VC 0) collected from Input[0][0]
9988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T type:4 data:799 1, 0->3 VC 0)
9988    NoC.Tile[01][01]_(#3).Router::txProcess() --> Consumed flit (T type:4 data:799 1, 0->3 VC 0)
9989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> Received at 3 (T type:4 data:799 1, 0->3 VC 0) dataAvailable = 0
9989    NoC.Tile[01][01]_(#3).ProcessingElement::receive() --> UNDER ATTACK!
9989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Attacking at 3. Collaborating with 0
9989    NoC.Tile[01][01]_(#3).ProcessingElement::handleAttack() --> Received packet #799 in attack.
9991    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (H type:4 data:800 0, 3->0 VC 0) collected from Input[4][0]
9992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H type:4 data:800 0, 3->0 VC 0)
9992    NoC.Tile[01][01]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H type:4 data:800 0, 3->0 VC 0)
9992    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H type:4 data:800 0, 3->0 VC 0)
9993    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (H type:4 data:800 0, 3->0 VC 0) collected from Input[1][0]
9993    NoC.Tile[01][01]_(#3).Router::rxProcess() --> Flit (T type:4 data:800 1, 3->0 VC 0) collected from Input[4][0]
9994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  checking availability of Output[0] for Input[1][0] flit (H type:4 data:800 0, 3->0 VC 0)
9994    NoC.Tile[00][01]_(#2).Router::txProcess() -->  reserving direction 0 for flit (H type:4 data:800 0, 3->0 VC 0)
9994    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (H type:4 data:800 0, 3->0 VC 0)
9994    NoC.Tile[01][01]_(#3).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T type:4 data:800 1, 3->0 VC 0)
9995    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (H type:4 data:800 0, 3->0 VC 0) collected from Input[2][0]
9995    NoC.Tile[00][01]_(#2).Router::rxProcess() --> Flit (T type:4 data:800 1, 3->0 VC 0) collected from Input[1][0]
9996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H type:4 data:800 0, 3->0 VC 0)
9996    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H type:4 data:800 0, 3->0 VC 0)
9996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H type:4 data:800 0, 3->0 VC 0)
9996    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H type:4 data:800 0, 3->0 VC 0)
9996    NoC.Tile[00][01]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[0], flit: (T type:4 data:800 1, 3->0 VC 0)
9997    NoC.Tile[00][00]_(#0).Router::rxProcess() --> Flit (T type:4 data:800 1, 3->0 VC 0) collected from Input[2][0]
9998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T type:4 data:800 1, 3->0 VC 0)
9998    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T type:4 data:800 1, 3->0 VC 0)
9999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> Received at 0 (T type:4 data:800 1, 3->0 VC 0) dataAvailable = 0
9999    NoC.Tile[00][00]_(#0).ProcessingElement::receive() --> UNDER ATTACK!
9999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Attacking at 0. Collaborating with 3
9999    NoC.Tile[00][00]_(#0).ProcessingElement::handleAttack() --> Received packet #800 in attack.
Noxim simulation completed.
PE[0,0]1,PE[1,0]0,PE[0,1]0,PE[1,1]0,
% Total received packets: 976
% Total received flits: 1952
% Received/Ideal flits Ratio: 3.05
% Average wireless utilization: 0
% Global average delay (cycles): 9.52357
% Max delay (cycles): 36
% Global average delay for non malicious packets (cycles): 21
% Max delay for non malicious packets (cycles): (cycles): 36
% Network throughput (flits/cycle): 0.244
% Average IP throughput (flits/cycle/IP): 0.061
% Total energy (J): 4.63086e-07
% 	Dynamic energy (J): 1.86542e-08
% 	Static energy (J): 4.44432e-07
