

================================================================
== Vitis HLS Report for 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'
================================================================
* Date:           Thu Apr 27 10:44:55 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.354 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  2.560 us|  2.560 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |      510|      510|        16|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     647|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     233|    -|
|Register         |        -|    -|    1350|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1350|     912|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_489_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln17_2_fu_537_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln17_3_fu_542_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln17_4_fu_601_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln17_5_fu_606_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln17_6_fu_443_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln17_7_fu_448_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln17_8_fu_502_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln17_9_fu_346_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln17_fu_355_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln18_fu_474_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln20_1_fu_629_p2     |         +|   0|  0|   7|           7|           7|
    |add_ln20_fu_587_p2       |         +|   0|  0|   7|           7|           7|
    |add_ln22_10_fu_395_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln22_11_fu_517_p2    |         +|   0|  0|  13|           5|           4|
    |add_ln22_12_fu_523_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln22_13_fu_559_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln22_14_fu_564_p2    |         +|   0|  0|  14|           6|           6|
    |add_ln22_15_fu_619_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln22_16_fu_624_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln22_17_fu_413_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln22_18_fu_469_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln22_1_fu_703_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln22_2_fu_707_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln22_3_fu_721_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln22_4_fu_712_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln22_5_fu_690_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln22_6_fu_694_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln22_7_fu_716_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln22_8_fu_725_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln22_9_fu_334_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln22_fu_699_p2       |         +|   0|  0|  39|          32|          32|
    |icmp_ln17_fu_340_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln18_fu_361_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln17_fu_433_p2        |        or|   0|  0|   7|           7|           1|
    |select_ln17_1_fu_424_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln17_2_fu_401_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln17_fu_367_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   6|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 647|         460|         414|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_address0                            |  25|          6|    7|         42|
    |A_address1                            |  25|          6|    7|         42|
    |B_address0                            |  25|          6|    7|         42|
    |B_address1                            |  25|          6|    7|         42|
    |ap_NS_fsm                             |  25|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2                  |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |i_fu_94                               |   9|          2|    4|          8|
    |indvar_flatten_fu_98                  |   9|          2|    7|         14|
    |j_fu_90                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 233|         54|   65|        246|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_1_reg_856                  |  32|   0|   32|          0|
    |A_load_2_reg_977                  |  32|   0|   32|          0|
    |A_load_3_reg_1042                 |  32|   0|   32|          0|
    |A_load_4_reg_1047                 |  32|   0|   32|          0|
    |A_load_5_reg_1082                 |  32|   0|   32|          0|
    |A_load_6_reg_1087                 |  32|   0|   32|          0|
    |A_load_7_reg_932                  |  32|   0|   32|          0|
    |A_load_8_reg_937                  |  32|   0|   32|          0|
    |A_load_9_reg_1002                 |  32|   0|   32|          0|
    |A_load_reg_851                    |  32|   0|   32|          0|
    |B_load_1_reg_1032                 |  32|   0|   32|          0|
    |B_load_2_reg_1037                 |  32|   0|   32|          0|
    |B_load_3_reg_1072                 |  32|   0|   32|          0|
    |B_load_4_reg_1077                 |  32|   0|   32|          0|
    |B_load_5_reg_1092                 |  32|   0|   32|          0|
    |B_load_6_reg_1097                 |  32|   0|   32|          0|
    |B_load_7_reg_907                  |  32|   0|   32|          0|
    |B_load_8_reg_912                  |  32|   0|   32|          0|
    |B_load_9_reg_972                  |  32|   0|   32|          0|
    |B_load_reg_967                    |  32|   0|   32|          0|
    |add_ln17_1_reg_861                |   6|   0|    7|          1|
    |add_ln17_2_reg_922                |   6|   0|    7|          1|
    |add_ln17_3_reg_927                |   6|   0|    7|          1|
    |add_ln17_4_reg_992                |   6|   0|    7|          1|
    |add_ln17_5_reg_997                |   6|   0|    7|          1|
    |add_ln17_6_reg_826                |   6|   0|    7|          1|
    |add_ln17_7_reg_831                |   6|   0|    7|          1|
    |add_ln17_8_reg_876                |   6|   0|    7|          1|
    |add_ln17_reg_764                  |   4|   0|    4|          0|
    |add_ln20_1_reg_1027               |   7|   0|    7|          0|
    |add_ln22_11_reg_892               |   5|   0|    5|          0|
    |add_ln22_12_reg_897               |   6|   0|    6|          0|
    |add_ln22_13_reg_957               |   6|   0|    6|          0|
    |add_ln22_14_reg_962               |   6|   0|    6|          0|
    |add_ln22_15_reg_1017              |   7|   0|    7|          0|
    |add_ln22_16_reg_1022              |   7|   0|    7|          0|
    |add_ln22_17_reg_805               |   7|   0|    7|          0|
    |add_ln22_18_reg_846               |   7|   0|    7|          0|
    |add_ln22_2_reg_1162               |  32|   0|   32|          0|
    |add_ln22_6_reg_1132               |  32|   0|   32|          0|
    |add_ln22_7_reg_1167               |  32|   0|   32|          0|
    |add_ln22_8_reg_1172               |  32|   0|   32|          0|
    |add_ln22_reg_1147                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_2_reg_755                       |   4|   0|    4|          0|
    |i_fu_94                           |   4|   0|    4|          0|
    |icmp_ln17_reg_760                 |   1|   0|    1|          0|
    |icmp_ln17_reg_760_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln18_reg_769                 |   1|   0|    1|          0|
    |indvar_flatten_fu_98              |   7|   0|    7|          0|
    |j_fu_90                           |   4|   0|    4|          0|
    |mul_ln22_1_reg_1122               |  32|   0|   32|          0|
    |mul_ln22_2_reg_1127               |  32|   0|   32|          0|
    |mul_ln22_3_reg_1137               |  32|   0|   32|          0|
    |mul_ln22_4_reg_1142               |  32|   0|   32|          0|
    |mul_ln22_5_reg_1152               |  32|   0|   32|          0|
    |mul_ln22_6_reg_1157               |  32|   0|   32|          0|
    |mul_ln22_7_reg_1102               |  32|   0|   32|          0|
    |mul_ln22_8_reg_1107               |  32|   0|   32|          0|
    |mul_ln22_9_reg_1117               |  32|   0|   32|          0|
    |mul_ln22_reg_1112                 |  32|   0|   32|          0|
    |select_ln17_1_reg_810             |   4|   0|    4|          0|
    |select_ln17_2_reg_783             |   6|   0|    7|          1|
    |select_ln17_reg_774               |   4|   0|    4|          0|
    |zext_ln22_12_reg_797              |   4|   0|    7|          3|
    |zext_ln22_13_reg_881              |   4|   0|    6|          2|
    |add_ln20_1_reg_1027               |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1350|  32| 1307|         14|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_66_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_66_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_66_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_66_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_70_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_70_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_70_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_70_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_74_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_74_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_74_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_74_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_78_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_78_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_78_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_78_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_82_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_82_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_82_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_82_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_86_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_86_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_86_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_86_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_90_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_90_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_90_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_90_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_94_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_94_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_94_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_94_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_98_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_98_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_98_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_98_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_102_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_102_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_102_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|grp_fu_102_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2|  return value|
|A_address0          |  out|    7|   ap_memory|                                                    A|         array|
|A_ce0               |  out|    1|   ap_memory|                                                    A|         array|
|A_q0                |   in|   32|   ap_memory|                                                    A|         array|
|A_address1          |  out|    7|   ap_memory|                                                    A|         array|
|A_ce1               |  out|    1|   ap_memory|                                                    A|         array|
|A_q1                |   in|   32|   ap_memory|                                                    A|         array|
|B_address0          |  out|    7|   ap_memory|                                                    B|         array|
|B_ce0               |  out|    1|   ap_memory|                                                    B|         array|
|B_q0                |   in|   32|   ap_memory|                                                    B|         array|
|B_address1          |  out|    7|   ap_memory|                                                    B|         array|
|B_ce1               |  out|    1|   ap_memory|                                                    B|         array|
|B_q1                |   in|   32|   ap_memory|                                                    B|         array|
|E_address0          |  out|    7|   ap_memory|                                                    E|         array|
|E_ce0               |  out|    1|   ap_memory|                                                    E|         array|
|E_we0               |  out|    1|   ap_memory|                                                    E|         array|
|E_d0                |  out|   32|   ap_memory|                                                    E|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+

