$date
	Tue Aug 19 14:37:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb1 $end
$var wire 1 ! s2 $end
$var wire 1 " s1 $end
$var wire 1 # c2 $end
$var wire 1 $ c1 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' cin $end
$scope module f1 $end
$var wire 1 ' Cin $end
$var wire 1 # Cout $end
$var wire 1 ! s $end
$var wire 1 % x $end
$var wire 1 & y $end
$upscope $end
$scope module h1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ c $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1#
1"
1'
1&
#20
0#
1!
0'
0&
1%
#30
1#
0"
1$
1'
1&
#40
