Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 21 20:33:50 2026
| Host         : KevinLenovo running 64-bit major release  (build 9200)
| Command      : report_design_analysis -logic_level_distribution -name logic_dist_1 -file logic_level_distribution.rpt
| Design       : and_xor
| Device       : xcku5p
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Logic Level Distribution

1. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+
| End Point Clock | Requirement |  5  |
+-----------------+-------------+-----+
| sys_clk         | 2.500ns     | 128 |
+-----------------+-------------+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 128 paths


