
---------- Begin Simulation Statistics ----------
simSeconds                                   0.818285                       # Number of seconds simulated (Second)
simTicks                                 818284745000                       # Number of ticks simulated (Tick)
finalTick                                818284745000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    473.99                       # Real time elapsed on the host (Second)
hostTickRate                               1726367362                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8561308                       # Number of bytes of host memory used (Byte)
simInsts                                    115583432                       # Number of instructions simulated (Count)
simOps                                      126303833                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   243851                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     266468                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        818285002                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.070319                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.141436                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       127719640                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   273990                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      138529501                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    654                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1689796                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1155236                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 100                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           476048822                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.290999                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.911626                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 409667122     86.06%     86.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  33208719      6.98%     93.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  14899887      3.13%     96.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   8106348      1.70%     97.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4433885      0.93%     98.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2175610      0.46%     99.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2610501      0.55%     99.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    648632      0.14%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    298118      0.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             476048822                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  133439     10.80%     10.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  12303      1.00%     11.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     11.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     11.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     11.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     11.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                   57      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    1      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     11.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 349812     28.32%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                739414     59.87%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           24      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      88495571     63.88%     63.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       373714      0.27%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        131084      0.09%     64.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       196606      0.14%     64.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        16641      0.01%     64.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       393216      0.28%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       393216      0.28%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       393216      0.28%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          257      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       758098      0.55%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           64      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        89652      0.06%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        42096      0.03%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        65610      0.05%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        40960      0.03%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp         8192      0.01%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        73728      0.05%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd          256      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp          256      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu         9487      0.01%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix          1280      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov        10240      0.01%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP       131072      0.09%     66.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     31058786     22.42%     88.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     15846177     11.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      138529501                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.169292                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1235030                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.008915                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                738856041                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               122959732                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       120321150                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 15487467                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 6916364                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         6914301                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   131920787                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     7843720                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       35117487                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 258726870                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.32                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.37                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     80585                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                        19252311                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       342236180                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       20132165                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      15854120                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       441159                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1246195                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1020993      4.22%      4.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1020896      4.22%      8.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          321      0.00%      8.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     19710856     81.45%     89.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      2310590      9.55%     99.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       135111      0.56%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       24198767                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          286      0.07%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          440      0.10%      0.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           66      0.02%      0.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       396851     94.40%     94.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        22710      5.40%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           51      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        420404                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          304      0.18%      0.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           52      0.03%      0.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       167481     99.61%     99.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          225      0.13%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           70      0.04%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       168138                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1020707      4.29%      4.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1020456      4.29%      8.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          255      0.00%      8.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     19314005     81.23%     89.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      2287880      9.62%     99.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       135060      0.57%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     23778363                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          214      0.13%      0.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           52      0.03%      0.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       166457     99.71%     99.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          144      0.09%     99.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           70      0.04%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       166937                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       165989    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       165989                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          214     22.57%     22.57% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           52      5.49%     28.06% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          468     49.37%     77.43% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          144     15.19%     92.62% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     92.62% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           70      7.38%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total          948                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     12358432     51.07%     51.07% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     10684149     44.15%     95.22% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1020993      4.22%     99.44% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       135193      0.56%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     24198767                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        88517     52.65%     52.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        79615     47.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       168138                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          19710856                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      7354379                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            168138                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            700                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             24198767                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                88395                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                14097986                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.582591                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1057                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          135432                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             135193                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              239                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1020993      4.22%      4.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1020896      4.22%      8.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          321      0.00%      8.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     19710856     81.45%     89.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      2310590      9.55%     99.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       135111      0.56%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     24198767                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1020993     10.11%     10.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          486      0.00%     10.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          321      0.00%     10.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      8943493     88.54%     98.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          377      0.00%     98.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       135111      1.34%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      10100781                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          304      0.34%      0.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        87866     99.40%     99.75% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          225      0.25%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        88395                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          304      0.34%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        87866     99.40%     99.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          225      0.25%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        88395                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 818284745000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       135432                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       135193                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          239                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          122                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       135554                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1021503                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1021499                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                792                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1020707                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1020707                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1690367                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          273890                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            167609                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    475667758                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.265849                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.074803                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       427271696     89.83%     89.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        23550821      4.95%     94.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         9029609      1.90%     96.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4478833      0.94%     97.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3114306      0.65%     98.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1149649      0.24%     98.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1293060      0.27%     98.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          793000      0.17%     98.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4986784      1.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    475667758                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      131186                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1020711                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           24      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     87871477     69.49%     69.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       373714      0.30%     69.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       131078      0.10%     69.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       196606      0.16%     70.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        16641      0.01%     70.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       393216      0.31%     70.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       393216      0.31%     70.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       393216      0.31%     70.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          257      0.00%     70.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       758068      0.60%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           64      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        89598      0.07%     71.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        42088      0.03%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        65606      0.05%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        40960      0.03%     71.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp         8192      0.01%     71.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        73728      0.06%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd          256      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp          256      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu         9483      0.01%     71.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix         1280      0.00%     71.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov        10240      0.01%     71.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP       131072      0.10%     71.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     19809385     15.67%     87.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     15645916     12.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    126455639                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4986784                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            115735238                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              126455639                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      115583432                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        126303833                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.070319                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.141436                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           35455301                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         109287293                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         19809385                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        15514750                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts           6914028                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           24      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     87871477     69.49%     69.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       373714      0.30%     69.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       131078      0.10%     69.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       196606      0.16%     70.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        16641      0.01%     70.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       393216      0.31%     70.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       393216      0.31%     70.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       393216      0.31%     70.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          257      0.00%     70.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       758068      0.60%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           64      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        89598      0.07%     71.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        42088      0.03%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        65606      0.05%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        40960      0.03%     71.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp         8192      0.01%     71.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        73728      0.06%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd          256      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp          256      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu         9483      0.01%     71.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix         1280      0.00%     71.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov        10240      0.01%     71.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP       131072      0.10%     71.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     19809385     15.67%     87.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     15645916     12.37%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    126455639                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     23778363                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     22622341                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1156022                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     19314005                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      4464358                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1020711                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1020707                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                438645024                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              12772773                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  24256293                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 78383                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 296349                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10684310                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   530                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              128813829                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2023                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           138448916                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                152448                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         23977606                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        31049526                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       15846110                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.169194                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       48774891                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      48045678                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     144629751                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     72742366                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          46895636                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     30444823                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      1910239                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads      1297595                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites        51482                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads       6036051                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites      4191241                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           11840335                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      24468156                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  593756                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 6601                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles       214978                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  14678823                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                296670                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          476048822                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.271282                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.296306                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                451645528     94.87%     94.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2597469      0.55%     95.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1844970      0.39%     95.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2271351      0.48%     96.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2404612      0.51%     96.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3797394      0.80%     97.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1456884      0.31%     97.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1549619      0.33%     98.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8480995      1.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            476048822                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             118065283                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.144284                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           24198767                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.029573                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    451062209                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    296349                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      89247                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    31312                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              128146078                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   24                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 20132165                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                15854120                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                273990                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      3053                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    28178                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         192670                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          85936                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        88038                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               173974                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                127242658                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               127235451                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  64244726                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 116903101                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.155490                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.549555                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      788713                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  322780                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              192670                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 208204                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               343854                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               14393992                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19739981                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             61.410058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.261593                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 781229      3.96%      3.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2047897     10.37%     14.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  574      0.00%     14.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.00%     14.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              8829775     44.73%     59.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              2361232     11.96%     71.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              2026018     10.26%     81.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              1352711      6.85%     88.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               819262      4.15%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             627803      3.18%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             278510      1.41%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             350285      1.77%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              86715      0.44%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              24019      0.12%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3798      0.02%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                618      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1111      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1881      0.01%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                203      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 38      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 43      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 46      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 27      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                141      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                400      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1004      0.01%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1568      0.01%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3838      0.02%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               9914      0.05%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           129317      0.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19739981                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores          35986285                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 818284745000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 818284745000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 818284745000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 818284745000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 818284745000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 296349                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                438785833                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  135753                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       12074123                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  24193793                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                562971                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              128169752                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                 152438                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  34694                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           41866                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           141919240                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   215515652                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                133996953                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  6036920                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups               706826                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                   142671                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps             139900783                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2018457                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  326752                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 178                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2170808                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                72325764                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                        598823275                       # The number of ROB reads (Count)
system.cpu.rob.writes                       256673079                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                115583432                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  126303833                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   119                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  14678819.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  17428988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.007535194000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2809                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2809                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             76701216                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               43323                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     34132459                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    15663847                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   34132459                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  15663847                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 2070661                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               15617838                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.27                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       30.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                3834377                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 262212                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                3354832                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                8147574                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                3562765                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                 291880                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               14678819                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                748864                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    19                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               2900864                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              11951633                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                 35840                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                 25600                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1027                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 13365611                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  9991098                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  4776477                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  1369897                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   758453                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   438635                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   430327                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   432578                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   358388                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   132534                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    7735                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2622                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2835                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2901                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2903                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2822                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2868                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2835                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2912                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2929                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2885                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2915                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2880                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2850                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2824                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     191                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      97                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2809                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    11413.866857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    4086.955468                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   13176.668092                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047           812     28.91%     28.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095          556     19.79%     48.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143          134      4.77%     53.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191          360     12.82%     66.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239           41      1.46%     67.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287           17      0.61%     68.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335          113      4.02%     72.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           44      1.57%     73.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431           16      0.57%     74.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479           20      0.71%     75.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527           49      1.74%     76.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            5      0.18%     77.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            9      0.32%     77.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671           49      1.74%     79.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719           34      1.21%     80.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767           42      1.50%     81.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815           66      2.35%     84.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863          441     15.70%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::63488-65535            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2809                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2809                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.370239                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.051987                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      17.927630                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-31           2808     99.96%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::960-975            1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2809                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                132522304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1088747518                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             109423768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1330524031.70488048                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               133723338.56718788                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   818284724000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16432.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    939444416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    135424262                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       476786                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1148065415.786285877228                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 165497722.922843933105                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 582665.145492844284                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     14678819                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     19453640                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     15663847                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 373630699000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 619390148500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 24534969909000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25453.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31839.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1566343.82                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    939444416                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    149303102                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1088747518                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    939444416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    939444416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    108899028                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    108899028                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      14678819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      19453640                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         34132459                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     15532681                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        15532681                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1148065416                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       182458616                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1330524032                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1148065416                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1148065416                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      133082070                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         133082070                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1148065416                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      315540686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1463606102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              32061798                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                45984                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       1101287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        576824                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        740711                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        183436                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       1298393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       5122805                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       2180742                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        828708                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        177567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        566331                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10     11093566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      2808070                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1227638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      3781715                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       248540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       125465                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           952                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           949                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           942                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1083                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2705                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        28531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1311                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          945                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             391862135000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           160308990000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        993020847500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12222.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30972.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             26932337                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               42409                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.23                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      5133028                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   400.328315                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   231.335509                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   378.876953                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1656070     32.26%     32.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       971047     18.92%     51.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       518010     10.09%     61.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       327174      6.37%     67.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       131477      2.56%     70.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       228172      4.45%     74.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       155559      3.03%     77.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        65986      1.29%     78.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      1079533     21.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      5133028                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         2051955072                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2942976                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2507.629630                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.596518                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    19.62                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                19.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 818284745000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      18743542440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       9962413890                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     85914948840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       43613100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 64594361520.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 366542716290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   5553791520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   551355387600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    673.794044                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  10650789500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  27324180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 780309775500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      17906334600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       9517427370                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    143006288880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      196423380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 64594361520.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 368680789710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3753308640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   607654934100                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    742.595946                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   6343518250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  27324180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 784617046750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 818284745000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             34063045                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            34063054                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            15532677                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           15532677                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq              69404                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             69404                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             10                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq               131166                       # Transaction distribution (Count)
system.membus.transDist::SwapResp              131166                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     29357637                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     70234974                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                99592611                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    939444352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    259251610                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1198695962                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           49796306                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 49796306    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             49796306                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 818284745000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         65488834000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        77907077000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        61934648323                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
