This project was done during my second year at AUB for EECE 320 - Digital Systems Design.

The project was divided into 2 parts: a Combinational part and a Sequential part.
In each folder, there is a description of what was required.
Both parts were written in VHDL.
