fw1: fw1/DE0_CV_QSYS/DE0_CV_QSYS.bsf
	make -C fw1


fw1/DE0_CV_QSYS/DE0_CV_QSYS.bsf:
	qsys-generate --synthesis=VERILOG -bsf DE0_CV_QSYS.qsys --output-directory=fw1/DE0_CV_QSYS