--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 458396 paths analyzed, 3010 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.310ns.
--------------------------------------------------------------------------------
Slack:                  6.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.271ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.271ns (3.170ns logic, 10.101ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.258ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.258ns (3.170ns logic, 10.088ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.232ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.A2       net (fanout=18)       1.619   instruction[9]
    SLICE_X8Y39.DMUX     Topad                 0.667   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<4>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.232ns (3.142ns logic, 10.090ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.219ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.A2       net (fanout=18)       1.619   instruction[9]
    SLICE_X8Y39.DMUX     Topad                 0.667   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<4>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.219ns (3.142ns logic, 10.077ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  6.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu16/score1_reg/M_regs_q_3 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.162ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu16/score1_reg/M_regs_q_3 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.DQ      Tcko                  0.430   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_3
    SLICE_X14Y19.CX      net (fanout=20)       3.048   M_cpu16_s1[3]
    SLICE_X14Y19.CMUX    Tcxc                  0.192   Sh7571
                                                       Sh7571
    SLICE_X10Y28.D2      net (fanout=2)        1.824   Sh7571
    SLICE_X10Y28.CMUX    Topdc                 0.402   instruction[6]
                                                       Mmux_instruction15_SW0_F
                                                       Mmux_instruction15_SW0
    SLICE_X10Y28.B6      net (fanout=3)        0.176   N38
    SLICE_X10Y28.B       Tilo                  0.235   instruction[6]
                                                       Mmux_instruction15
    SLICE_X8Y39.B1       net (fanout=13)       1.831   instruction[6]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.162ns (2.845ns logic, 10.317ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  6.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu16/score1_reg/M_regs_q_3 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.149ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu16/score1_reg/M_regs_q_3 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.DQ      Tcko                  0.430   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_3
    SLICE_X14Y19.CX      net (fanout=20)       3.048   M_cpu16_s1[3]
    SLICE_X14Y19.CMUX    Tcxc                  0.192   Sh7571
                                                       Sh7571
    SLICE_X10Y28.D2      net (fanout=2)        1.824   Sh7571
    SLICE_X10Y28.CMUX    Topdc                 0.402   instruction[6]
                                                       Mmux_instruction15_SW0_F
                                                       Mmux_instruction15_SW0
    SLICE_X10Y28.B6      net (fanout=3)        0.176   N38
    SLICE_X10Y28.B       Tilo                  0.235   instruction[6]
                                                       Mmux_instruction15
    SLICE_X8Y39.B1       net (fanout=13)       1.831   instruction[6]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.149ns (2.845ns logic, 10.304ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  6.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_13 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.980ns (Levels of Logic = 8)
  Clock Path Skew:      -0.065ns (0.714 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_13 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.BQ      Tcko                  0.430   random/M_random2_num[15]
                                                       random/random2/M_w_q_13
    SLICE_X18Y21.B1      net (fanout=6)        1.487   random/M_random2_num[13]
    SLICE_X18Y21.B       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<47>11
    SLICE_X8Y21.C5       net (fanout=2)        0.858   M_random_out[47]
    SLICE_X8Y21.CMUX     Tilo                  0.430   Sh3791
                                                       Sh3791_G
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (3.151ns logic, 9.829ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.036ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y38.D3       net (fanout=18)       1.455   instruction[9]
    SLICE_X8Y38.COUT     Topcyd                0.312   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<3>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y39.DMUX     Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.036ns (3.107ns logic, 9.929ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  6.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_13 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.967ns (Levels of Logic = 8)
  Clock Path Skew:      -0.065ns (0.714 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_13 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.BQ      Tcko                  0.430   random/M_random2_num[15]
                                                       random/random2/M_w_q_13
    SLICE_X18Y21.B1      net (fanout=6)        1.487   random/M_random2_num[13]
    SLICE_X18Y21.B       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<47>11
    SLICE_X8Y21.C5       net (fanout=2)        0.858   M_random_out[47]
    SLICE_X8Y21.CMUX     Tilo                  0.430   Sh3791
                                                       Sh3791_G
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (3.151ns logic, 9.816ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_13 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.037ns (Levels of Logic = 8)
  Clock Path Skew:      0.006ns (0.714 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_13 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.BQ      Tcko                  0.430   random/M_random1_num[15]
                                                       random/random1/M_w_q_13
    SLICE_X18Y21.A3      net (fanout=6)        1.040   random/M_random1_num[13]
    SLICE_X18Y21.A       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<15>11
    SLICE_X8Y21.D2       net (fanout=2)        1.336   M_random_out[15]
    SLICE_X8Y21.CMUX     Topdc                 0.456   Sh3791
                                                       Sh3791_F
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.037ns (3.177ns logic, 9.860ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  6.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.023ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y38.D3       net (fanout=18)       1.455   instruction[9]
    SLICE_X8Y38.COUT     Topcyd                0.312   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<3>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X8Y39.DMUX     Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (3.107ns logic, 9.916ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_13 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.024ns (Levels of Logic = 8)
  Clock Path Skew:      0.006ns (0.714 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_13 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.BQ      Tcko                  0.430   random/M_random1_num[15]
                                                       random/random1/M_w_q_13
    SLICE_X18Y21.A3      net (fanout=6)        1.040   random/M_random1_num[13]
    SLICE_X18Y21.A       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<15>11
    SLICE_X8Y21.D2       net (fanout=2)        1.336   M_random_out[15]
    SLICE_X8Y21.CMUX     Topdc                 0.456   Sh3791
                                                       Sh3791_F
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.024ns (3.177ns logic, 9.847ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  6.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_13 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.941ns (Levels of Logic = 8)
  Clock Path Skew:      -0.065ns (0.714 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_13 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.BQ      Tcko                  0.430   random/M_random2_num[15]
                                                       random/random2/M_w_q_13
    SLICE_X18Y21.B1      net (fanout=6)        1.487   random/M_random2_num[13]
    SLICE_X18Y21.B       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<47>11
    SLICE_X8Y21.C5       net (fanout=2)        0.858   M_random_out[47]
    SLICE_X8Y21.CMUX     Tilo                  0.430   Sh3791
                                                       Sh3791_G
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.A2       net (fanout=18)       1.619   instruction[9]
    SLICE_X8Y39.DMUX     Topad                 0.667   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<4>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.941ns (3.123ns logic, 9.818ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  6.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_13 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.928ns (Levels of Logic = 8)
  Clock Path Skew:      -0.065ns (0.714 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_13 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.BQ      Tcko                  0.430   random/M_random2_num[15]
                                                       random/random2/M_w_q_13
    SLICE_X18Y21.B1      net (fanout=6)        1.487   random/M_random2_num[13]
    SLICE_X18Y21.B       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<47>11
    SLICE_X8Y21.C5       net (fanout=2)        0.858   M_random_out[47]
    SLICE_X8Y21.CMUX     Tilo                  0.430   Sh3791
                                                       Sh3791_G
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.A2       net (fanout=18)       1.619   instruction[9]
    SLICE_X8Y39.DMUX     Topad                 0.667   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<4>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.928ns (3.123ns logic, 9.805ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_13 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.998ns (Levels of Logic = 8)
  Clock Path Skew:      0.006ns (0.714 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_13 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.BQ      Tcko                  0.430   random/M_random1_num[15]
                                                       random/random1/M_w_q_13
    SLICE_X18Y21.A3      net (fanout=6)        1.040   random/M_random1_num[13]
    SLICE_X18Y21.A       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<15>11
    SLICE_X8Y21.D2       net (fanout=2)        1.336   M_random_out[15]
    SLICE_X8Y21.CMUX     Topdc                 0.456   Sh3791
                                                       Sh3791_F
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.A2       net (fanout=18)       1.619   instruction[9]
    SLICE_X8Y39.DMUX     Topad                 0.667   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<4>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.998ns (3.149ns logic, 9.849ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu16/score1_reg/M_regs_q_3 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.979ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu16/score1_reg/M_regs_q_3 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.DQ      Tcko                  0.430   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_3
    SLICE_X18Y21.CX      net (fanout=20)       3.098   M_cpu16_s1[3]
    SLICE_X18Y21.CMUX    Tcxc                  0.192   M_random_out[47]
                                                       Sh7601
    SLICE_X10Y31.B2      net (fanout=1)        1.930   Sh7601
    SLICE_X10Y31.B       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh7605
    SLICE_X10Y31.A5      net (fanout=3)        0.205   Sh760
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.979ns (2.678ns logic, 10.301ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  6.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.975ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y40.A2       net (fanout=18)       1.863   instruction[9]
    SLICE_X8Y40.CMUX     Topac                 0.633   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_lut<8>
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X9Y40.D5       net (fanout=2)        0.719   cpu16/alu16/M_add_sum[10]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.975ns (3.108ns logic, 9.867ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  6.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_13 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.985ns (Levels of Logic = 8)
  Clock Path Skew:      0.006ns (0.714 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_13 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.BQ      Tcko                  0.430   random/M_random1_num[15]
                                                       random/random1/M_w_q_13
    SLICE_X18Y21.A3      net (fanout=6)        1.040   random/M_random1_num[13]
    SLICE_X18Y21.A       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<15>11
    SLICE_X8Y21.D2       net (fanout=2)        1.336   M_random_out[15]
    SLICE_X8Y21.CMUX     Topdc                 0.456   Sh3791
                                                       Sh3791_F
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.A2       net (fanout=18)       1.619   instruction[9]
    SLICE_X8Y39.DMUX     Topad                 0.667   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<4>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.985ns (3.149ns logic, 9.836ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.967ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.C3       net (fanout=18)       1.485   instruction[9]
    SLICE_X8Y39.DMUX     Topcd                 0.536   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<6>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (3.011ns logic, 9.956ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  6.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu16/score1_reg/M_regs_q_3 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.960ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu16/score1_reg/M_regs_q_3 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.DQ      Tcko                  0.430   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_3
    SLICE_X14Y19.CX      net (fanout=20)       3.048   M_cpu16_s1[3]
    SLICE_X14Y19.CMUX    Tcxc                  0.192   Sh7571
                                                       Sh7571
    SLICE_X10Y28.D2      net (fanout=2)        1.824   Sh7571
    SLICE_X10Y28.CMUX    Topdc                 0.402   instruction[6]
                                                       Mmux_instruction15_SW0_F
                                                       Mmux_instruction15_SW0
    SLICE_X9Y39.D3       net (fanout=3)        1.402   N38
    SLICE_X9Y39.D        Tilo                  0.259   cpu16/M_regs_q_10_0
                                                       cpu16/alu16/add/Madd_sumI_lut<6>_SW2
    SLICE_X8Y39.C2       net (fanout=7)        0.538   cpu16/alu16/add/N125
    SLICE_X8Y39.DMUX     Topcd                 0.536   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<6>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.960ns (2.710ns logic, 10.250ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  6.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_12 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.974ns (Levels of Logic = 8)
  Clock Path Skew:      0.006ns (0.714 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_12 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.430   random/M_random1_num[15]
                                                       random/random1/M_w_q_12
    SLICE_X18Y21.A4      net (fanout=6)        0.977   random/M_random1_num[12]
    SLICE_X18Y21.A       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<15>11
    SLICE_X8Y21.D2       net (fanout=2)        1.336   M_random_out[15]
    SLICE_X8Y21.CMUX     Topdc                 0.456   Sh3791
                                                       Sh3791_F
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.974ns (3.177ns logic, 9.797ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.962ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y40.A2       net (fanout=18)       1.863   instruction[9]
    SLICE_X8Y40.CMUX     Topac                 0.633   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_lut<8>
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X9Y40.D5       net (fanout=2)        0.719   cpu16/alu16/M_add_sum[10]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.962ns (3.108ns logic, 9.854ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  6.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu16/score1_reg/M_regs_q_3 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.966ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu16/score1_reg/M_regs_q_3 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.DQ      Tcko                  0.430   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_3
    SLICE_X18Y21.CX      net (fanout=20)       3.098   M_cpu16_s1[3]
    SLICE_X18Y21.CMUX    Tcxc                  0.192   M_random_out[47]
                                                       Sh7601
    SLICE_X10Y31.B2      net (fanout=1)        1.930   Sh7601
    SLICE_X10Y31.B       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh7605
    SLICE_X10Y31.A5      net (fanout=3)        0.205   Sh760
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.966ns (2.678ns logic, 10.288ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  7.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.954ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.C3       net (fanout=18)       1.485   instruction[9]
    SLICE_X8Y39.DMUX     Topcd                 0.536   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<6>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.954ns (3.011ns logic, 9.943ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  7.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.953ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y40.CMUX     Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X9Y40.D5       net (fanout=2)        0.719   cpu16/alu16/M_add_sum[10]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.953ns (3.237ns logic, 9.716ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  7.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_12 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.961ns (Levels of Logic = 8)
  Clock Path Skew:      0.006ns (0.714 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_12 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.430   random/M_random1_num[15]
                                                       random/random1/M_w_q_12
    SLICE_X18Y21.A4      net (fanout=6)        0.977   random/M_random1_num[12]
    SLICE_X18Y21.A       Tilo                  0.235   M_random_out[47]
                                                       random/Mmux_out<15>11
    SLICE_X8Y21.D2       net (fanout=2)        1.336   M_random_out[15]
    SLICE_X8Y21.CMUX     Topdc                 0.456   Sh3791
                                                       Sh3791_F
                                                       Sh3791
    SLICE_X10Y31.C3      net (fanout=1)        1.866   Sh3791
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.DMUX     Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.961ns (3.177ns logic, 9.784ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  7.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu16/score1_reg/M_regs_q_3 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.940ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu16/score1_reg/M_regs_q_3 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.DQ      Tcko                  0.430   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_3
    SLICE_X18Y21.CX      net (fanout=20)       3.098   M_cpu16_s1[3]
    SLICE_X18Y21.CMUX    Tcxc                  0.192   M_random_out[47]
                                                       Sh7601
    SLICE_X10Y31.B2      net (fanout=1)        1.930   Sh7601
    SLICE_X10Y31.B       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh7605
    SLICE_X10Y31.A5      net (fanout=3)        0.205   Sh760
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.A2       net (fanout=18)       1.619   instruction[9]
    SLICE_X8Y39.DMUX     Topad                 0.667   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<4>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.940ns (2.650ns logic, 10.290ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu16/score1_reg/M_regs_q_3 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.947ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu16/score1_reg/M_regs_q_3 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.DQ      Tcko                  0.430   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_3
    SLICE_X14Y19.CX      net (fanout=20)       3.048   M_cpu16_s1[3]
    SLICE_X14Y19.CMUX    Tcxc                  0.192   Sh7571
                                                       Sh7571
    SLICE_X10Y28.D2      net (fanout=2)        1.824   Sh7571
    SLICE_X10Y28.CMUX    Topdc                 0.402   instruction[6]
                                                       Mmux_instruction15_SW0_F
                                                       Mmux_instruction15_SW0
    SLICE_X9Y39.D3       net (fanout=3)        1.402   N38
    SLICE_X9Y39.D        Tilo                  0.259   cpu16/M_regs_q_10_0
                                                       cpu16/alu16/add/Madd_sumI_lut<6>_SW2
    SLICE_X8Y39.C2       net (fanout=7)        0.538   cpu16/alu16/add/N125
    SLICE_X8Y39.DMUX     Topcd                 0.536   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<6>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X9Y40.D2       net (fanout=2)        1.186   cpu16/alu16/M_add_sum[7]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.947ns (2.710ns logic, 10.237ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  7.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.940ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.B2       net (fanout=18)       1.630   instruction[9]
    SLICE_X8Y39.COUT     Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<5>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y40.CMUX     Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X9Y40.D5       net (fanout=2)        0.719   cpu16/alu16/M_add_sum[10]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X11Y35.AX      net (fanout=2)        0.738   cpu16/M_alu16_result[0]
    SLICE_X11Y35.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.940ns (3.237ns logic, 9.703ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  7.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_11 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.933ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.714 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_11 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.430   random/M_random2_num[11]
                                                       random/random2/M_w_q_11
    SLICE_X12Y29.B2      net (fanout=6)        2.810   random/M_random2_num[11]
    SLICE_X12Y29.B       Tilo                  0.254   M_random_out[43]
                                                       random/Mmux_out<43>11
    SLICE_X12Y31.C2      net (fanout=2)        0.858   M_random_out[43]
    SLICE_X12Y31.CMUX    Tilo                  0.430   M_w_q_27_0
                                                       Sh3793_G
                                                       Sh3793
    SLICE_X10Y31.C4      net (fanout=1)        0.815   Sh3793
    SLICE_X10Y31.C       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Sh3795
    SLICE_X10Y31.A1      net (fanout=3)        0.550   Sh379
    SLICE_X10Y31.A       Tilo                  0.235   cpu16/alu16/Mmux_result325
                                                       Mmux_instruction21
    SLICE_X8Y39.A2       net (fanout=18)       1.619   instruction[9]
    SLICE_X8Y39.COUT     Topcya                0.474   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_lut<4>
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X8Y40.CMUX     Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X9Y40.D5       net (fanout=2)        0.719   cpu16/alu16/M_add_sum[10]
    SLICE_X9Y40.D        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X9Y40.C1       net (fanout=1)        0.959   cpu16/alu16/N64
    SLICE_X9Y40.C        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X9Y40.A2       net (fanout=1)        0.542   cpu16/alu16/Mmux_result324
    SLICE_X9Y40.A        Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X10Y35.AX      net (fanout=2)        0.751   cpu16/M_alu16_result[0]
    SLICE_X10Y35.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.933ns (3.228ns logic, 9.705ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: startCond/M_sync_out/CLK
  Logical resource: startCond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_0/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_4/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_5/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_6/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_7/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_8/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_9/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_10/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_11/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_12/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_13/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_14/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_15/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_16/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_17/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_18/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_19/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_value/CLK
  Logical resource: counter2/M_ctr_q_20/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_value/CLK
  Logical resource: counter2/M_ctr_q_21/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[3]/CLK
  Logical resource: counter1/M_ctr_q_0/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[3]/CLK
  Logical resource: counter1/M_ctr_q_1/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[3]/CLK
  Logical resource: counter1/M_ctr_q_2/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[3]/CLK
  Logical resource: counter1/M_ctr_q_3/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[7]/CLK
  Logical resource: counter1/M_ctr_q_4/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 458396 paths, 0 nets, and 3478 connections

Design statistics:
   Minimum period:  13.310ns{1}   (Maximum frequency:  75.131MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  6 01:22:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



