$date
	Sat Feb 11 11:38:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUTEST $end
$var wire 1 ! zr $end
$var wire 16 " out [15:0] $end
$var wire 1 # ng $end
$var reg 1 $ f $end
$var reg 1 % no $end
$var reg 1 & nx $end
$var reg 1 ' ny $end
$var reg 16 ( x [15:0] $end
$var reg 16 ) y [15:0] $end
$var reg 1 * zx $end
$var reg 1 + zy $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
b10 )
b1 (
0'
0&
0%
1$
0#
b0 "
1!
$end
#10
0!
0#
b1 "
1%
1'
1&
#20
1#
b1111111111111111 "
0%
0'
#30
0!
0#
b1 "
0$
1'
0&
0*
#40
b10 "
0'
0+
1&
1*
#50
1#
b1111111111111110 "
1%
1'
1+
0&
0*
#60
b1111111111111101 "
0'
0+
1&
1*
#70
1#
b1111111111111111 "
1$
1'
1+
0&
0*
#80
b1111111111111110 "
0'
0+
1&
1*
#90
0#
b10 "
1'
1+
0*
#100
b11 "
0+
1*
#110
1!
0#
b0 "
0%
1+
0&
0*
#120
0!
b1 "
0'
0+
1&
1*
#130
b11 "
0&
0*
#140
1#
b1111111111111111 "
1%
1&
#150
0#
b1 "
1'
0&
#160
1!
b0 "
0%
0$
0'
#170
0!
0#
b11 "
1%
1'
1&
#180
