// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 10.0 Build 218 06/27/2010 SJ Web Edition"

// DATE "01/10/2003 09:40:53"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module MC10 (
	RST,
	Clk,
	TAPE_IN,
	button,
	TAPE_OUT,
	SEG_SEL,
	LED,
	HEX_OUT,
	beep,
	R,
	G,
	B,
	HSYNC,
	VSYNC,
	audio,
	ps2_clk,
	ps2_data,
	SDRAM_CLK,
	SDRAM_CKE,
	SDRAM_CSn,
	SDRAM_WREn,
	SDRAM_CASn,
	SDRAM_RASn,
	SDRAM_A,
	SDRAM_BA,
	SDRAM_DQM,
	SDRAM_DQ);
input 	RST;
input 	Clk;
input 	TAPE_IN;
input 	[3:0] button;
output 	TAPE_OUT;
output 	[3:0] SEG_SEL;
output 	[3:0] LED;
output 	[6:0] HEX_OUT;
output 	beep;
output 	R;
output 	G;
output 	B;
output 	HSYNC;
output 	VSYNC;
output 	audio;
input 	ps2_clk;
input 	ps2_data;
output 	SDRAM_CLK;
output 	SDRAM_CKE;
output 	SDRAM_CSn;
output 	SDRAM_WREn;
output 	SDRAM_CASn;
output 	SDRAM_RASn;
output 	[11:0] SDRAM_A;
output 	[1:0] SDRAM_BA;
output 	[1:0] SDRAM_DQM;
inout 	[15:0] SDRAM_DQ;

// Design Ports Information
// TAPE_OUT	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SEG_SEL[0]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEG_SEL[1]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEG_SEL[2]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEG_SEL[3]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[0]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[0]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[1]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[2]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[3]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[4]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[5]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_OUT[6]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// beep	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// G	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HSYNC	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VSYNC	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// audio	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SDRAM_CLK	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_CKE	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_CSn	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_WREn	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_CASn	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_RASn	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[0]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[1]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[2]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[3]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[4]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[5]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[6]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[7]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[8]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[9]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[10]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_A[11]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_BA[0]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_BA[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQM[0]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQM[1]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[1]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[2]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[3]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[4]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[5]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[6]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[7]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[8]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[9]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[10]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[11]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[12]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[13]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[14]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDRAM_DQ[15]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// TAPE_IN	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// Clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[3]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// RST	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[2]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[0]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[1]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ps2_clk	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ps2_data	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TRS80_MC10_v.sdo");
// synopsys translate_on

wire \CPU0|cpu01_inst|state_sequencer01|state.pshb_state~q ;
wire \CPU0|Add0~12_combout ;
wire \CPU0|Add0~18_combout ;
wire \CPU0|Add0~29 ;
wire \CPU0|Add0~30_combout ;
wire \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a7 ;
wire \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a4 ;
wire \CPU0|cpu01_inst|PC01|pc[6]~28_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~10_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~10_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~12_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~10_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~12_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~14_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~12_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~14_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~14_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~18_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~20_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~24_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~26_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~16_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~19 ;
wire \CPU0|cpu01_inst|ALU01|Add4~21 ;
wire \CPU0|cpu01_inst|ALU01|Add4~20_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~23 ;
wire \CPU0|cpu01_inst|ALU01|Add4~22_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~25 ;
wire \CPU0|cpu01_inst|ALU01|Add4~24_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~27 ;
wire \CPU0|cpu01_inst|ALU01|Add4~26_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~29 ;
wire \CPU0|cpu01_inst|ALU01|Add4~28_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~30_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~18_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~20_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~22_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~24_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~26_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~28_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~30_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~22_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~24_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~28_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~30_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[0]~0_combout ;
wire \CPU0|cpu01_inst|EA01|ea[2]~20_combout ;
wire \CPU0|cpu01_inst|EA01|ea[8]~32_combout ;
wire \multiHEX|frame_clk_inst|count[4]~23_combout ;
wire \multiHEX|frame_clk_inst|count[6]~27_combout ;
wire \multiHEX|frame_clk_inst|count[8]~31_combout ;
wire \multiHEX|frame_clk_inst|count[12]~39_combout ;
wire \multiHEX|frame_clk_inst|count[14]~43_combout ;
wire \multiHEX|frame_clk_inst|count[15]~45_combout ;
wire \VDG|active_rows~q ;
wire \VDG|pixel_count[1]~12_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr111~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr111~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr113~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr111~4_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~11_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr114~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr114~2_combout ;
wire \CPU0|cpu01_inst|abm|Selector5~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector5~9_combout ;
wire \CPU0|cpu01_inst|abm|Selector7~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector9~8_combout ;
wire \VDG|E4~0_combout ;
wire \VDG|next_R~0_combout ;
wire \VDG|next_G~0_combout ;
wire \VDG|Mux0~2_combout ;
wire \VDG|Mux0~3_combout ;
wire \CPU0|cpu01_inst|dbo|Selector0~1_combout ;
wire \ROM_E~0_combout ;
wire \CPU0|Equal9~1_combout ;
wire \CPU0|Equal10~8_combout ;
wire \CPU0|Equal10~9_combout ;
wire \CPU0|Equal10~10_combout ;
wire \CPU0|Equal10~11_combout ;
wire \CPU0|Equal10~12_combout ;
wire \CPU0|Equal10~13_combout ;
wire \CPU0|Equal10~14_combout ;
wire \CPU0|Equal10~15_combout ;
wire \CPU0|Equal10~16_combout ;
wire \CPU0|Equal10~17_combout ;
wire \CPU0|Equal10~18_combout ;
wire \CPU0|Equal10~19_combout ;
wire \CPU0|Equal10~20_combout ;
wire \CPU0|Equal10~21_combout ;
wire \CPU0|Equal10~22_combout ;
wire \CPU0|Equal10~23_combout ;
wire \CPU0|Equal10~24_combout ;
wire \CPU0|Equal10~25_combout ;
wire \CPU0|Equal10~26_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector65~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~80_combout ;
wire \CPU0|irq_ocf~3_combout ;
wire \CPU0|irq_ocf~8_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~94_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr45~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector34~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr74~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr74~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector36~0_combout ;
wire \CPU0|data_in~1_combout ;
wire \CPU0|data_in~2_combout ;
wire \CPU0|data_in~3_combout ;
wire \CPU0|data_in~4_combout ;
wire \CPU0|data_in[0]~5_combout ;
wire \CPU0|data_in[0]~6_combout ;
wire \CPU0|data_in[0]~7_combout ;
wire \CPU0|data_in[0]~8_combout ;
wire \CPU0|always1~4_combout ;
wire \CPU0|cpu01_inst|PC01|Equal2~2_combout ;
wire \CPU0|cpu01_inst|PC01|Equal2~3_combout ;
wire \CPU0|cpu01_inst|PC01|Selector0~0_combout ;
wire \CPU0|cpu01_inst|PC01|tempof[15]~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector8~0_combout ;
wire \CPU0|data_in~11_combout ;
wire \CPU0|data_in~12_combout ;
wire \CPU0|data_in~13_combout ;
wire \CPU0|data_in~14_combout ;
wire \CPU0|data_in~15_combout ;
wire \CPU0|data_in~16_combout ;
wire \CPU0|OCF~q ;
wire \CPU0|data_in~20_combout ;
wire \CPU0|cpu01_inst|PC01|Selector10~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector10~1_combout ;
wire \CPU0|TOF~q ;
wire \CPU0|data_in~26_combout ;
wire \CPU0|data_in~27_combout ;
wire \CPU0|data_in~28_combout ;
wire \CPU0|data_in~29_combout ;
wire \CPU0|data_in~30_combout ;
wire \CPU0|data_in~31_combout ;
wire \CPU0|data_in~32_combout ;
wire \CPU0|data_in~33_combout ;
wire \CPU0|cpu01_inst|PC01|Selector11~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector11~1_combout ;
wire \CPU0|cpu01_inst|PC01|tempof[4]~3_combout ;
wire \CPU0|data_in~35_combout ;
wire \CPU0|data_in~36_combout ;
wire \CPU0|data_in~37_combout ;
wire \CPU0|data_in~38_combout ;
wire \CPU0|cpu01_inst|PC01|tempof[3]~4_combout ;
wire \CPU0|data_in~44_combout ;
wire \CPU0|data_in~45_combout ;
wire \CPU0|data_in~46_combout ;
wire \CPU0|data_in~47_combout ;
wire \CPU0|data_in~48_combout ;
wire \CPU0|data_in~49_combout ;
wire \CPU0|cpu01_inst|PC01|tempof[2]~5_combout ;
wire \CPU0|data_in~52_combout ;
wire \CPU0|data_in~53_combout ;
wire \CPU0|data_in~54_combout ;
wire \CPU0|data_in~55_combout ;
wire \CPU0|data_in~56_combout ;
wire \CPU0|data_in~57_combout ;
wire \CPU0|data_in~58_combout ;
wire \CPU0|data_in~59_combout ;
wire \CPU0|data_in~60_combout ;
wire \CPU0|cpu01_inst|PC01|Selector14~0_combout ;
wire \CPU0|data_in~61_combout ;
wire \CPU0|data_in~62_combout ;
wire \CPU0|data_in~63_combout ;
wire \CPU0|data_in~64_combout ;
wire \CPU0|data_in~65_combout ;
wire \CPU0|data_in~66_combout ;
wire \CPU0|data_in~67_combout ;
wire \CPU0|cpu01_inst|PC01|Selector15~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector15~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr10~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr2~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux21~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~8_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr117~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr4~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr12~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr28~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux15~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr111~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector49~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector39~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr22~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr19~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr8~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector49~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr31~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector49~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr0~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector48~3_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector11~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector11~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector13~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector13~1_combout ;
wire \CPU0|cpu01_inst|ALU01|daa_reg~0_combout ;
wire \CPU0|cpu01_inst|ALU01|cc_out~2_combout ;
wire \CPU0|cpu01_inst|ALU01|daa_reg~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~13_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~2_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector15~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal37~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr20~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr37~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector54~16_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr33~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector51~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector51~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector51~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~13_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~7_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~9_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~10_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~11_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~12_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector13~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector13~1_combout ;
wire \CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector10~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector10~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector10~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector10~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector10~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector10~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector9~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector9~1_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~17_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~18_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~19_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~20_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~21_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~22_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~23_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~24_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~25_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~7_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~8_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~7_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~9_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~10_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~11_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~12_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector7~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector11~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector11~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector11~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector11~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector11~4_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~26_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector1~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector1~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector2~2_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector2~3_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector6~0_combout ;
wire \CPU0|cpu01_inst|right_mux01|right[13]~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~27_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~28_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~29_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~30_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~7_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~9_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~10_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~11_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector16~12_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector40~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector40~2_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector15~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector29~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr30~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector28~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector28~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr5~0_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[0]~13_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux22~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux22~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr42~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux0~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr35~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr117~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector60~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector60~2_combout ;
wire \CPU0|cpu01_inst|PC01|Selector2~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector2~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector3~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector3~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector8~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector8~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector9~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector9~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector9~2_combout ;
wire \CPU0|cpu01_inst|EA01|tempind[6]~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector11~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector11~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector11~2_combout ;
wire \CPU0|cpu01_inst|EA01|Selector12~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector12~1_combout ;
wire \CPU0|cpu01_inst|EA01|tempind[4]~3_combout ;
wire \CPU0|cpu01_inst|EA01|tempind[3]~4_combout ;
wire \CPU0|cpu01_inst|EA01|Selector14~0_combout ;
wire \CPU0|cpu01_inst|EA01|tempind[2]~5_combout ;
wire \CPU0|cpu01_inst|EA01|tempind[1]~6_combout ;
wire \CPU0|cpu01_inst|EA01|Equal1~2_combout ;
wire \CPU0|cpu01_inst|EA01|Selector0~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector69~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector1~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector1~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector1~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector1~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector1~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr34~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector33~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector3~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector3~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector3~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector2~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector2~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector2~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector2~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector2~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector4~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector4~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector4~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector4~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector4~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector5~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector5~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector5~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector5~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector5~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector5~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~14_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector44~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector44~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector44~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout ;
wire \CPU0|cpu01_inst|IV_inst|Selector2~0_combout ;
wire \keyboard|keymapper_inst|Selector5~1_combout ;
wire \keyboard|keymapper_inst|Selector0~45_combout ;
wire \keyboard|keymapper_inst|Selector0~46_combout ;
wire \keyboard|keymapper_inst|Selector0~53_combout ;
wire \keyboard|keymapper_inst|Selector0~54_combout ;
wire \keyboard|keymapper_inst|Selector0~55_combout ;
wire \keyboard|keymapper_inst|Selector5~4_combout ;
wire \keyboard|keymapper_inst|Selector2~2_combout ;
wire \keyboard|keymapper_inst|Selector2~3_combout ;
wire \keyboard|keymapper_inst|Selector0~60_combout ;
wire \keyboard|keymapper_inst|Selector0~61_combout ;
wire \keyboard|keymapper_inst|Selector0~63_combout ;
wire \keyboard|keymapper_inst|Selector0~64_combout ;
wire \keyboard|keymapper_inst|Selector0~65_combout ;
wire \keyboard|keymapper_inst|Selector0~66_combout ;
wire \keyboard|keymapper_inst|Selector2~7_combout ;
wire \keyboard|keymapper_inst|Selector0~67_combout ;
wire \keyboard|keymapper_inst|Selector0~68_combout ;
wire \keyboard|keymapper_inst|Selector2~8_combout ;
wire \keyboard|keymapper_inst|Selector0~69_combout ;
wire \keyboard|keymapper_inst|Selector0~70_combout ;
wire \keyboard|keymapper_inst|Selector0~71_combout ;
wire \keyboard|keymapper_inst|Selector0~75_combout ;
wire \keyboard|keymapper_inst|Selector0~76_combout ;
wire \keyboard|keymapper_inst|Selector0~81_combout ;
wire \keyboard|keymapper_inst|Selector0~82_combout ;
wire \keyboard|keymapper_inst|Selector0~83_combout ;
wire \multiHEX|Mux2~0_combout ;
wire \keyboard|keymapper_inst|Selector0~86_combout ;
wire \keyboard|keymapper_inst|Selector1~0_combout ;
wire \keyboard|keymapper_inst|Selector1~3_combout ;
wire \keyboard|keymapper_inst|Selector1~5_combout ;
wire \keyboard|keymapper_inst|Selector1~6_combout ;
wire \keyboard|keymapper_inst|Selector1~7_combout ;
wire \keyboard|keymapper_inst|Selector1~8_combout ;
wire \keyboard|keymapper_inst|Selector1~9_combout ;
wire \keyboard|keymapper_inst|Selector1~10_combout ;
wire \keyboard|keymapper_inst|Selector1~11_combout ;
wire \keyboard|keymapper_inst|Selector1~12_combout ;
wire \keyboard|keymapper_inst|Selector3~0_combout ;
wire \keyboard|keymapper_inst|Selector3~1_combout ;
wire \keyboard|keymapper_inst|Selector3~2_combout ;
wire \keyboard|keymapper_inst|Selector3~3_combout ;
wire \keyboard|keymapper_inst|Selector3~4_combout ;
wire \keyboard|keymapper_inst|Selector3~5_combout ;
wire \keyboard|keymapper_inst|Selector3~6_combout ;
wire \keyboard|keymapper_inst|Selector3~7_combout ;
wire \keyboard|keymapper_inst|Selector3~8_combout ;
wire \keyboard|keymapper_inst|Selector3~9_combout ;
wire \keyboard|keymapper_inst|Selector0~95_combout ;
wire \keyboard|caps_lock~q ;
wire \keyboard|keymapper_inst|Selector7~0_combout ;
wire \keyboard|keymapper_inst|Selector7~1_combout ;
wire \keyboard|keymapper_inst|Selector7~2_combout ;
wire \keyboard|keymapper_inst|Selector7~3_combout ;
wire \keyboard|keymapper_inst|Selector7~4_combout ;
wire \keyboard|keymapper_inst|Selector7~5_combout ;
wire \keyboard|keymapper_inst|Selector7~6_combout ;
wire \keyboard|keymapper_inst|caps~combout ;
wire \keyboard|keymapper_inst|Selector7~7_combout ;
wire \keyboard|keymapper_inst|Selector7~8_combout ;
wire \keyboard|keymapper_inst|Selector7~9_combout ;
wire \keyboard|keymapper_inst|Selector7~10_combout ;
wire \keyboard|keymapper_inst|Selector7~11_combout ;
wire \keyboard|keymapper_inst|Selector7~12_combout ;
wire \keyboard|keymapper_inst|Selector7~13_combout ;
wire \keyboard|keymapper_inst|Selector7~14_combout ;
wire \keyboard|keymapper_inst|Selector7~15_combout ;
wire \keyboard|keymapper_inst|Selector7~16_combout ;
wire \keyboard|keymapper_inst|Selector7~17_combout ;
wire \keyboard|keymapper_inst|Selector7~18_combout ;
wire \keyboard|keymapper_inst|Selector7~19_combout ;
wire \keyboard|keymapper_inst|Selector7~20_combout ;
wire \keyboard|keymapper_inst|Selector7~21_combout ;
wire \keyboard|keymapper_inst|Selector7~22_combout ;
wire \keyboard|keymapper_inst|Selector7~23_combout ;
wire \keyboard|keymapper_inst|Selector7~24_combout ;
wire \keyboard|keymapper_inst|Selector7~25_combout ;
wire \keyboard|keymapper_inst|Selector7~26_combout ;
wire \keyboard|keymapper_inst|Selector6~2_combout ;
wire \keyboard|keymapper_inst|Selector6~4_combout ;
wire \keyboard|keymapper_inst|Selector6~10_combout ;
wire \keyboard|keymapper_inst|Selector6~11_combout ;
wire \keyboard|keymapper_inst|Selector6~16_combout ;
wire \keyboard|keymapper_inst|Selector6~18_combout ;
wire \keyboard|keymapper_inst|Selector6~19_combout ;
wire \keyboard|keymapper_inst|Selector6~20_combout ;
wire \VDG|cell_line[0]~2_combout ;
wire \VDG|Equal16~0_combout ;
wire \VDG|Equal10~0_combout ;
wire \CPU0|cpu01_inst|CC01|Selector0~0_combout ;
wire \CPU0|cpu01_inst|CC01|Selector0~1_combout ;
wire \CPU0|cpu01_inst|dbo|Selector5~3_combout ;
wire \CPU0|counter~0_combout ;
wire \CPU0|counter~6_combout ;
wire \CPU0|counter~15_combout ;
wire \CPU0|cpu01_inst|dbo|Selector4~0_combout ;
wire \CPU0|cpu01_inst|dbo|Selector6~1_combout ;
wire \CPU0|cpu01_inst|dbo|Selector2~3_combout ;
wire \CPU0|cpu01_inst|dbo|Selector3~2_combout ;
wire \CPU0|cpu01_inst|dbo|Selector1~2_combout ;
wire \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0_combout ;
wire \CPU0|REG_RW~0_combout ;
wire \MATRIX|Decoder0~0_combout ;
wire \CPU0|DATA_IN_s[0]~0_combout ;
wire \RAM_E~combout ;
wire \KBD_E~0_combout ;
wire \CPU0|DATA_IN_s[0]~1_combout ;
wire \MATRIX|Equal0~0_combout ;
wire \MATRIX|Equal0~1_combout ;
wire \MATRIX|Equal0~2_combout ;
wire \MATRIX|Equal0~3_combout ;
wire \CPU0|DATA_IN_s[0]~2_combout ;
wire \MATRIX|Equal0~4_combout ;
wire \MATRIX|Equal0~5_combout ;
wire \MATRIX|Equal0~6_combout ;
wire \MATRIX|Equal0~7_combout ;
wire \CPU0|DATA_IN_s[0]~3_combout ;
wire \CPU0|DATA_IN_s[0]~4_combout ;
wire \DATA_IN[0]~0_combout ;
wire \ROM_E~combout ;
wire \KBD_E~combout ;
wire \DATA_IN[7]~1_combout ;
wire \DATA_IN[7]~2_combout ;
wire \CPU0|OCF_reset~q ;
wire \CPU0|always0~0_combout ;
wire \CPU0|OCF~0_combout ;
wire \DATA_IN[6]~3_combout ;
wire \DATA_IN[6]~4_combout ;
wire \CPU0|TOF_reset~q ;
wire \CPU0|always0~1_combout ;
wire \CPU0|TOF~0_combout ;
wire \MATRIX|Decoder0~1_combout ;
wire \DATA_IN[5]~5_combout ;
wire \MATRIX|Decoder0~2_combout ;
wire \DATA_IN[4]~6_combout ;
wire \MATRIX|Decoder0~3_combout ;
wire \DATA_IN[3]~7_combout ;
wire \MATRIX|Decoder0~4_combout ;
wire \DATA_IN[2]~8_combout ;
wire \MATRIX|Decoder0~5_combout ;
wire \DATA_IN[1]~9_combout ;
wire \spec_key~0_combout ;
wire \spec_key~1_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector11~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal33~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal33~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector20~0_combout ;
wire \CPU0|cpu01_inst|CC01|Selector2~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector18~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector18~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector18~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector18~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector18~6_combout ;
wire \CPU0|cpu01_inst|ALU01|WideOr10~0_combout ;
wire \CPU0|cpu01_inst|ALU01|WideOr10~1_combout ;
wire \CPU0|cpu01_inst|ALU01|WideOr10~2_combout ;
wire \CPU0|cpu01_inst|ALU01|WideOr10~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector18~7_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~7_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal5~0_combout ;
wire \CPU0|cpu01_inst|ALU01|WideOr11~0_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~9_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~10_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~11_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~12_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~13_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~14_combout ;
wire \CPU0|cpu01_inst|CC01|Selector1~0_combout ;
wire \CPU0|cpu01_inst|CC01|Selector1~1_combout ;
wire \CPU0|cpu01_inst|ALU01|cc_out~3_combout ;
wire \CPU0|cpu01_inst|ALU01|cc_out~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~31_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~32_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~33_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~34_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~35_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~36_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector21~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~37_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector21~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~24_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~38_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~39_combout ;
wire \CPU0|cpu01_inst|ALU01|cc_out~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~40_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~25_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~41_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector21~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~42_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~43_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector21~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector21~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector21~5_combout ;
wire \CPU0|cpu01_inst|CC01|cc[1]~16_combout ;
wire \keyboard|always1~0_combout ;
wire \keyboard|Selector11~0_combout ;
wire \keyboard|Equal5~0_combout ;
wire \keyboard|caps_lock~0_combout ;
wire \keyboard|caps_lock~1_combout ;
wire \keyboard|scan_code[0]~1_combout ;
wire \VDG|vert_scaler~2_combout ;
wire \VDG|Equal7~2_combout ;
wire \VDG|Equal8~2_combout ;
wire \VDG|next_active_rows~0_combout ;
wire \SDRAM_inst|Selector18~0_combout ;
wire \SDRAM_inst|prev_HSYNC~q ;
wire \SDRAM_inst|A_data_out[0]~0_combout ;
wire \CPU0|OCF_reset~2_combout ;
wire \CPU0|TOF_reset~0_combout ;
wire \VDG|horiz_scaler~2_combout ;
wire \ps2_data_s~q ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~13_combout ;
wire \CPU0|always1~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~14_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector54~17_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector7~2_combout ;
wire \keyboard|keymapper_inst|Selector0~106_combout ;
wire \keyboard|keymapper_inst|Selector6~23_combout ;
wire \CPU0|DDR2[0]~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector18~8_combout ;
wire \CPU0|cpu01_inst|ALU01|cc_out~6_combout ;
wire \CPU0|OCF_reset~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector64~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector64~10_combout ;
wire \keyboard|keymapper_inst|Selector0~108_combout ;
wire \keyboard|keymapper_inst|Selector0~34_combout ;
wire \keyboard|keymapper_inst|Selector0~35_combout ;
wire \keyboard|keymapper_inst|Selector0~110_combout ;
wire \keyboard|keymapper_inst|Selector7~27_combout ;
wire \keyboard|keymapper_inst|Selector7~28_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~8_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~9_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~8_combout ;
wire \multiHEX|frame_clk_inst|count[0]~51_combout ;
wire \SDRAM_DQ[8]~input_o ;
wire \SDRAM_DQ[9]~input_o ;
wire \SDRAM_DQ[10]~input_o ;
wire \SDRAM_DQ[11]~input_o ;
wire \SDRAM_DQ[12]~input_o ;
wire \SDRAM_DQ[13]~input_o ;
wire \SDRAM_DQ[14]~input_o ;
wire \SDRAM_DQ[15]~input_o ;
wire \button[0]~input_o ;
wire \ps2_data~input_o ;
wire \CPU0|PORT_B_IN_s[4]~feeder_combout ;
wire \SDRAM_inst|prev_HSYNC~feeder_combout ;
wire \CPU0|PORT_A_IN_s[0]~feeder_combout ;
wire \CPU0|PORT_A_IN_s[1]~feeder_combout ;
wire \CPU0|DDR1[5]~feeder_combout ;
wire \CPU0|DDR1[2]~feeder_combout ;
wire \SDRAM_inst|A_data_out[6]~feeder_combout ;
wire \SDRAM_inst|A_data_out[7]~feeder_combout ;
wire \button_s[0]~feeder_combout ;
wire \Clk~input_o ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \button[3]~input_o ;
wire \RST~input_o ;
wire \reset~0_combout ;
wire \reset~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~77_combout ;
wire \button[2]~input_o ;
wire \CPU0|hold_s~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ;
wire \CPU0|hold_s~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~70_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state~q ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \CPU0|cpu01_inst|EA01|tempind[5]~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector10~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector12~2_combout ;
wire \CPU0|cpu01_inst|EA01|Selector10~0_combout ;
wire \CPU0|Equal0~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Equal5~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0_combout ;
wire \button[1]~input_o ;
wire \button_s[1]~feeder_combout ;
wire \CPU0|nmi_s~0_combout ;
wire \CPU0|nmi_s~q ;
wire \CPU0|cpu01_inst|nmi_req~0_combout ;
wire \CPU0|cpu01_inst|nmi_req~q ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rti_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state.reset_state~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector60~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr47~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~107_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector47~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector60~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector39~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~99_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~100_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~101_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~102_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~103_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~104_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~105_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr109~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.read16_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~108_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~106_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.muld_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~98_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr109~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector14~1_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector14~2_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector13~0_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector13~1_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector12~0_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector12~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux29~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector40~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector40~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[11]~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr3~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr11~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr39~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~8_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~9_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~72_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~87_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~71_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~86_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~88_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.immediate16_state~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr116~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~89_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.pula_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector65~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector65~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.jsr_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~73_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.jsr1_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector64~9_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~10_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr114~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~11_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr32~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr41~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr26~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector28~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr40~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~9_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr36~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector53~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector50~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector51~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector51~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~109_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.mul_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ;
wire \CPU0|cpu01_inst|right_mux01|right[11]~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector48~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector48~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr18~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector48~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr7~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector48~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector48~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr90~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr61~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr90~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector47~8_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector62~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector47~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector47~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector47~10_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector47~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector2~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~90_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr57~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector29~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector29~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[3]~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector50~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector50~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector50~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ;
wire \CPU0|cpu01_inst|right_mux01|Selector4~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector0~10_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr21~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr27~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~10_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~9_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~11_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Equal4~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr38~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~16_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector15~1_combout ;
wire \CPU0|cpu01_inst|CC01|cc[0]~5_combout ;
wire \CPU0|cpu01_inst|CC01|cc[0]~17_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~1_cout ;
wire \CPU0|cpu01_inst|ALU01|Add2~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~11_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~12_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~13_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector15~1_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector15~2_combout ;
wire \CPU0|cpu01_inst|right_mux01|Selector7~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~9_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~1_cout ;
wire \CPU0|cpu01_inst|ALU01|Add0~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~10_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~14_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~7_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~15_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector15~16_combout ;
wire \CPU0|cpu01_inst|accb_inst|Selector7~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr13~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector30~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~8_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector30~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector30~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr61~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector30~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ;
wire \CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector15~3_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector15~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~3 ;
wire \CPU0|cpu01_inst|ALU01|Add2~5 ;
wire \CPU0|cpu01_inst|ALU01|Add2~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~5_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector13~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector13~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal33~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal34~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector13~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector13~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector13~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector13~6_combout ;
wire \CPU0|cpu01_inst|accb_inst|Selector5~0_combout ;
wire \CPU0|cpu01_inst|right_mux01|Selector5~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~7 ;
wire \CPU0|cpu01_inst|ALU01|Add2~8_combout ;
wire \CPU0|cpu01_inst|accb_inst|Selector6~0_combout ;
wire \CPU0|cpu01_inst|right_mux01|Selector6~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~1 ;
wire \CPU0|cpu01_inst|ALU01|Add4~3 ;
wire \CPU0|cpu01_inst|ALU01|Add4~5 ;
wire \CPU0|cpu01_inst|ALU01|Add4~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~13_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~14_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~15_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr79~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector31~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector32~0_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~76_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector47~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector13~0_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector13~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector31~2_combout ;
wire \CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector14~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector14~2_combout ;
wire \CPU0|cpu01_inst|EA01|ea[0]~17 ;
wire \CPU0|cpu01_inst|EA01|ea[1]~19 ;
wire \CPU0|cpu01_inst|EA01|ea[2]~21 ;
wire \CPU0|cpu01_inst|EA01|ea[3]~22_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector28~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector28~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector28~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector28~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder3~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector28~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr25~0_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[0]~10_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[0]~8_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[0]~11_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[0]~12_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector4~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector4~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector4~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector4~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector4~6_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~91_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder3~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.bsr_state~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.bsr_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~74_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.bsr1_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr110~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector71~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr111~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr112~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~96_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.psha_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~95_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.int_acca_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~93_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.int_accb_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~85_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr112~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr112~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~1_combout ;
wire \CPU0|cpu01_inst|EA01|Equal1~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal37~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal16~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal34~1_combout ;
wire \CPU0|cpu01_inst|ALU01|WideNor0~2_combout ;
wire \CPU0|cpu01_inst|ALU01|carry_in~0_combout ;
wire \CPU0|cpu01_inst|accb_inst|Selector0~0_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector8~0_combout ;
wire \CPU0|cpu01_inst|right_mux01|Selector2~0_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector10~0_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[5]~5_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector10~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector10~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector10~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector10~6_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector10~0_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector10~1_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector9~0_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector9~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector11~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal37~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal37~4_combout ;
wire \CPU0|cpu01_inst|CC01|Selector2~2_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector12~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector12~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector12~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector12~2_combout ;
wire \CPU0|cpu01_inst|CC01|Selector2~5_combout ;
wire \CPU0|cpu01_inst|CC01|Selector2~4_combout ;
wire \CPU0|cpu01_inst|ALU01|daa_reg~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~1 ;
wire \CPU0|cpu01_inst|ALU01|Add5~3 ;
wire \CPU0|cpu01_inst|ALU01|Add5~5 ;
wire \CPU0|cpu01_inst|ALU01|Add5~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector11~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector11~6_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector11~0_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector11~1_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[12]~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector12~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~12_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector2~1_combout ;
wire \CPU0|cpu01_inst|right_mux01|right[9]~6_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector6~2_combout ;
wire \CPU0|cpu01_inst|ALU01|WideNor0~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~7_combout ;
wire \CPU0|cpu01_inst|right_mux01|Selector0~0_combout ;
wire \CPU0|cpu01_inst|accb_inst|Selector3~0_combout ;
wire \CPU0|cpu01_inst|right_mux01|Selector3~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~9 ;
wire \CPU0|cpu01_inst|ALU01|Add2~11 ;
wire \CPU0|cpu01_inst|ALU01|Add2~13 ;
wire \CPU0|cpu01_inst|ALU01|Add2~15 ;
wire \CPU0|cpu01_inst|ALU01|Add2~17 ;
wire \CPU0|cpu01_inst|ALU01|Add2~18_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector7~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~8_combout ;
wire \CPU0|cpu01_inst|right_mux01|right[8]~7_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector7~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~9_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~10_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~11_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector7~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector7~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector7~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector7~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector7~6_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector7~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector7~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~19 ;
wire \CPU0|cpu01_inst|ALU01|Add2~20_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~7 ;
wire \CPU0|cpu01_inst|ALU01|Add4~9 ;
wire \CPU0|cpu01_inst|ALU01|Add4~11 ;
wire \CPU0|cpu01_inst|ALU01|Add4~13 ;
wire \CPU0|cpu01_inst|ALU01|Add4~15 ;
wire \CPU0|cpu01_inst|ALU01|Add4~17 ;
wire \CPU0|cpu01_inst|ALU01|Add4~18_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~13_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~15_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~16_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~7 ;
wire \CPU0|cpu01_inst|ALU01|Add5~9 ;
wire \CPU0|cpu01_inst|ALU01|Add5~11 ;
wire \CPU0|cpu01_inst|ALU01|Add5~13 ;
wire \CPU0|cpu01_inst|ALU01|Add5~15 ;
wire \CPU0|cpu01_inst|ALU01|Add5~16_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~17_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~18_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector6~19_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector6~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~17 ;
wire \CPU0|cpu01_inst|ALU01|Add5~19 ;
wire \CPU0|cpu01_inst|ALU01|Add5~21 ;
wire \CPU0|cpu01_inst|ALU01|Add5~22_combout ;
wire \CPU0|cpu01_inst|right_mux01|right[12]~3_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[2]~2_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector5~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector5~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector5~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~21 ;
wire \CPU0|cpu01_inst|ALU01|Add2~23 ;
wire \CPU0|cpu01_inst|ALU01|Add2~25 ;
wire \CPU0|cpu01_inst|ALU01|Add2~26_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector3~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector3~4_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector3~2_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Equal3~2_combout ;
wire \CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector3~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector3~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector3~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector3~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector3~6_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[13]~5_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector2~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector2~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector2~6_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[14]~6_combout ;
wire \CPU0|cpu01_inst|right_mux01|right[14]~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector1~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector1~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector1~6_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[15]~7_combout ;
wire \CPU0|cpu01_inst|right_mux01|right[15]~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector0~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~27 ;
wire \CPU0|cpu01_inst|ALU01|Add2~29 ;
wire \CPU0|cpu01_inst|ALU01|Add2~31 ;
wire \CPU0|cpu01_inst|ALU01|Add2~32_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector0~4_combout ;
wire \CPU0|cpu01_inst|right_mux01|Selector1~0_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~3 ;
wire \CPU0|cpu01_inst|ALU01|Add0~5 ;
wire \CPU0|cpu01_inst|ALU01|Add0~7 ;
wire \CPU0|cpu01_inst|ALU01|Add0~9 ;
wire \CPU0|cpu01_inst|ALU01|Add0~11 ;
wire \CPU0|cpu01_inst|ALU01|Add0~13 ;
wire \CPU0|cpu01_inst|ALU01|Add0~15 ;
wire \CPU0|cpu01_inst|ALU01|Add0~17 ;
wire \CPU0|cpu01_inst|ALU01|Add0~19 ;
wire \CPU0|cpu01_inst|ALU01|Add0~21 ;
wire \CPU0|cpu01_inst|ALU01|Add0~23 ;
wire \CPU0|cpu01_inst|ALU01|Add0~25 ;
wire \CPU0|cpu01_inst|ALU01|Add0~27 ;
wire \CPU0|cpu01_inst|ALU01|Add0~29 ;
wire \CPU0|cpu01_inst|ALU01|Add0~31 ;
wire \CPU0|cpu01_inst|ALU01|Add0~32_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector0~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector0~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector0~7_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector0~2_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector0~2_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector0~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~23 ;
wire \CPU0|cpu01_inst|ALU01|Add5~25 ;
wire \CPU0|cpu01_inst|ALU01|Add5~27 ;
wire \CPU0|cpu01_inst|ALU01|Add5~28_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector0~8_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector0~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector0~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector0~9_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[7]~7_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector8~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector8~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector8~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~13_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~14_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~15_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~16_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~16_combout ;
wire \CPU0|cpu01_inst|ALU01|Add0~16_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~17_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~18_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~19_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~20_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~21_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~22_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~1_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~6_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector8~23_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector8~0_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|Selector8~1_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[8]~0_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[9]~1_combout ;
wire \CPU0|cpu01_inst|data_fetch_01|md[10]~2_combout ;
wire \CPU0|cpu01_inst|right_mux01|right[10]~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector5~6_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector5~2_combout ;
wire \CPU0|cpu01_inst|EA01|Selector6~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector6~1_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector6~2_combout ;
wire \CPU0|cpu01_inst|EA01|Selector7~0_combout ;
wire \CPU0|cpu01_inst|EA01|ea[5]~27 ;
wire \CPU0|cpu01_inst|EA01|ea[6]~29 ;
wire \CPU0|cpu01_inst|EA01|ea[7]~31 ;
wire \CPU0|cpu01_inst|EA01|ea[8]~33 ;
wire \CPU0|cpu01_inst|EA01|ea[9]~34_combout ;
wire \CPU0|cpu01_inst|EA01|Selector7~1_combout ;
wire \CPU0|cpu01_inst|EA01|ea[9]~35 ;
wire \CPU0|cpu01_inst|EA01|ea[10]~36_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr74~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ;
wire \CPU0|cpu01_inst|PC01|Equal2~4_combout ;
wire \CPU0|cpu01_inst|PC01|Selector6~0_combout ;
wire \CPU0|cpu01_inst|PC01|temppc~1_combout ;
wire \CPU0|cpu01_inst|PC01|Selector6~1_combout ;
wire \CPU0|cpu01_inst|PC01|Selector8~1_combout ;
wire \CPU0|cpu01_inst|PC01|Equal2~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ;
wire \CPU0|cpu01_inst|PC01|Equal2~1_combout ;
wire \CPU0|cpu01_inst|PC01|Selector9~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector9~1_combout ;
wire \CPU0|cpu01_inst|PC01|tempof[6]~1_combout ;
wire \CPU0|cpu01_inst|PC01|tempof[5]~2_combout ;
wire \CPU0|cpu01_inst|PC01|Selector13~0_combout ;
wire \CPU0|cpu01_inst|PC01|tempof[1]~6_combout ;
wire \CPU0|cpu01_inst|PC01|pc[0]~16_combout ;
wire \CPU0|cpu01_inst|PC01|Selector16~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector16~1_combout ;
wire \CPU0|cpu01_inst|PC01|pc[0]~17 ;
wire \CPU0|cpu01_inst|PC01|pc[1]~19 ;
wire \CPU0|cpu01_inst|PC01|pc[2]~20_combout ;
wire \CPU0|cpu01_inst|PC01|Selector14~1_combout ;
wire \CPU0|cpu01_inst|PC01|pc[2]~21 ;
wire \CPU0|cpu01_inst|PC01|pc[3]~22_combout ;
wire \CPU0|cpu01_inst|PC01|Selector13~1_combout ;
wire \CPU0|cpu01_inst|PC01|pc[3]~23 ;
wire \CPU0|cpu01_inst|PC01|pc[4]~25 ;
wire \CPU0|cpu01_inst|PC01|pc[5]~27 ;
wire \CPU0|cpu01_inst|PC01|pc[6]~29 ;
wire \CPU0|cpu01_inst|PC01|pc[7]~31 ;
wire \CPU0|cpu01_inst|PC01|pc[8]~33 ;
wire \CPU0|cpu01_inst|PC01|pc[9]~34_combout ;
wire \CPU0|cpu01_inst|PC01|Selector7~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector7~1_combout ;
wire \CPU0|cpu01_inst|PC01|pc[9]~35 ;
wire \CPU0|cpu01_inst|PC01|pc[10]~36_combout ;
wire \CPU0|cpu01_inst|dbo|Selector5~0_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~4_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~3_combout ;
wire \CPU0|cpu01_inst|dbo|Selector5~1_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~6_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~7_combout ;
wire \CPU0|cpu01_inst|dbo|Selector5~2_combout ;
wire \CPU0|cpu01_inst|dbo|Selector5~4_combout ;
wire \CPU0|ETOI~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr114~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr84~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr84~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr114~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ;
wire \CPU0|always1~3_combout ;
wire \CPU0|ETOI~3_combout ;
wire \CPU0|ETOI~q ;
wire \CPU0|counter~8_combout ;
wire \CPU0|counter~9_combout ;
wire \CPU0|Add0~1 ;
wire \CPU0|Add0~3 ;
wire \CPU0|Add0~4_combout ;
wire \CPU0|counter~2_combout ;
wire \CPU0|Add0~5 ;
wire \CPU0|Add0~6_combout ;
wire \CPU0|counter~3_combout ;
wire \CPU0|Add0~7 ;
wire \CPU0|Add0~9 ;
wire \CPU0|Add0~10_combout ;
wire \CPU0|counter~5_combout ;
wire \CPU0|Add0~11 ;
wire \CPU0|Add0~13 ;
wire \CPU0|Add0~14_combout ;
wire \CPU0|counter~7_combout ;
wire \CPU0|Add0~15 ;
wire \CPU0|Add0~17 ;
wire \CPU0|Add0~19 ;
wire \CPU0|Add0~20_combout ;
wire \CPU0|counter~10_combout ;
wire \CPU0|Equal9~2_combout ;
wire \CPU0|Add0~2_combout ;
wire \CPU0|counter~1_combout ;
wire \CPU0|Equal9~0_combout ;
wire \CPU0|counter~11_combout ;
wire \CPU0|Add0~21 ;
wire \CPU0|Add0~23 ;
wire \CPU0|Add0~25 ;
wire \CPU0|Add0~26_combout ;
wire \CPU0|counter~13_combout ;
wire \CPU0|Add0~27 ;
wire \CPU0|Add0~28_combout ;
wire \CPU0|counter~14_combout ;
wire \CPU0|Add0~24_combout ;
wire \CPU0|counter~12_combout ;
wire \CPU0|Equal9~3_combout ;
wire \CPU0|Equal9~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector71~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector71~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~10_combout ;
wire \CPU0|cpu01_inst|dbo|Selector4~3_combout ;
wire \CPU0|cpu01_inst|dbo|Selector4~2_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector4~2_combout ;
wire \CPU0|cpu01_inst|CC01|cc[3]~6_combout ;
wire \CPU0|cpu01_inst|dbo|Selector4~1_combout ;
wire \CPU0|cpu01_inst|dbo|Selector4~4_combout ;
wire \CPU0|EOCI~0_combout ;
wire \CPU0|EOCI~q ;
wire \CPU0|irq_ocf~10_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector69~0_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[1]~1_combout ;
wire \CPU0|cpu01_inst|dbo|Selector6~3_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~0_combout ;
wire \CPU0|cpu01_inst|PC01|pc[1]~18_combout ;
wire \CPU0|cpu01_inst|dbo|Selector6~0_combout ;
wire \CPU0|cpu01_inst|dbo|Selector6~2_combout ;
wire \CPU0|cpu01_inst|dbo|Selector6~4_combout ;
wire \CPU0|OCRH~2_combout ;
wire \CPU0|Equal8~1_combout ;
wire \CPU0|OCRL[6]~0_combout ;
wire \CPU0|Add0~0_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~8_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~5_combout ;
wire \CPU0|cpu01_inst|PC01|pc[8]~32_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~2_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~12_combout ;
wire \CPU0|OCRH~3_combout ;
wire \CPU0|irq_ocf~0_combout ;
wire \CPU0|irq_ocf~1_combout ;
wire \CPU0|Add0~8_combout ;
wire \CPU0|cpu01_inst|accb_inst|Selector2~0_combout ;
wire \CPU0|cpu01_inst|dbo|Selector2~2_combout ;
wire \CPU0|cpu01_inst|PC01|pc[5]~26_combout ;
wire \CPU0|cpu01_inst|EA01|ea[4]~24_combout ;
wire \CPU0|cpu01_inst|EA01|Selector4~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector5~0_combout ;
wire \CPU0|cpu01_inst|EA01|ea[10]~37 ;
wire \CPU0|cpu01_inst|EA01|ea[11]~38_combout ;
wire \CPU0|cpu01_inst|EA01|Selector5~1_combout ;
wire \CPU0|cpu01_inst|EA01|ea[11]~39 ;
wire \CPU0|cpu01_inst|EA01|ea[12]~40_combout ;
wire \CPU0|cpu01_inst|EA01|Selector4~1_combout ;
wire \CPU0|cpu01_inst|EA01|ea[12]~41 ;
wire \CPU0|cpu01_inst|EA01|ea[13]~42_combout ;
wire \CPU0|cpu01_inst|PC01|Selector3~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector3~1_combout ;
wire \CPU0|cpu01_inst|PC01|Selector4~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector4~1_combout ;
wire \CPU0|cpu01_inst|PC01|pc[10]~37 ;
wire \CPU0|cpu01_inst|PC01|pc[11]~38_combout ;
wire \CPU0|cpu01_inst|PC01|Selector5~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector5~1_combout ;
wire \CPU0|cpu01_inst|PC01|pc[11]~39 ;
wire \CPU0|cpu01_inst|PC01|pc[12]~41 ;
wire \CPU0|cpu01_inst|PC01|pc[13]~42_combout ;
wire \CPU0|cpu01_inst|dbo|Selector2~0_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector2~2_combout ;
wire \CPU0|cpu01_inst|dbo|Selector2~1_combout ;
wire \CPU0|cpu01_inst|dbo|Selector2~4_combout ;
wire \CPU0|OCRH~4_combout ;
wire \CPU0|irq_ocf~2_combout ;
wire \CPU0|irq_ocf~4_combout ;
wire \CPU0|Equal3~0_combout ;
wire \CPU0|Equal7~0_combout ;
wire \CPU0|OCRH[3]~8_combout ;
wire \CPU0|cpu01_inst|dbo|Selector3~1_combout ;
wire \CPU0|cpu01_inst|dbo|Selector3~0_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[4]~4_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~9_combout ;
wire \CPU0|cpu01_inst|dbo|Selector3~3_combout ;
wire \CPU0|cpu01_inst|dbo|Selector3~4_combout ;
wire \CPU0|OCRH~5_combout ;
wire \CPU0|irq_ocf~7_combout ;
wire \CPU0|Add0~22_combout ;
wire \CPU0|irq_ocf~6_combout ;
wire \CPU0|Add0~16_combout ;
wire \CPU0|irq_ocf~5_combout ;
wire \CPU0|irq_ocf~9_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~110_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector54~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector54~19_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal32~1_combout ;
wire \CPU0|cpu01_inst|CC01|Selector3~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Equal32~0_combout ;
wire \CPU0|cpu01_inst|CC01|Selector3~0_combout ;
wire \CPU0|cpu01_inst|CC01|Selector3~1_combout ;
wire \CPU0|cpu01_inst|CC01|Selector3~3_combout ;
wire \CPU0|cpu01_inst|CC01|Selector3~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector67~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector67~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~75_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.int_pch_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~82_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~81_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~83_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~84_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr111~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector33~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector33~1_combout ;
wire \CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector9~0_combout ;
wire \CPU0|cpu01_inst|acca_inst|acca[6]~6_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector9~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector9~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector9~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Add5~10_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector9~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Add4~12_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector9~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Add2~14_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector9~4_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector9~5_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector9~6_combout ;
wire \CPU0|cpu01_inst|accb_inst|Selector1~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector10~2_combout ;
wire \CPU0|cpu01_inst|EA01|Selector10~3_combout ;
wire \CPU0|cpu01_inst|EA01|Selector10~4_combout ;
wire \CPU0|cpu01_inst|EA01|ea[6]~28_combout ;
wire \CPU0|cpu01_inst|abm|Selector9~9_combout ;
wire \CPU0|Equal0~0_combout ;
wire \CPU0|cpu01_inst|PC01|pc[12]~40_combout ;
wire \CPU0|cpu01_inst|abm|Selector3~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector3~9_combout ;
wire \CPU0|cpu01_inst|abm|Selector2~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector2~9_combout ;
wire \CPU0|cpu01_inst|EA01|WideNor1~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector2~1_combout ;
wire \CPU0|cpu01_inst|EA01|ea[13]~43 ;
wire \CPU0|cpu01_inst|EA01|ea[14]~44_combout ;
wire \CPU0|cpu01_inst|PC01|Selector2~1_combout ;
wire \CPU0|cpu01_inst|PC01|pc[13]~43 ;
wire \CPU0|cpu01_inst|PC01|pc[14]~44_combout ;
wire \CPU0|cpu01_inst|abm|Selector1~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector1~9_combout ;
wire \RAM_W~0_combout ;
wire \CPU0|cpu01_inst|abm|Selector6~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector6~9_combout ;
wire \CPU0|cpu01_inst|abm|Selector7~9_combout ;
wire \CPU0|cpu01_inst|abm|Selector4~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector4~9_combout ;
wire \CPU0|always1~2_combout ;
wire \CPU0|Equal0~1_combout ;
wire \CPU0|Equal8~0_combout ;
wire \CPU0|Equal4~0_combout ;
wire \CPU0|cpu01_inst|dbo|Selector0~2_combout ;
wire \CPU0|cpu01_inst|dbo|Selector0~3_combout ;
wire \CPU0|cpu01_inst|PC01|pc[7]~30_combout ;
wire \CPU0|cpu01_inst|dbo|Selector0~0_combout ;
wire \CPU0|cpu01_inst|dbo|Selector0~4_combout ;
wire \CPU0|OCRH~6_combout ;
wire \CPU0|data_in~17_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|Selector0~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~92_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.pulb_state~q ;
wire \CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ;
wire \CPU0|cpu01_inst|accb_inst|Selector4~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector13~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector13~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector13~2_combout ;
wire \CPU0|cpu01_inst|EA01|ea[3]~23 ;
wire \CPU0|cpu01_inst|EA01|ea[4]~25 ;
wire \CPU0|cpu01_inst|EA01|ea[5]~26_combout ;
wire \CPU0|cpu01_inst|abm|Selector10~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector10~9_combout ;
wire \CPU0|cpu01_inst|dbo|Selector6~5_combout ;
wire \CPU0|cpu01_inst|dbo|Selector5~5_combout ;
wire \CPU0|cpu01_inst|dbo|Selector4~5_combout ;
wire \CPU0|cpu01_inst|dbo|Selector3~5_combout ;
wire \CPU0|cpu01_inst|dbo|Selector2~5_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector1~2_combout ;
wire \CPU0|cpu01_inst|dbo|Selector1~1_combout ;
wire \CPU0|cpu01_inst|dbo|Selector1~3_combout ;
wire \CPU0|cpu01_inst|dbo|Selector1~0_combout ;
wire \CPU0|cpu01_inst|dbo|Selector1~4_combout ;
wire \CPU0|cpu01_inst|dbo|Selector1~5_combout ;
wire \CPU0|cpu01_inst|dbo|Selector0~5_combout ;
wire \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a5 ;
wire \CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|Selector2~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector62~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector62~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux21~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux21~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector56~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr79~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout ;
wire \CPU0|cpu01_inst|EA01|Equal1~0_combout ;
wire \CPU0|cpu01_inst|EA01|tempind[7]~0_combout ;
wire \CPU0|cpu01_inst|EA01|ea[7]~30_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~8_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~9_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr29~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr24~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr109~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ;
wire \CPU0|cpu01_inst|CC01|cc[2]~15_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux0~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux0~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux0~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux0~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux0~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder3~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector66~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.branch_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ;
wire \CPU0|cpu01_inst|PC01|temppc~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector12~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector12~1_combout ;
wire \CPU0|cpu01_inst|PC01|pc[4]~24_combout ;
wire \CPU0|cpu01_inst|abm|Selector11~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector11~9_combout ;
wire \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a2 ;
wire \CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|Selector5~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector61~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector61~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector61~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.write8_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ;
wire \CPU0|cpu01_inst|IV_inst|Selector0~0_combout ;
wire \CPU0|cpu01_inst|abm|Selector12~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector12~9_combout ;
wire \CPU0|cpu01_inst|abm|Selector12~combout ;
wire \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \CPU0|OLVL~q ;
wire \CPU0|data_in[0]~0_combout ;
wire \CPU0|data_in[0]~9_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|Selector7~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Equal4~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector68~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector68~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ;
wire \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1_combout ;
wire \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~2_combout ;
wire \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ;
wire \CPU0|cpu01_inst|state_sequencer01|always0~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector43~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout ;
wire \CPU0|cpu01_inst|IV_inst|Selector1~0_combout ;
wire \CPU0|cpu01_inst|abm|Selector13~0_combout ;
wire \CPU0|cpu01_inst|abm|Selector13~combout ;
wire \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a3 ;
wire \CPU0|data_in~50_combout ;
wire \CPU0|data_in~43_combout ;
wire \CPU0|data_in~51_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|Selector4~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~9_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Mux21~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector49~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector49~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector49~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector49~7_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector15~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector14~0_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector14~1_combout ;
wire \CPU0|cpu01_inst|left_mux01|Selector14~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~2_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~3_combout ;
wire \CPU0|cpu01_inst|ALU01|Selector14~9_combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector14~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector15~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector15~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector15~2_combout ;
wire \CPU0|cpu01_inst|EA01|ea[1]~18_combout ;
wire \CPU0|cpu01_inst|abm|Selector14~0_combout ;
wire \CPU0|cpu01_inst|abm|Selector14~combout ;
wire \CPU0|Equal1~0_combout ;
wire \CPU0|Equal5~0_combout ;
wire \CPU0|Equal0~3_combout ;
wire \CPU0|Equal2~1_combout ;
wire \CPU0|PORT_A_OUT[0]~2_combout ;
wire \CPU0|DDR1[6]~feeder_combout ;
wire \CPU0|DDR1[0]~2_combout ;
wire \CPU0|data_in~19_combout ;
wire \CPU0|Equal3~1_combout ;
wire \CPU0|Equal1~1_combout ;
wire \CPU0|data_in~10_combout ;
wire \CPU0|data_in~21_combout ;
wire \CPU0|data_in~22_combout ;
wire \CPU0|Equal2~0_combout ;
wire \CPU0|Equal6~0_combout ;
wire \CPU0|data_in~23_combout ;
wire \CPU0|data_in~24_combout ;
wire \CPU0|OCRH~7_combout ;
wire \CPU0|data_in~18_combout ;
wire \CPU0|data_in~25_combout ;
wire \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a6 ;
wire \CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|Selector1~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr46~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~97_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ;
wire \CPU0|cpu01_inst|XREG_inst|Selector15~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector16~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector16~1_combout ;
wire \CPU0|cpu01_inst|EA01|Selector16~2_combout ;
wire \CPU0|cpu01_inst|EA01|ea[0]~16_combout ;
wire \CPU0|cpu01_inst|abm|Selector15~9_combout ;
wire \CPU0|cpu01_inst|abm|Selector15~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector15~10_combout ;
wire \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a1 ;
wire \CPU0|IEDG~q ;
wire \CPU0|data_in~68_combout ;
wire \CPU0|data_in~69_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|Selector6~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state~79_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|state~78_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr113~1_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr116~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr116~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ;
wire \CPU0|cpu01_inst|abm|Equal4~0_combout ;
wire \CPU0|cpu01_inst|abm|Selector8~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector8~9_combout ;
wire \CPU0|always1~5_combout ;
wire \CPU0|EICI~q ;
wire \CPU0|data_in~34_combout ;
wire \CPU0|counter~4_combout ;
wire \CPU0|data_in~39_combout ;
wire \CPU0|data_in~40_combout ;
wire \CPU0|data_in~41_combout ;
wire \CPU0|data_in~42_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ;
wire \CPU0|cpu01_inst|opcode_fetch_01|Selector3~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~6_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr114~5_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr117~2_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector59~7_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|Decoder4~4_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|Selector70~0_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr111~3_combout ;
wire \CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~13_combout ;
wire \CPU0|cpu01_inst|dbo|Selector7~14_combout ;
wire \SDRAM_inst|A_address_hold[0]~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector1~0_combout ;
wire \CPU0|cpu01_inst|EA01|Selector1~1_combout ;
wire \CPU0|cpu01_inst|EA01|ea[14]~45 ;
wire \CPU0|cpu01_inst|EA01|ea[15]~46_combout ;
wire \CPU0|cpu01_inst|PC01|Selector1~0_combout ;
wire \CPU0|cpu01_inst|PC01|Selector1~1_combout ;
wire \CPU0|cpu01_inst|PC01|pc[14]~45 ;
wire \CPU0|cpu01_inst|PC01|pc[15]~46_combout ;
wire \CPU0|cpu01_inst|abm|Selector0~8_combout ;
wire \CPU0|cpu01_inst|abm|Selector0~9_combout ;
wire \RAM_W~1_combout ;
wire \SDRAM_inst|gate_out~0_combout ;
wire \SDRAM_inst|gate_out~q ;
wire \CPU0|PORT_B_OUT[0]~feeder_combout ;
wire \CPU0|PORT_B_OUT[0]~2_combout ;
wire \multiHEX|frame_clk_inst|count[1]~17_combout ;
wire \multiHEX|frame_clk_inst|count[1]~18 ;
wire \multiHEX|frame_clk_inst|count[2]~19_combout ;
wire \multiHEX|frame_clk_inst|count[2]~20 ;
wire \multiHEX|frame_clk_inst|count[3]~21_combout ;
wire \multiHEX|frame_clk_inst|count[3]~22 ;
wire \multiHEX|frame_clk_inst|count[4]~24 ;
wire \multiHEX|frame_clk_inst|count[5]~25_combout ;
wire \multiHEX|frame_clk_inst|count[5]~26 ;
wire \multiHEX|frame_clk_inst|count[6]~28 ;
wire \multiHEX|frame_clk_inst|count[7]~29_combout ;
wire \multiHEX|frame_clk_inst|count[7]~30 ;
wire \multiHEX|frame_clk_inst|count[8]~32 ;
wire \multiHEX|frame_clk_inst|count[9]~33_combout ;
wire \multiHEX|frame_clk_inst|count[9]~34 ;
wire \multiHEX|frame_clk_inst|count[10]~35_combout ;
wire \multiHEX|frame_clk_inst|count[10]~36 ;
wire \multiHEX|frame_clk_inst|count[11]~37_combout ;
wire \multiHEX|frame_clk_inst|count[11]~38 ;
wire \multiHEX|frame_clk_inst|count[12]~40 ;
wire \multiHEX|frame_clk_inst|count[13]~41_combout ;
wire \multiHEX|frame_clk_inst|count[13]~42 ;
wire \multiHEX|frame_clk_inst|count[14]~44 ;
wire \multiHEX|frame_clk_inst|count[15]~46 ;
wire \multiHEX|frame_clk_inst|count[16]~47_combout ;
wire \multiHEX|frame_clk_inst|count[16]~48 ;
wire \multiHEX|frame_clk_inst|count[17]~49_combout ;
wire \multiHEX|Decoder0~0_combout ;
wire \multiHEX|Decoder0~1_combout ;
wire \multiHEX|Decoder0~2_combout ;
wire \multiHEX|Decoder0~3_combout ;
wire \TAPE_IN~input_o ;
wire \TAPE_S~feeder_combout ;
wire \TAPE_S~q ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~0_combout ;
wire \ps2_clk~input_o ;
wire \ps2_clk_s~feeder_combout ;
wire \ps2_clk_s~q ;
wire \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0_combout ;
wire \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~10_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~2_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|ready~0_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|ready~q ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~11_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~3_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~4_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~7_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~9_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~8_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~5_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|frame~6_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0_combout ;
wire \keyboard|Equal0~0_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2_combout ;
wire \keyboard|Equal0~1_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8_combout ;
wire \keyboard|Selector1~0_combout ;
wire \keyboard|state.read_second~q ;
wire \keyboard|state~13_combout ;
wire \keyboard|state.process_second~q ;
wire \keyboard|Selector2~0_combout ;
wire \keyboard|Selector2~1_combout ;
wire \keyboard|state.read_third~q ;
wire \keyboard|state~12_combout ;
wire \keyboard|state.process_third~q ;
wire \keyboard|state~16_combout ;
wire \keyboard|state~15_combout ;
wire \keyboard|state~17_combout ;
wire \keyboard|state.read_first~q ;
wire \keyboard|state~14_combout ;
wire \keyboard|state.process_first~q ;
wire \keyboard|Selector6~0_combout ;
wire \keyboard|special_make~0_combout ;
wire \keyboard|special_make~q ;
wire \keyboard|scan_code[0]~0_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6_combout ;
wire \keyboard|Selector5~0_combout ;
wire \keyboard|keymapper_inst|Selector0~84_combout ;
wire \keyboard|Selector3~0_combout ;
wire \keyboard|keymapper_inst|Selector0~85_combout ;
wire \keyboard|Selector4~0_combout ;
wire \keyboard|keymapper_inst|Selector0~56_combout ;
wire \keyboard|keymapper_inst|Selector0~87_combout ;
wire \keyboard|keymapper_inst|Selector1~1_combout ;
wire \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4_combout ;
wire \keyboard|keymapper_inst|Selector1~2_combout ;
wire \keyboard|keymapper_inst|Selector1~4_combout ;
wire \keyboard|keymapper_inst|Selector1~13_combout ;
wire \keyboard|keymapper_inst|Selector0~77_combout ;
wire \keyboard|keymapper_inst|Selector4~2_combout ;
wire \keyboard|keymapper_inst|Selector0~79_combout ;
wire \keyboard|keymapper_inst|Selector0~78_combout ;
wire \keyboard|keymapper_inst|Selector0~80_combout ;
wire \keyboard|keymapper_inst|Selector4~3_combout ;
wire \keyboard|keymapper_inst|Selector0~72_combout ;
wire \keyboard|keymapper_inst|Selector0~73_combout ;
wire \keyboard|keymapper_inst|Selector0~74_combout ;
wire \keyboard|keymapper_inst|Selector0~57_combout ;
wire \keyboard|keymapper_inst|Selector0~104_combout ;
wire \keyboard|keymapper_inst|Selector4~0_combout ;
wire \keyboard|keymapper_inst|Selector0~105_combout ;
wire \keyboard|keymapper_inst|Selector4~1_combout ;
wire \keyboard|keymapper_inst|Selector4~4_combout ;
wire \keyboard|keymapper_inst|Selector4~5_combout ;
wire \multiHEX|Mux2~1_combout ;
wire \keyboard|Equal6~0_combout ;
wire \keyboard|Equal5~1_combout ;
wire \keyboard|Selector12~0_combout ;
wire \keyboard|control_key~q ;
wire \keyboard|keymapper_inst|control_out~0_combout ;
wire \keyboard|keymapper_inst|Selector6~8_combout ;
wire \keyboard|keymapper_inst|Selector6~5_combout ;
wire \keyboard|keymapper_inst|Selector6~6_combout ;
wire \keyboard|keymapper_inst|Selector6~7_combout ;
wire \keyboard|keymapper_inst|Selector6~9_combout ;
wire \keyboard|Equal6~1_combout ;
wire \keyboard|Selector13~0_combout ;
wire \keyboard|alt_key~q ;
wire \keyboard|keymapper_inst|Selector6~3_combout ;
wire \keyboard|keymapper_inst|Selector6~12_combout ;
wire \keyboard|keymapper_inst|Selector6~13_combout ;
wire \keyboard|keymapper_inst|Selector6~14_combout ;
wire \keyboard|keymapper_inst|Selector6~15_combout ;
wire \keyboard|keymapper_inst|Selector6~17_combout ;
wire \keyboard|keymapper_inst|Selector6~21_combout ;
wire \keyboard|keymapper_inst|Selector6~22_combout ;
wire \multiHEX|Mux0~0_combout ;
wire \multiHEX|Mux0~1_combout ;
wire \keyboard|keymapper_inst|Selector0~41_combout ;
wire \keyboard|keymapper_inst|Selector0~42_combout ;
wire \keyboard|keymapper_inst|Selector0~111_combout ;
wire \keyboard|keymapper_inst|Selector3~11_combout ;
wire \keyboard|Selector11~1_combout ;
wire \keyboard|shift_key~0_combout ;
wire \keyboard|shift_key~q ;
wire \keyboard|keymapper_inst|Selector0~88_combout ;
wire \keyboard|keymapper_inst|Selector5~6_combout ;
wire \keyboard|keymapper_inst|Selector0~52_combout ;
wire \keyboard|keymapper_inst|Selector0~89_combout ;
wire \keyboard|keymapper_inst|Selector3~10_combout ;
wire \keyboard|keymapper_inst|Selector3~12_combout ;
wire \multiHEX|Mux1~0_combout ;
wire \keyboard|keymapper_inst|Selector0~62_combout ;
wire \keyboard|keymapper_inst|Selector0~90_combout ;
wire \keyboard|keymapper_inst|Selector0~91_combout ;
wire \keyboard|keymapper_inst|Selector0~92_combout ;
wire \keyboard|keymapper_inst|Selector0~93_combout ;
wire \keyboard|keymapper_inst|Selector0~112_combout ;
wire \keyboard|keymapper_inst|Selector0~113_combout ;
wire \keyboard|keymapper_inst|Selector0~22_combout ;
wire \keyboard|keymapper_inst|Selector0~109_combout ;
wire \keyboard|keymapper_inst|Selector0~94_combout ;
wire \keyboard|keymapper_inst|Selector0~107_combout ;
wire \keyboard|keymapper_inst|Selector0~96_combout ;
wire \keyboard|keymapper_inst|Selector0~97_combout ;
wire \keyboard|keymapper_inst|Selector0~98_combout ;
wire \keyboard|keymapper_inst|Selector0~100_combout ;
wire \keyboard|keymapper_inst|Selector0~49_combout ;
wire \keyboard|keymapper_inst|Selector0~99_combout ;
wire \keyboard|keymapper_inst|Selector0~101_combout ;
wire \keyboard|keymapper_inst|Selector0~102_combout ;
wire \keyboard|keymapper_inst|Selector0~103_combout ;
wire \multiHEX|Mux1~1_combout ;
wire \multiHEX|hex_inst_0|WideOr6~0_combout ;
wire \multiHEX|hex_inst_0|WideOr5~0_combout ;
wire \keyboard|keymapper_inst|Selector0~51_combout ;
wire \keyboard|keymapper_inst|Selector5~7_combout ;
wire \keyboard|keymapper_inst|Selector0~58_combout ;
wire \keyboard|keymapper_inst|Selector5~8_combout ;
wire \keyboard|keymapper_inst|Selector5~0_combout ;
wire \keyboard|keymapper_inst|Selector5~2_combout ;
wire \keyboard|keymapper_inst|Selector0~47_combout ;
wire \keyboard|keymapper_inst|Selector0~48_combout ;
wire \keyboard|keymapper_inst|Selector0~50_combout ;
wire \keyboard|keymapper_inst|Selector5~3_combout ;
wire \keyboard|keymapper_inst|Selector5~5_combout ;
wire \multiHEX|Mux3~0_combout ;
wire \keyboard|keymapper_inst|Selector2~1_combout ;
wire \keyboard|keymapper_inst|Selector2~0_combout ;
wire \keyboard|keymapper_inst|Selector2~4_combout ;
wire \keyboard|keymapper_inst|Selector0~59_combout ;
wire \keyboard|keymapper_inst|Selector2~5_combout ;
wire \keyboard|keymapper_inst|Selector2~6_combout ;
wire \keyboard|keymapper_inst|Selector2~9_combout ;
wire \multiHEX|Mux3~1_combout ;
wire \multiHEX|hex_inst_0|WideOr4~0_combout ;
wire \multiHEX|hex_inst_0|WideOr3~0_combout ;
wire \multiHEX|hex_inst_0|WideOr2~0_combout ;
wire \multiHEX|hex_inst_0|WideOr1~0_combout ;
wire \multiHEX|hex_inst_0|WideOr0~0_combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \SDRAM_DQ[2]~input_o ;
wire \SDRAM_inst|B_data_out[2]~feeder_combout ;
wire \SDRAM_inst|state.S_activate_A_NOP~q ;
wire \SDRAM_inst|state~29_combout ;
wire \VDG|DD_s[2]~feeder_combout ;
wire \VDG|horiz_scaler~0_combout ;
wire \VDG|horiz_scaler~1_combout ;
wire \VDG|col_count[0]~10 ;
wire \VDG|col_count[1]~11_combout ;
wire \reset~_wirecell_combout ;
wire \VDG|pixel_count[0]~10_combout ;
wire \VDG|pixel_count[2]~20_combout ;
wire \VDG|pixel_count[0]~11 ;
wire \VDG|pixel_count[1]~13 ;
wire \VDG|pixel_count[2]~14_combout ;
wire \VDG|pixel_count[2]~15 ;
wire \VDG|pixel_count[3]~16_combout ;
wire \VDG|pixel_count[3]~17 ;
wire \VDG|pixel_count[4]~18_combout ;
wire \VDG|pixel_count[4]~19 ;
wire \VDG|pixel_count[5]~21_combout ;
wire \VDG|pixel_count[5]~22 ;
wire \VDG|pixel_count[6]~24 ;
wire \VDG|pixel_count[7]~25_combout ;
wire \VDG|pixel_count[7]~26 ;
wire \VDG|pixel_count[8]~27_combout ;
wire \VDG|pixel_count[6]~23_combout ;
wire \VDG|always1~4_combout ;
wire \VDG|Equal10~1_combout ;
wire \VDG|Equal10~2_combout ;
wire \VDG|next_active_area~0_combout ;
wire \VDG|next_active_area~1_combout ;
wire \VDG|active_area~q ;
wire \VDG|col_count[1]~8_combout ;
wire \VDG|col_count[1]~15_combout ;
wire \VDG|col_count[1]~12 ;
wire \VDG|col_count[2]~13_combout ;
wire \VDG|col_count[0]~9_combout ;
wire \VDG|DD_s[6]~0_combout ;
wire \VDG|DD_s[6]~1_combout ;
wire \SDRAM_DQ[6]~input_o ;
wire \SDRAM_inst|B_data_out[6]~feeder_combout ;
wire \VDG|INV_s~q ;
wire \VDG|Mux2~0_combout ;
wire \SDRAM_DQ[0]~input_o ;
wire \SDRAM_DQ[4]~input_o ;
wire \SDRAM_inst|B_data_out[4]~feeder_combout ;
wire \VDG|Mux2~1_combout ;
wire \VDG|horiz_advance~0_combout ;
wire \VDG|active_area_s~q ;
wire \VDG_control[3]~feeder_combout ;
wire \ROM_E~1_combout ;
wire \VDG_E~0_combout ;
wire \VDG_E~1_combout ;
wire \VDG|AG_s~q ;
wire \VDG|next_R~1_combout ;
wire \VDG|R~q ;
wire \SDRAM_DQ[1]~input_o ;
wire \SDRAM_inst|B_data_out[1]~feeder_combout ;
wire \SDRAM_DQ[5]~input_o ;
wire \SDRAM_inst|B_data_out[5]~feeder_combout ;
wire \SDRAM_DQ[7]~input_o ;
wire \SDRAM_inst|B_data_out[7]~feeder_combout ;
wire \VDG|SA_s~q ;
wire \SDRAM_DQ[3]~input_o ;
wire \SDRAM_inst|B_data_out[3]~feeder_combout ;
wire \VDG|Mux1~0_combout ;
wire \VDG|Mux1~1_combout ;
wire \VDG|cell_line~6_combout ;
wire \VDG|col_count[2]~14 ;
wire \VDG|col_count[3]~16_combout ;
wire \~GND~combout ;
wire \VDG|col_count[3]~17 ;
wire \VDG|col_count[4]~18_combout ;
wire \VDG|col_count[4]~19 ;
wire \VDG|col_count[5]~20_combout ;
wire \VDG|col_count[5]~21 ;
wire \VDG|col_count[6]~22_combout ;
wire \VDG|Equal12~0_combout ;
wire \VDG|Equal12~1_combout ;
wire \VDG|vert_scaler~5_combout ;
wire \VDG|vert_scaler[1]~3_combout ;
wire \VDG|vert_scaler~4_combout ;
wire \VDG|cell_line[0]~1_combout ;
wire \VDG|cell_line[0]~3_combout ;
wire \VDG|cell_line~4_combout ;
wire \VDG|Add7~0_combout ;
wire \VDG|cell_line~5_combout ;
wire \VDG|cell_line~0_combout ;
wire \VDG|Mux0~0_combout ;
wire \VDG|Mux0~1_combout ;
wire \VDG|next_G~1_combout ;
wire \VDG|H4~combout ;
wire \VDG|E4~1_combout ;
wire \VDG|next_G~2_combout ;
wire \VDG|next_G~3_combout ;
wire \VDG|G~q ;
wire \VDG|next_B~2_combout ;
wire \VDG|next_B~1_combout ;
wire \VDG|next_B~0_combout ;
wire \VDG|next_B~3_combout ;
wire \VDG|B~q ;
wire \VDG|always1~0_combout ;
wire \VDG|pixel_count[8]~28 ;
wire \VDG|pixel_count[9]~29_combout ;
wire \VDG|always1~1_combout ;
wire \VDG|HSYNC~q ;
wire \VDG|line_count[0]~10_combout ;
wire \VDG|line_count[1]~13 ;
wire \VDG|line_count[2]~14_combout ;
wire \VDG|line_count[2]~15 ;
wire \VDG|line_count[3]~17 ;
wire \VDG|line_count[4]~19_combout ;
wire \VDG|Equal7~0_combout ;
wire \VDG|line_count[4]~20 ;
wire \VDG|line_count[5]~22 ;
wire \VDG|line_count[6]~24 ;
wire \VDG|line_count[7]~25_combout ;
wire \VDG|line_count[7]~26 ;
wire \VDG|line_count[8]~27_combout ;
wire \VDG|line_count[6]~23_combout ;
wire \VDG|Equal7~1_combout ;
wire \VDG|line_count[3]~16_combout ;
wire \VDG|line_count[8]~28 ;
wire \VDG|line_count[9]~29_combout ;
wire \VDG|Equal4~0_combout ;
wire \VDG|line_count[2]~18_combout ;
wire \VDG|line_count[0]~11 ;
wire \VDG|line_count[1]~12_combout ;
wire \VDG|always1~2_combout ;
wire \VDG|line_count[5]~21_combout ;
wire \VDG|Equal8~0_combout ;
wire \VDG|Equal8~1_combout ;
wire \VDG|always1~3_combout ;
wire \VDG|VSYNC~q ;
wire \VDG_control[5]~feeder_combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_outclk ;
wire \SDRAM_inst|state.S_write_A~q ;
wire \SDRAM_inst|state~35_combout ;
wire \SDRAM_inst|state.S_write_NOP~q ;
wire \SDRAM_inst|Selector18~1_combout ;
wire \SDRAM_inst|state~42_combout ;
wire \SDRAM_inst|state.S_refresh_NOP_11~q ;
wire \SDRAM_inst|state~43_combout ;
wire \SDRAM_inst|state.S_refresh_NOP_12~q ;
wire \SDRAM_inst|state~40_combout ;
wire \SDRAM_inst|state.S_refresh_NOP_13~q ;
wire \SDRAM_inst|Selector18~2_combout ;
wire \SDRAM_inst|refresh_flag_2~q ;
wire \SDRAM_inst|state~32_combout ;
wire \SDRAM_inst|state.S_refresh_2~q ;
wire \SDRAM_inst|state~41_combout ;
wire \SDRAM_inst|state.S_refresh_NOP_21~q ;
wire \SDRAM_inst|state~36_combout ;
wire \SDRAM_inst|state.S_refresh_NOP_22~q ;
wire \SDRAM_inst|state~28_combout ;
wire \SDRAM_inst|state.S_refresh_NOP_23~q ;
wire \SDRAM_inst|state.S_reset~0_combout ;
wire \SDRAM_inst|state.S_reset~q ;
wire \SDRAM_inst|state~30_combout ;
wire \SDRAM_inst|state.S_init~q ;
wire \SDRAM_inst|state~37_combout ;
wire \SDRAM_inst|state.S_init_NOP~q ;
wire \SDRAM_inst|state~31_combout ;
wire \SDRAM_inst|state.S_mode~q ;
wire \SDRAM_inst|Selector0~0_combout ;
wire \SDRAM_inst|Selector0~1_combout ;
wire \SDRAM_inst|refresh_flag~1_combout ;
wire \SDRAM_inst|refresh_flag~q ;
wire \SDRAM_inst|state~38_combout ;
wire \SDRAM_inst|state.S_mode_NOP~q ;
wire \SDRAM_inst|Selector1~0_combout ;
wire \SDRAM_inst|state.S_refresh_1~q ;
wire \SDRAM_inst|WideOr1~combout ;
wire \SDRAM_inst|state~34_combout ;
wire \SDRAM_inst|state.S_activate_B~q ;
wire \SDRAM_inst|WideOr6~1_combout ;
wire \SDRAM_inst|WideOr0~combout ;
wire \SDRAM_inst|B_address_hold[0]~0_combout ;
wire \SDRAM_inst|state.S_activate_B_NOP~q ;
wire \SDRAM_inst|state~33_combout ;
wire \SDRAM_inst|state.S_read_B~q ;
wire \SDRAM_inst|state~39_combout ;
wire \SDRAM_inst|state.S_read_B_NOP~q ;
wire \SDRAM_inst|WideOr4~0_combout ;
wire \SDRAM_inst|state.S_activate_A~q ;
wire \SDRAM_inst|SDRAM_A[3]~0_combout ;
wire \SDRAM_inst|Selector13~0_combout ;
wire \VDG|DA[0]~feeder_combout ;
wire \VDG|row_count[0]~10_combout ;
wire \VDG|row_count[1]~12_combout ;
wire \VDG|row_count[2]~14_combout ;
wire \VDG|Equal15~1_combout ;
wire \VDG|row_count[4]~19 ;
wire \VDG|row_count[5]~20_combout ;
wire \VDG|row_count[5]~21 ;
wire \VDG|row_count[6]~22_combout ;
wire \VDG|row_count[6]~23 ;
wire \VDG|row_count[7]~24_combout ;
wire \VDG|Equal15~0_combout ;
wire \VDG|row_count[7]~26_combout ;
wire \VDG|row_count[0]~11 ;
wire \VDG|row_count[1]~13 ;
wire \VDG|row_count[2]~15 ;
wire \VDG|row_count[3]~16_combout ;
wire \VDG|row_count[3]~17 ;
wire \VDG|row_count[4]~18_combout ;
wire \VDG|cell_count[0]~4_combout ;
wire \VDG|cell_count[0]~5 ;
wire \VDG|cell_count[1]~6_combout ;
wire \VDG|cell_count[1]~7 ;
wire \VDG|cell_count[2]~8_combout ;
wire \VDG|cell_count[2]~9 ;
wire \VDG|cell_count[3]~10_combout ;
wire \VDG|next_DA[8]~0_combout ;
wire \SDRAM_inst|Selector13~1_combout ;
wire \SDRAM_inst|Selector13~2_combout ;
wire \SDRAM_inst|SDRAM_A[1]~1_combout ;
wire \VDG|next_DA[9]~1_combout ;
wire \SDRAM_inst|Selector12~0_combout ;
wire \SDRAM_inst|Selector12~1_combout ;
wire \SDRAM_inst|Selector12~2_combout ;
wire \SDRAM_inst|WideOr6~0_combout ;
wire \SDRAM_inst|Selector8~2_combout ;
wire \SDRAM_inst|Selector11~0_combout ;
wire \VDG|DA[2]~feeder_combout ;
wire \VDG|next_DA[10]~2_combout ;
wire \SDRAM_inst|Selector11~1_combout ;
wire \SDRAM_inst|Selector11~2_combout ;
wire \VDG|DA[3]~feeder_combout ;
wire \VDG|next_DA[11]~3_combout ;
wire \SDRAM_inst|Selector10~0_combout ;
wire \SDRAM_inst|Selector10~1_combout ;
wire \SDRAM_inst|Selector10~2_combout ;
wire \VDG|col_count[6]~23 ;
wire \VDG|col_count[7]~24_combout ;
wire \VDG|DA[4]~feeder_combout ;
wire \SDRAM_inst|B_address_hold[4]~feeder_combout ;
wire \SDRAM_inst|Selector9~0_combout ;
wire \SDRAM_inst|Selector9~1_combout ;
wire \VDG|next_DA[5]~4_combout ;
wire \SDRAM_inst|B_address_hold[5]~feeder_combout ;
wire \SDRAM_inst|Selector8~3_combout ;
wire \SDRAM_inst|Selector8~4_combout ;
wire \VDG|next_DA[6]~5_combout ;
wire \SDRAM_inst|B_address_hold[6]~feeder_combout ;
wire \SDRAM_inst|Selector7~0_combout ;
wire \SDRAM_inst|Selector7~1_combout ;
wire \VDG|next_DA[7]~6_combout ;
wire \SDRAM_inst|Selector6~1_combout ;
wire \SDRAM_inst|Selector6~0_combout ;
wire \SDRAM_inst|Selector6~2_combout ;
wire \SDRAM_inst|Selector3~0_combout ;
wire \SDRAM_inst|Selector3~1_combout ;
wire \SDRAM_inst|WideOr3~combout ;
wire \SDRAM_inst|SDRAM_DQM[1]~feeder_combout ;
wire [7:0] \VDG|MCM_data_s ;
wire [2:0] \VDG|horiz_scaler ;
wire [7:0] \VDG|row_count ;
wire [15:0] \CPU0|cpu01_inst|XREG_inst|xreg ;
wire [7:0] \CPU0|cpu01_inst|acca_inst|acca ;
wire [7:0] \CPU0|DDR1 ;
wire [7:0] \CPU0|PORT_A_IN_s ;
wire [15:0] \CPU0|counter ;
wire [7:0] \keyboard|scan_code ;
wire [6:0] \multiHEX|HEX_OUT ;
wire [15:0] \SDRAM_inst|A_data_hold ;
wire [11:0] \SDRAM_inst|SDRAM_A ;
wire [7:0] \ROM_inst|altsyncram_component|auto_generated|q_a ;
wire [5:0] VDG_control;
wire [7:0] \VDG|DD_s ;
wire [7:0] \VDG|col_count ;
wire [9:0] \VDG|pixel_count ;
wire [15:0] \CPU0|cpu01_inst|SP_inst|sp ;
wire [7:0] \CPU0|cpu01_inst|accb_inst|accb ;
wire [7:0] \CPU0|DATA_IN_s ;
wire [7:0] \CPU0|OCRL ;
wire [4:0] \CPU0|PORT_B_OUT ;
wire [7:0] \keyboard|ps2_host_inst|ps2_host_rx|rx_data ;
wire [7:0] \SDRAM_inst|A_address_hold ;
wire [15:0] \SDRAM_inst|B_data_out ;
wire [7:0] DATA_IN;
wire [13:0] \VDG|DA ;
wire [3:0] \VDG|cell_line ;
wire [2:0] \CPU0|cpu01_inst|IV_inst|iv ;
wire [15:0] \CPU0|cpu01_inst|data_fetch_01|md ;
wire [7:0] \CPU0|OCRH ;
wire [4:0] \CPU0|PORT_B_IN_s ;
wire [11:0] \keyboard|ps2_host_inst|ps2_host_rx|frame ;
wire [17:0] \multiHEX|frame_clk_inst|count ;
wire [3:0] \multiHEX|current_SEG ;
wire [7:0] \SDRAM_inst|B_address_hold ;
wire [1:0] \SDRAM_inst|SDRAM_DQM ;
wire [4:0] \PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \VDG|cell_count ;
wire [9:0] \VDG|line_count ;
wire [2:0] \VDG|vert_scaler ;
wire [7:0] \CPU0|cpu01_inst|opcode_fetch_01|op_code ;
wire [7:0] \CPU0|cpu01_inst|CC01|cc ;
wire [15:0] \CPU0|cpu01_inst|EA01|ea ;
wire [15:0] \CPU0|cpu01_inst|PC01|pc ;
wire [4:0] \CPU0|DDR2 ;
wire [7:0] \CPU0|PORT_A_OUT ;
wire [1:0] \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples ;
wire [3:0] \multiHEX|SEG_SEL ;
wire [15:0] \SDRAM_inst|A_data_out ;
wire [2:0] \SDRAM_inst|SDRAM_CMD ;
wire [3:0] button_s;

wire [4:0] \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;

assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0~portbdataout  = \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a1  = \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a2  = \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a3  = \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a4  = \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a5  = \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a6  = \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a7  = \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \VDG|MCM_data_s [0] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VDG|MCM_data_s [1] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VDG|MCM_data_s [2] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VDG|MCM_data_s [3] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VDG|MCM_data_s [4] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \VDG|MCM_data_s [5] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \VDG|MCM_data_s [6] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \VDG|MCM_data_s [7] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ROM_inst|altsyncram_component|auto_generated|q_a [0] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM_inst|altsyncram_component|auto_generated|q_a [7] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ROM_inst|altsyncram_component|auto_generated|q_a [6] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ROM_inst|altsyncram_component|auto_generated|q_a [5] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM_inst|altsyncram_component|auto_generated|q_a [4] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM_inst|altsyncram_component|auto_generated|q_a [3] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM_inst|altsyncram_component|auto_generated|q_a [2] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM_inst|altsyncram_component|auto_generated|q_a [1] = \ROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

// Location: FF_X16_Y11_N31
dffeas \CPU0|cpu01_inst|state_sequencer01|state.pshb_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.pshb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.pshb_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.pshb_state .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \CPU0|cpu01_inst|acca_inst|acca[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|acca_inst|acca[0]~0_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector15~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.ena(\CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca_inst|acca [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca_inst|acca[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \CPU0|cpu01_inst|EA01|ea[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \CPU0|cpu01_inst|PC01|pc[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \CPU0|cpu01_inst|EA01|ea[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \CPU0|Add0~12 (
// Equation(s):
// \CPU0|Add0~12_combout  = (\CPU0|counter [6] & (\CPU0|Add0~11  $ (GND))) # (!\CPU0|counter [6] & (!\CPU0|Add0~11  & VCC))
// \CPU0|Add0~13  = CARRY((\CPU0|counter [6] & !\CPU0|Add0~11 ))

	.dataa(\CPU0|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~11 ),
	.combout(\CPU0|Add0~12_combout ),
	.cout(\CPU0|Add0~13 ));
// synopsys translate_off
defparam \CPU0|Add0~12 .lut_mask = 16'hA50A;
defparam \CPU0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \CPU0|Add0~18 (
// Equation(s):
// \CPU0|Add0~18_combout  = (\CPU0|counter [9] & (!\CPU0|Add0~17 )) # (!\CPU0|counter [9] & ((\CPU0|Add0~17 ) # (GND)))
// \CPU0|Add0~19  = CARRY((!\CPU0|Add0~17 ) # (!\CPU0|counter [9]))

	.dataa(\CPU0|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~17 ),
	.combout(\CPU0|Add0~18_combout ),
	.cout(\CPU0|Add0~19 ));
// synopsys translate_off
defparam \CPU0|Add0~18 .lut_mask = 16'h5A5F;
defparam \CPU0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \CPU0|Add0~28 (
// Equation(s):
// \CPU0|Add0~28_combout  = (\CPU0|counter [14] & (\CPU0|Add0~27  $ (GND))) # (!\CPU0|counter [14] & (!\CPU0|Add0~27  & VCC))
// \CPU0|Add0~29  = CARRY((\CPU0|counter [14] & !\CPU0|Add0~27 ))

	.dataa(gnd),
	.datab(\CPU0|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~27 ),
	.combout(\CPU0|Add0~28_combout ),
	.cout(\CPU0|Add0~29 ));
// synopsys translate_off
defparam \CPU0|Add0~28 .lut_mask = 16'hC30C;
defparam \CPU0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \CPU0|Add0~30 (
// Equation(s):
// \CPU0|Add0~30_combout  = \CPU0|Add0~29  $ (\CPU0|counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|counter [15]),
	.cin(\CPU0|Add0~29 ),
	.combout(\CPU0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Add0~30 .lut_mask = 16'h0FF0;
defparam \CPU0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CPU0|REG_RW~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU0|cpu01_inst|dbo|Selector0~5_combout ,\CPU0|cpu01_inst|dbo|Selector1~5_combout ,\CPU0|cpu01_inst|dbo|Selector2~5_combout ,\CPU0|cpu01_inst|dbo|Selector3~5_combout ,
\CPU0|cpu01_inst|dbo|Selector4~5_combout ,\CPU0|cpu01_inst|dbo|Selector5~5_combout ,\CPU0|cpu01_inst|dbo|Selector6~5_combout ,\CPU0|cpu01_inst|dbo|Selector7~14_combout }),
	.portaaddr({\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[6]~28 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[6]~28_combout  = ((\CPU0|cpu01_inst|PC01|Selector10~1_combout  $ (\CPU0|cpu01_inst|PC01|tempof[6]~1_combout  $ (!\CPU0|cpu01_inst|PC01|pc[5]~27 )))) # (GND)
// \CPU0|cpu01_inst|PC01|pc[6]~29  = CARRY((\CPU0|cpu01_inst|PC01|Selector10~1_combout  & ((\CPU0|cpu01_inst|PC01|tempof[6]~1_combout ) # (!\CPU0|cpu01_inst|PC01|pc[5]~27 ))) # (!\CPU0|cpu01_inst|PC01|Selector10~1_combout  & 
// (\CPU0|cpu01_inst|PC01|tempof[6]~1_combout  & !\CPU0|cpu01_inst|PC01|pc[5]~27 )))

	.dataa(\CPU0|cpu01_inst|PC01|Selector10~1_combout ),
	.datab(\CPU0|cpu01_inst|PC01|tempof[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[5]~27 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[6]~28_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[6]~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[6]~28 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|PC01|pc[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & (\CPU0|cpu01_inst|ALU01|daa_reg~2_combout  $ (VCC))) # (!\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & (\CPU0|cpu01_inst|ALU01|daa_reg~2_combout  & VCC))
// \CPU0|cpu01_inst|ALU01|Add5~1  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & \CPU0|cpu01_inst|ALU01|daa_reg~2_combout ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|daa_reg~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~0_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~1 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~0 .lut_mask = 16'h6688;
defparam \CPU0|cpu01_inst|ALU01|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & ((\CPU0|cpu01_inst|ALU01|daa_reg~2_combout  & (\CPU0|cpu01_inst|ALU01|Add5~1  & VCC)) # (!\CPU0|cpu01_inst|ALU01|daa_reg~2_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add5~1 )))) # (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & ((\CPU0|cpu01_inst|ALU01|daa_reg~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add5~1 )) # (!\CPU0|cpu01_inst|ALU01|daa_reg~2_combout  & ((\CPU0|cpu01_inst|ALU01|Add5~1 ) 
// # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add5~3  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & (!\CPU0|cpu01_inst|ALU01|daa_reg~2_combout  & !\CPU0|cpu01_inst|ALU01|Add5~1 )) # (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add5~1 ) # (!\CPU0|cpu01_inst|ALU01|daa_reg~2_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|daa_reg~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~1 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~2_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~3 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~2 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~4_combout  = (\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & (\CPU0|cpu01_inst|ALU01|Add5~3  $ (GND))) # (!\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add5~3  & VCC))
// \CPU0|cpu01_inst|ALU01|Add5~5  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & !\CPU0|cpu01_inst|ALU01|Add5~3 ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~3 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~4_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~5 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~4 .lut_mask = 16'hA50A;
defparam \CPU0|cpu01_inst|ALU01|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & (!\CPU0|cpu01_inst|ALU01|Add4~1 )) # (!\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add4~1 ) # (GND))))) # (!\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & (\CPU0|cpu01_inst|ALU01|Add4~1  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add4~1 ))))
// \CPU0|cpu01_inst|ALU01|Add4~3  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~1 ) # (!\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & 
// (!\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & !\CPU0|cpu01_inst|ALU01|Add4~1 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~1 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~2_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~3 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~2 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~4_combout  = ((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  $ (\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  $ (\CPU0|cpu01_inst|ALU01|Add4~3 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add4~5  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & (\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & !\CPU0|cpu01_inst|ALU01|Add4~3 )) # (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & 
// ((\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ) # (!\CPU0|cpu01_inst|ALU01|Add4~3 ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~3 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~4_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~5 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~4 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|ALU01|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~4_combout  = ((\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  $ (!\CPU0|cpu01_inst|ALU01|Add0~3 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add0~5  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ) # (!\CPU0|cpu01_inst|ALU01|Add0~3 ))) # (!\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & !\CPU0|cpu01_inst|ALU01|Add0~3 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~3 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~4_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~5 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~4 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ALU01|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~6_combout  = (\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & (\CPU0|cpu01_inst|ALU01|Add0~5  & VCC)) # (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add0~5 )))) # (!\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add0~5 )) # (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~5 ) # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add0~7  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & !\CPU0|cpu01_inst|ALU01|Add0~5 )) # (!\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add0~5 ) # (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~5 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~6_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~7 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~6 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~8_combout  = ((\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  $ (!\CPU0|cpu01_inst|ALU01|Add0~7 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add0~9  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ) # (!\CPU0|cpu01_inst|ALU01|Add0~7 ))) # (!\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & !\CPU0|cpu01_inst|ALU01|Add0~7 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~7 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~8_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~9 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~8 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ALU01|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~4_combout  = ((\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  $ (\CPU0|cpu01_inst|ALU01|Add2~3 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add2~5  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & !\CPU0|cpu01_inst|ALU01|Add2~3 )) # (!\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ) # (!\CPU0|cpu01_inst|ALU01|Add2~3 ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~3 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~4_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~5 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~4 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|ALU01|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~8_combout  = ((\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  $ (!\CPU0|cpu01_inst|ALU01|Add5~7 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add5~9  = CARRY((\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ) # (!\CPU0|cpu01_inst|ALU01|Add5~7 ))) # (!\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & !\CPU0|cpu01_inst|ALU01|Add5~7 )))

	.dataa(\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~7 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~8_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~9 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~8 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ALU01|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~8_combout  = ((\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  $ (\CPU0|cpu01_inst|ALU01|Add4~7 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add4~9  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~7 ) # (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ))) # (!\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & 
// (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & !\CPU0|cpu01_inst|ALU01|Add4~7 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~7 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~8_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~9 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~8 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|ALU01|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~10_combout  = (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  & (!\CPU0|cpu01_inst|ALU01|Add4~9 )) # (!\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add4~9 ) # (GND))))) # (!\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  & (\CPU0|cpu01_inst|ALU01|Add4~9  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add4~9 ))))
// \CPU0|cpu01_inst|ALU01|Add4~11  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~9 ) # (!\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & 
// (!\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  & !\CPU0|cpu01_inst|ALU01|Add4~9 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~9 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~10_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~11 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~10 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~10_combout  = (\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & (\CPU0|cpu01_inst|ALU01|Add0~9  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add0~9 )))) # (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & (!\CPU0|cpu01_inst|ALU01|Add0~9 )) # (!\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~9 ) # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add0~11  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & (!\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & !\CPU0|cpu01_inst|ALU01|Add0~9 )) # (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add0~9 ) # (!\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~9 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~10_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~11 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~10 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~12 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~12_combout  = ((\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  $ (!\CPU0|cpu01_inst|ALU01|Add0~11 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add0~13  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ) # (!\CPU0|cpu01_inst|ALU01|Add0~11 ))) # (!\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & !\CPU0|cpu01_inst|ALU01|Add0~11 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~11 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~12_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~13 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~12 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ALU01|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~10_combout  = (\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & (!\CPU0|cpu01_inst|ALU01|Add2~9 )) # (!\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add2~9  & VCC)))) # (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & ((\CPU0|cpu01_inst|ALU01|Add2~9 ) # (GND))) # (!\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add2~9 ))))
// \CPU0|cpu01_inst|ALU01|Add2~11  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & (\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & !\CPU0|cpu01_inst|ALU01|Add2~9 )) # (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & 
// ((\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ) # (!\CPU0|cpu01_inst|ALU01|Add2~9 ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~9 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~10_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~11 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~10 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|ALU01|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~12 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~12_combout  = ((\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  $ (\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  $ (\CPU0|cpu01_inst|ALU01|Add2~11 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add2~13  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Add2~11 ) # (!\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & 
// (!\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  & !\CPU0|cpu01_inst|ALU01|Add2~11 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~11 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~12_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~13 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~12 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|ALU01|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~14 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~14_combout  = (\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & (\CPU0|cpu01_inst|ALU01|Add0~13  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add0~13 )))) # (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & (!\CPU0|cpu01_inst|ALU01|Add0~13 )) # (!\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~13 ) # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add0~15  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & (!\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & !\CPU0|cpu01_inst|ALU01|Add0~13 )) # (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add0~13 ) # (!\CPU0|cpu01_inst|right_mux01|Selector1~0_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~13 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~14_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~15 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~14 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~12 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~12_combout  = (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (\CPU0|cpu01_inst|ALU01|Add5~11  $ (GND))) # (!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add5~11  & VCC))
// \CPU0|cpu01_inst|ALU01|Add5~13  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & !\CPU0|cpu01_inst|ALU01|Add5~11 ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~11 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~12_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~13 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~12 .lut_mask = 16'hA50A;
defparam \CPU0|cpu01_inst|ALU01|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~14 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~14_combout  = (\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add4~13 )) # (!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~13  & VCC)))) # (!\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & ((\CPU0|cpu01_inst|ALU01|Add4~13 ) # (GND))) # (!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add4~13 ))))
// \CPU0|cpu01_inst|ALU01|Add4~15  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  & (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & !\CPU0|cpu01_inst|ALU01|Add4~13 )) # (!\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ) # (!\CPU0|cpu01_inst|ALU01|Add4~13 ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~13 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~14_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~15 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~14 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|ALU01|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~14 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~14_combout  = (\CPU0|cpu01_inst|ALU01|Add5~13  & (((!\CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector7~1_combout ))) # (!\CPU0|cpu01_inst|ALU01|Add5~13  & 
// (((\CPU0|cpu01_inst|left_mux01|Selector7~1_combout  & \CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (GND)))
// \CPU0|cpu01_inst|ALU01|Add5~15  = CARRY(((!\CPU0|cpu01_inst|ALU01|Add5~13 ) # (!\CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector7~1_combout ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector7~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~13 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~14_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~15 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~14 .lut_mask = 16'h787F;
defparam \CPU0|cpu01_inst|ALU01|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~18 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~18_combout  = (\CPU0|cpu01_inst|ALU01|Add5~17  & (((!\CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector5~1_combout ))) # (!\CPU0|cpu01_inst|ALU01|Add5~17  & 
// (((\CPU0|cpu01_inst|left_mux01|Selector5~1_combout  & \CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (GND)))
// \CPU0|cpu01_inst|ALU01|Add5~19  = CARRY(((!\CPU0|cpu01_inst|ALU01|Add5~17 ) # (!\CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector5~1_combout ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector5~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~17 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~18_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~18 .lut_mask = 16'h787F;
defparam \CPU0|cpu01_inst|ALU01|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~20 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~20_combout  = (\CPU0|cpu01_inst|ALU01|Add5~19  & (\CPU0|cpu01_inst|left_mux01|Selector4~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~1_combout  & VCC))) # (!\CPU0|cpu01_inst|ALU01|Add5~19  & 
// ((((\CPU0|cpu01_inst|left_mux01|Selector4~1_combout  & \CPU0|cpu01_inst|left_mux01|Selector2~1_combout )))))
// \CPU0|cpu01_inst|ALU01|Add5~21  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector4~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~1_combout  & !\CPU0|cpu01_inst|ALU01|Add5~19 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector4~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~19 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~20_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~20 .lut_mask = 16'h8708;
defparam \CPU0|cpu01_inst|ALU01|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~24 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~24_combout  = (\CPU0|cpu01_inst|ALU01|Add5~23  & (\CPU0|cpu01_inst|left_mux01|Selector2~3_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~1_combout  & VCC))) # (!\CPU0|cpu01_inst|ALU01|Add5~23  & 
// ((((\CPU0|cpu01_inst|left_mux01|Selector2~3_combout  & \CPU0|cpu01_inst|left_mux01|Selector2~1_combout )))))
// \CPU0|cpu01_inst|ALU01|Add5~25  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector2~3_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~1_combout  & !\CPU0|cpu01_inst|ALU01|Add5~23 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector2~3_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~23 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~24_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~24 .lut_mask = 16'h8708;
defparam \CPU0|cpu01_inst|ALU01|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~26 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~26_combout  = (\CPU0|cpu01_inst|ALU01|Add5~25  & (((!\CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector1~1_combout ))) # (!\CPU0|cpu01_inst|ALU01|Add5~25  & 
// (((\CPU0|cpu01_inst|left_mux01|Selector1~1_combout  & \CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (GND)))
// \CPU0|cpu01_inst|ALU01|Add5~27  = CARRY(((!\CPU0|cpu01_inst|ALU01|Add5~25 ) # (!\CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector1~1_combout ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector1~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~25 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~26_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~26 .lut_mask = 16'h787F;
defparam \CPU0|cpu01_inst|ALU01|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~16 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~16_combout  = ((\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  $ (\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  $ (\CPU0|cpu01_inst|ALU01|Add4~15 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add4~17  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & (\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & !\CPU0|cpu01_inst|ALU01|Add4~15 )) # (!\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & 
// ((\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ) # (!\CPU0|cpu01_inst|ALU01|Add4~15 ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~15 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~16_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~16 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|ALU01|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~18 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~18_combout  = (\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  & (!\CPU0|cpu01_inst|ALU01|Add4~17 )) # (!\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add4~17 ) # (GND))))) # (!\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  & (\CPU0|cpu01_inst|ALU01|Add4~17  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add4~17 ))))
// \CPU0|cpu01_inst|ALU01|Add4~19  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~17 ) # (!\CPU0|cpu01_inst|right_mux01|right[9]~6_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & 
// (!\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  & !\CPU0|cpu01_inst|ALU01|Add4~17 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector6~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~17 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~18_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~18 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~20 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~20_combout  = ((\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  $ (\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  $ (\CPU0|cpu01_inst|ALU01|Add4~19 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add4~21  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & (\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & !\CPU0|cpu01_inst|ALU01|Add4~19 )) # (!\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & 
// ((\CPU0|cpu01_inst|right_mux01|right[10]~5_combout ) # (!\CPU0|cpu01_inst|ALU01|Add4~19 ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~19 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~20_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~20 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|ALU01|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~22 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~22_combout  = (\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  & (!\CPU0|cpu01_inst|ALU01|Add4~21 )) # (!\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add4~21 ) # (GND))))) # (!\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  & (\CPU0|cpu01_inst|ALU01|Add4~21  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add4~21 ))))
// \CPU0|cpu01_inst|ALU01|Add4~23  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~21 ) # (!\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & 
// (!\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  & !\CPU0|cpu01_inst|ALU01|Add4~21 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~21 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~22_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~22 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~24 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~24_combout  = ((\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  $ (\CPU0|cpu01_inst|ALU01|Add4~23 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add4~25  = CARRY((\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~23 ) # (!\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ))) # (!\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & 
// (!\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & !\CPU0|cpu01_inst|ALU01|Add4~23 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~23 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~24_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~24 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|ALU01|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~26 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~26_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  & ((\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add4~25 )) # (!\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add4~25 ) # (GND))))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  & ((\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & (\CPU0|cpu01_inst|ALU01|Add4~25  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add4~25 ))))
// \CPU0|cpu01_inst|ALU01|Add4~27  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~25 ) # (!\CPU0|cpu01_inst|right_mux01|right[13]~2_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  & 
// (!\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & !\CPU0|cpu01_inst|ALU01|Add4~25 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~25 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~26_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~26 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~28 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~28_combout  = ((\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  $ (\CPU0|cpu01_inst|ALU01|Add4~27 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add4~29  = CARRY((\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~27 ) # (!\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ))) # (!\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & 
// (!\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & !\CPU0|cpu01_inst|ALU01|Add4~27 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[14]~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~27 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~28_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~28 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|ALU01|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~30 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~30_combout  = \CPU0|cpu01_inst|right_mux01|right[15]~0_combout  $ (\CPU0|cpu01_inst|ALU01|Add4~29  $ (!\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~29 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~30 .lut_mask = 16'h3CC3;
defparam \CPU0|cpu01_inst|ALU01|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~18 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~18_combout  = (\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & (\CPU0|cpu01_inst|ALU01|Add0~17  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add0~17 )))) # (!\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & (!\CPU0|cpu01_inst|ALU01|Add0~17 )) # (!\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~17 ) # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add0~19  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & (!\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & !\CPU0|cpu01_inst|ALU01|Add0~17 )) # (!\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add0~17 ) # (!\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~17 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~18_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~18 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~20 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~20_combout  = ((\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  $ (\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  $ (!\CPU0|cpu01_inst|ALU01|Add0~19 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add0~21  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[9]~6_combout ) # (!\CPU0|cpu01_inst|ALU01|Add0~19 ))) # (!\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & 
// (\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  & !\CPU0|cpu01_inst|ALU01|Add0~19 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector6~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~19 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~20_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~20 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ALU01|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~22 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~22_combout  = (\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & (\CPU0|cpu01_inst|ALU01|Add0~21  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add0~21 )))) # (!\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & (!\CPU0|cpu01_inst|ALU01|Add0~21 )) # (!\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~21 ) # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add0~23  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & (!\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & !\CPU0|cpu01_inst|ALU01|Add0~21 )) # (!\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add0~21 ) # (!\CPU0|cpu01_inst|right_mux01|right[10]~5_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~21 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~22_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~22 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~24 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~24_combout  = ((\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  $ (\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  $ (!\CPU0|cpu01_inst|ALU01|Add0~23 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add0~25  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ) # (!\CPU0|cpu01_inst|ALU01|Add0~23 ))) # (!\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & 
// (\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  & !\CPU0|cpu01_inst|ALU01|Add0~23 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~23 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~24_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~24 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ALU01|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~26 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~26_combout  = (\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & (\CPU0|cpu01_inst|ALU01|Add0~25  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add0~25 )))) # (!\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & (!\CPU0|cpu01_inst|ALU01|Add0~25 )) # (!\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~25 ) # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add0~27  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & (!\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & !\CPU0|cpu01_inst|ALU01|Add0~25 )) # (!\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add0~25 ) # (!\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~25 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~26_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~26 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~28 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~28_combout  = ((\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  $ (!\CPU0|cpu01_inst|ALU01|Add0~27 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add0~29  = CARRY((\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ) # (!\CPU0|cpu01_inst|ALU01|Add0~27 ))) # (!\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  & !\CPU0|cpu01_inst|ALU01|Add0~27 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[13]~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~27 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~28_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~28 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ALU01|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~30 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~30_combout  = (\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & (\CPU0|cpu01_inst|ALU01|Add0~29  & VCC)) # (!\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add0~29 )))) # (!\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add0~29 )) # (!\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~29 ) # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add0~31  = CARRY((\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & !\CPU0|cpu01_inst|ALU01|Add0~29 )) # (!\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add0~29 ) # (!\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[14]~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~29 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~30_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~31 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~30 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~22 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~22_combout  = (\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add2~21 )) # (!\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add2~21 ) # (GND))))) # (!\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & (\CPU0|cpu01_inst|ALU01|Add2~21  & VCC)) # (!\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add2~21 ))))
// \CPU0|cpu01_inst|ALU01|Add2~23  = CARRY((\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & ((!\CPU0|cpu01_inst|ALU01|Add2~21 ) # (!\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ))) # (!\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & 
// (!\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & !\CPU0|cpu01_inst|ALU01|Add2~21 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[10]~5_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~21 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~22_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~22 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~24 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~24_combout  = ((\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  $ (\CPU0|cpu01_inst|ALU01|Add2~23 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add2~25  = CARRY((\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  & (\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & !\CPU0|cpu01_inst|ALU01|Add2~23 )) # (!\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ) # (!\CPU0|cpu01_inst|ALU01|Add2~23 ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~23 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~24_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~24 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|ALU01|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~28 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~28_combout  = ((\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  $ (\CPU0|cpu01_inst|ALU01|Add2~27 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add2~29  = CARRY((\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  & !\CPU0|cpu01_inst|ALU01|Add2~27 )) # (!\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ) # (!\CPU0|cpu01_inst|ALU01|Add2~27 ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[13]~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~27 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~28_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~28 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|ALU01|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~30 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~30_combout  = (\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & (!\CPU0|cpu01_inst|ALU01|Add2~29 )) # (!\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add2~29  & VCC)))) # (!\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & ((\CPU0|cpu01_inst|ALU01|Add2~29 ) # (GND))) # (!\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add2~29 ))))
// \CPU0|cpu01_inst|ALU01|Add2~31  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & (\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & !\CPU0|cpu01_inst|ALU01|Add2~29 )) # (!\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & 
// ((\CPU0|cpu01_inst|right_mux01|right[14]~1_combout ) # (!\CPU0|cpu01_inst|ALU01|Add2~29 ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[14]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~29 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~30_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~31 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~30 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|ALU01|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[0]~0 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[0]~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & (\CPU0|data_in[0]~9_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & ((\CPU0|cpu01_inst|ALU01|Selector7~6_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.datab(\CPU0|data_in[0]~9_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ALU01|Selector7~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~0 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[2]~20 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[2]~20_combout  = ((\CPU0|cpu01_inst|EA01|tempind[2]~5_combout  $ (\CPU0|cpu01_inst|EA01|Selector14~2_combout  $ (!\CPU0|cpu01_inst|EA01|ea[1]~19 )))) # (GND)
// \CPU0|cpu01_inst|EA01|ea[2]~21  = CARRY((\CPU0|cpu01_inst|EA01|tempind[2]~5_combout  & ((\CPU0|cpu01_inst|EA01|Selector14~2_combout ) # (!\CPU0|cpu01_inst|EA01|ea[1]~19 ))) # (!\CPU0|cpu01_inst|EA01|tempind[2]~5_combout  & 
// (\CPU0|cpu01_inst|EA01|Selector14~2_combout  & !\CPU0|cpu01_inst|EA01|ea[1]~19 )))

	.dataa(\CPU0|cpu01_inst|EA01|tempind[2]~5_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector14~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[1]~19 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[2]~20_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[2]~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[2]~20 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|EA01|ea[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[8]~32 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[8]~32_combout  = (\CPU0|cpu01_inst|EA01|Selector8~1_combout  & (\CPU0|cpu01_inst|EA01|ea[7]~31  $ (GND))) # (!\CPU0|cpu01_inst|EA01|Selector8~1_combout  & (!\CPU0|cpu01_inst|EA01|ea[7]~31  & VCC))
// \CPU0|cpu01_inst|EA01|ea[8]~33  = CARRY((\CPU0|cpu01_inst|EA01|Selector8~1_combout  & !\CPU0|cpu01_inst|EA01|ea[7]~31 ))

	.dataa(\CPU0|cpu01_inst|EA01|Selector8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[7]~31 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[8]~32_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[8]~33 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[8]~32 .lut_mask = 16'hA50A;
defparam \CPU0|cpu01_inst|EA01|ea[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \multiHEX|frame_clk_inst|count[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[15] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \multiHEX|frame_clk_inst|count[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[14] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \multiHEX|frame_clk_inst|count[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[12] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \multiHEX|frame_clk_inst|count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[8] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N27
dffeas \multiHEX|frame_clk_inst|count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[6] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \multiHEX|frame_clk_inst|count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[4] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[4]~23 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[4]~23_combout  = (\multiHEX|frame_clk_inst|count [4] & (!\multiHEX|frame_clk_inst|count[3]~22 )) # (!\multiHEX|frame_clk_inst|count [4] & ((\multiHEX|frame_clk_inst|count[3]~22 ) # (GND)))
// \multiHEX|frame_clk_inst|count[4]~24  = CARRY((!\multiHEX|frame_clk_inst|count[3]~22 ) # (!\multiHEX|frame_clk_inst|count [4]))

	.dataa(\multiHEX|frame_clk_inst|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[3]~22 ),
	.combout(\multiHEX|frame_clk_inst|count[4]~23_combout ),
	.cout(\multiHEX|frame_clk_inst|count[4]~24 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[4]~23 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[6]~27 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[6]~27_combout  = (\multiHEX|frame_clk_inst|count [6] & (!\multiHEX|frame_clk_inst|count[5]~26 )) # (!\multiHEX|frame_clk_inst|count [6] & ((\multiHEX|frame_clk_inst|count[5]~26 ) # (GND)))
// \multiHEX|frame_clk_inst|count[6]~28  = CARRY((!\multiHEX|frame_clk_inst|count[5]~26 ) # (!\multiHEX|frame_clk_inst|count [6]))

	.dataa(\multiHEX|frame_clk_inst|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[5]~26 ),
	.combout(\multiHEX|frame_clk_inst|count[6]~27_combout ),
	.cout(\multiHEX|frame_clk_inst|count[6]~28 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[6]~27 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[8]~31 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[8]~31_combout  = (\multiHEX|frame_clk_inst|count [8] & (!\multiHEX|frame_clk_inst|count[7]~30 )) # (!\multiHEX|frame_clk_inst|count [8] & ((\multiHEX|frame_clk_inst|count[7]~30 ) # (GND)))
// \multiHEX|frame_clk_inst|count[8]~32  = CARRY((!\multiHEX|frame_clk_inst|count[7]~30 ) # (!\multiHEX|frame_clk_inst|count [8]))

	.dataa(\multiHEX|frame_clk_inst|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[7]~30 ),
	.combout(\multiHEX|frame_clk_inst|count[8]~31_combout ),
	.cout(\multiHEX|frame_clk_inst|count[8]~32 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[8]~31 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[12]~39 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[12]~39_combout  = (\multiHEX|frame_clk_inst|count [12] & (!\multiHEX|frame_clk_inst|count[11]~38 )) # (!\multiHEX|frame_clk_inst|count [12] & ((\multiHEX|frame_clk_inst|count[11]~38 ) # (GND)))
// \multiHEX|frame_clk_inst|count[12]~40  = CARRY((!\multiHEX|frame_clk_inst|count[11]~38 ) # (!\multiHEX|frame_clk_inst|count [12]))

	.dataa(\multiHEX|frame_clk_inst|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[11]~38 ),
	.combout(\multiHEX|frame_clk_inst|count[12]~39_combout ),
	.cout(\multiHEX|frame_clk_inst|count[12]~40 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[12]~39 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[14]~43 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[14]~43_combout  = (\multiHEX|frame_clk_inst|count [14] & (!\multiHEX|frame_clk_inst|count[13]~42 )) # (!\multiHEX|frame_clk_inst|count [14] & ((\multiHEX|frame_clk_inst|count[13]~42 ) # (GND)))
// \multiHEX|frame_clk_inst|count[14]~44  = CARRY((!\multiHEX|frame_clk_inst|count[13]~42 ) # (!\multiHEX|frame_clk_inst|count [14]))

	.dataa(\multiHEX|frame_clk_inst|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[13]~42 ),
	.combout(\multiHEX|frame_clk_inst|count[14]~43_combout ),
	.cout(\multiHEX|frame_clk_inst|count[14]~44 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[14]~43 .lut_mask = 16'h5A5F;
defparam \multiHEX|frame_clk_inst|count[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[15]~45 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[15]~45_combout  = (\multiHEX|frame_clk_inst|count [15] & (\multiHEX|frame_clk_inst|count[14]~44  $ (GND))) # (!\multiHEX|frame_clk_inst|count [15] & (!\multiHEX|frame_clk_inst|count[14]~44  & VCC))
// \multiHEX|frame_clk_inst|count[15]~46  = CARRY((\multiHEX|frame_clk_inst|count [15] & !\multiHEX|frame_clk_inst|count[14]~44 ))

	.dataa(\multiHEX|frame_clk_inst|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[14]~44 ),
	.combout(\multiHEX|frame_clk_inst|count[15]~45_combout ),
	.cout(\multiHEX|frame_clk_inst|count[15]~46 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[15]~45 .lut_mask = 16'hA50A;
defparam \multiHEX|frame_clk_inst|count[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \VDG|active_rows (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_active_rows~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|active_rows~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|active_rows .is_wysiwyg = "true";
defparam \VDG|active_rows .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VDG|DD_s[6]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\SDRAM_inst|B_data_out [5],\SDRAM_inst|B_data_out [4],\SDRAM_inst|B_data_out [3],\SDRAM_inst|B_data_out [2],\SDRAM_inst|B_data_out [1],\SDRAM_inst|B_data_out [0],\VDG|cell_line [3],\VDG|cell_line [2],\VDG|cell_line [1],\VDG|cell_line [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../MC10_CHR16.hex";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ALTSYNCRAM";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h000000000000002000080401004221107000000000000000008020080200808080808000000000000000000000003F800007F0000000000000000000000808080808020080200800000000000000004010180000030180000000000000000000000030180000030180000000000000000000007004010087C422110878000000;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000000784221108784221108780000000000000000201008040100421108FC0000000000000000784221108F84020080380000000000000000784201008047C20100FC000000000000000008043F110884412050180000000000000000784201008081802008FC0000000000000000FC40100600802011087800000000000000007C0804020100814060100000000000000000784221188B44621108780000000000000000008020080200802008000000000000000000C06000000000000000000000000000000000000000001FC00000000000000000000000004010180C0000000000000000000000000000001008041FC10080400000000000000000;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000008150705408000000000000000000000C01004020100804040C000000000000000001810100804020100401800000000000000000000000000020080C0600000000000000000F48445140405044220E000000000000000001C8A27080200872289C0000000000000000020FC09048F890481F820000000000000000088447F11088447F1108800000000000000000000000000000140A0500000000000000000200000040201008040000000000000000000000000000000000000000000000000000000000008080F820080000000000000000000000000000000082220A0200000000000000000700804020100804020700000000000000000020202;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h020202020200000000000000000000702010080402010080700000000000000001FC8020080200802009FC00000000000000002010080402028222090400000000000000010482220A020282220904000000000000000088AA49249248241209040000000000000000202822209048241209040000000000000000784221108844221108840000000000000000201008040201008041FC0000000000000000784201008784020108780000000000000000844424140F84221108F80000000000000000744425108844221108780000000000000000804020100F84221108F8000000000000000078422110884422110878000000000000000104824322924A26;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h1209040000000000000001048241209249255319040000000000000000FC4020100804020100800000000000000000844424140C050241108400000000000000006048040201008040207C0000000000000000701008040201008040700000000000000000844221108FC42211088400000000000000007446211089C4020108780000000000000000804020100F04020100FC0000000000000000FC4020100F84020100FC0000000000000000F02411088442211090F00000000000000000382220100804020088380000000000000000F82211088782211088F80000000000000000844221108FC4221090300000000000000000F89249248C40201208F800;
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \VDG|pixel_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[1] .is_wysiwyg = "true";
defparam \VDG|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \VDG|pixel_count[1]~12 (
// Equation(s):
// \VDG|pixel_count[1]~12_combout  = (\VDG|pixel_count [1] & (!\VDG|pixel_count[0]~11 )) # (!\VDG|pixel_count [1] & ((\VDG|pixel_count[0]~11 ) # (GND)))
// \VDG|pixel_count[1]~13  = CARRY((!\VDG|pixel_count[0]~11 ) # (!\VDG|pixel_count [1]))

	.dataa(\VDG|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[0]~11 ),
	.combout(\VDG|pixel_count[1]~12_combout ),
	.cout(\VDG|pixel_count[1]~13 ));
// synopsys translate_off
defparam \VDG|pixel_count[1]~12 .lut_mask = 16'h5A5F;
defparam \VDG|pixel_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU0|cpu01_inst|abm|Selector3~9_combout ,\CPU0|cpu01_inst|abm|Selector4~9_combout ,\CPU0|cpu01_inst|abm|Selector5~9_combout ,\CPU0|cpu01_inst|abm|Selector6~9_combout ,\CPU0|cpu01_inst|abm|Selector7~9_combout ,\CPU0|cpu01_inst|abm|Selector8~9_combout ,
\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h4888BAC96B4AF06109CCB3E2FB3258D9A0038C880A79E2B29738D946064D12474252D5E836CF5971F5918E600D6929A3A129E9204C02747B3065C7171BAD09636B15A33DAD91D9823622055C0D8947B931C1EC5EB5E535F488406B12BDE0C0048221A388834118A3DE511CD591F33F9304FD4C3189B29EF6B4F1F7074EF44AD8CFB68A701201439FCDCD0080B902A1131BFBE45043F405C5C8269768667645B3F8CC67C2A44DA01C90D6C2D75A828488AD724208124AAF4B8480C62044947AA9E81E116C785AC44B955597594434BC524AAAA75554880182421C032974DF144AC94B12664C99AE43E7A0596A057666AA66207EBAA8C2030227718D72F1772C23;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0D824924D0144D9E59B0719C7F5486484CD66F3E88C2200433B9BB93BBFB662139C2086821256F5D729C0D783EBA5E317614E84F07184237984BF649D46B0AC0E5F1D3039D6C5C1138C2DE03CCF0345D3587291A41EABE0E864A080ED376172A69BB0319451A30D5453E53E328E82F00D6BF27272C28EB06A82B019762289CC9C6581327B2D44E138F51A27A4FF75E9EF6CB7FBE8BDD4D826CC04BA665A07031593595324929D1815EE8DB335B2E35B1B21A025B1519660271064C64C4F4D0AF04F3593592463355AA0F395E8584A6B6BF9392CEC820DCA7CA0AC9132598D966773B8FF18718F8282AA02D4843B30C08D25E6C6C00A245349E9041CB26741A6C;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h46FD6F363056B9B39B6DDE0D546D6C25712E56C0CE323AFD19F6441559037453F396BC25DFEF418D62CDF3C56BBCF28FBFA497E5A43CB842F44D164082417E3668F78F566E18810B305E358B52C9DFD769EBFFBEEA6B2202109D657A6A44AD35F32A704FDC91C31FD9EDFE02B16B3A53D57F48A807EDDD9466700294C54DBADAED112E56A72E59E3741C576BB9F77B8069E5B3454320D48DF4ED626FDEAA89392B4811EA2B0653094750E4101F5EC903CB83AF3676901FBC091004DA9FE4A60BAA8F49393B4C9D7BD6069A68016C0834C898B7204C49945FEE696F32B010D68D8C844543E45185FE12AD1D04DD460C60A2D7AD8B7A785BC4EA25765167FEB23D;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h88FB59102CD06E6AA0630B563947B805B8DC748AEDBF903757EF6CF2914C08E0C49A636316F975FCC86356A12D5D76B56FACD3C4962E90006DF57F8627740061E82DBF2A93431D6B3DB228A0AA3DF0986EEBFF7E2840CE79A90D002E6613AE9DB10486E804D41D4A3938644490C334D72690C3A81C14190837BC12D16A33BC40AECB3E7C5D935E1B25651E9642025FE7ACD15298129A41D540CB759FD8CA64040310FF1114EBD7B04443BECF798EEF54B9A670F3984D97F04D37FF7E765C855D7B8D9B80C0849972F112B5B949D9923FDA7656586D38807742318C21E8572ECE61D2D256552447D3D7321976E6B1F2955926C452929CFB50377BB98818C0ECAC;
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU0|cpu01_inst|abm|Selector3~9_combout ,\CPU0|cpu01_inst|abm|Selector4~9_combout ,\CPU0|cpu01_inst|abm|Selector5~9_combout ,\CPU0|cpu01_inst|abm|Selector6~9_combout ,\CPU0|cpu01_inst|abm|Selector7~9_combout ,\CPU0|cpu01_inst|abm|Selector8~9_combout ,
\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h4000BFFDF000E84B05F54368360213831244C8D9023817650990011502516D0B02428109240A592384E92C4691422DE82C2009291468817AF1A7C3273B653B5549396B8F6A37492824EA943D21016FF93BC8E90E3CCA2DD6290AAA12145108429824252A9261212444B214A3A4325950249809392924BCC73AD45F91EDB612CDE31C39E89A5E901660248211F184408249696D1224A7CA17110813386E6451810DD83283370DD0F00211B45E1FA5A1262876A290D2E22049B4B444846A215428090218414CA0317EF007FFFFE0375FFFD0000000002365E4843CA02CDB11568B29F31DF516254182A82A10084504872844359CA94A2B7AD00000000000008103;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h4920000031845FC279F4EB7BFF32A6A9EDFE7F3022B114091D55F29CAF2BC8C0CE66AF1D778F3E0DF86C6DBF8FFFF7EB7FCCB9CD3FFFCE53FD5A1D4AF3FB77EAAF347BA5EF1EDE10F004E2002A1C3EF7C7EB33B9181BFE1F1F9FC21110564AA4343279EF4914F0490DF7DF7DE909CF10475BA7A73B3BFECC8D7A9A73DFBC31AD966AF72BBFD74E5387F4210B01313288944827FF9AFFDFFFF9FA388CEB879D838E38EA3DB29BF3FF3C3667FFBFE7F9DDDDDFD29EB3F4FF4E7137FFFFFD52481084079E79EEDA70EF7E153C93AC037E3C30F77FFD4924DFFFFF832333B9DCEE77FF58FE7FF7FF7EFE8F11A52549500A000797555DA96CDC924492484361B74924;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h45E967FFF9907FFFFFE800F835FC3170648C67F3B77DB9EBDCFFF0BC79DF7518174EECA4162FC598FE1124E50BDAC9E4202123C645D8F843314DD75FA4773EF37DFF958EE69A20CD933E9FC9F213F9F1A26FCFF209CFBBA425F83BC36617EF4F70997BE1FA50C901BAD9CE868626669BFDA65A1D0D4843B77CC268E70CD1CF79CDC666D8DB3F3D9B746C547FFFFE7DC6346239F30E87DE0CD425C86FD2A9ECC98E430666C46FF721EFB8F79E4FFFA94D8199EC2C458AF79A981CDAD3C769A78D9C8D0CAFF6D9845B10236DB1D5A30EBFB400D6230D18875CF22767696D341ECD15AD1726FD3013EC2000037147D69D1507CCBFF84AD9DBDD0F9DFE63FEFDF2FF;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h8AF6B1435FFAF3019B261B5626D0B1799E35CC6A8D05B1B113195888B44E9DF5FD3C7C636FDD7764FB6496A12CCD55E6F3AE949F6D5BB1268BFCC7CF3D35B6D3E16D8C288CCEDB2F9C7E8D12279F869E2B8888DB2A65E149BB454908FADFEE9D7F7F76DECDA63FFA00F6E96ED4D392E2351B0F76CC0CDAA0B63E8E53283F9CF0FE627F7F7781CD238EEDD677E62E571B9C4473F7E73236044C4C7166FBB90544883A7F9D9567DFCA76459EE7DDFA657BFFF6C7FF7AFDCFC3ED5FE678707AC9EC4FE4CF4DD26C1100000000000000017D557DD57D77D5D748208441089224492492493D3F224510884848210848444441024891214229089B2D96F7FFDF7FF537;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU0|cpu01_inst|abm|Selector3~9_combout ,\CPU0|cpu01_inst|abm|Selector4~9_combout ,\CPU0|cpu01_inst|abm|Selector5~9_combout ,\CPU0|cpu01_inst|abm|Selector6~9_combout ,\CPU0|cpu01_inst|abm|Selector7~9_combout ,\CPU0|cpu01_inst|abm|Selector8~9_combout ,
\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h5555BD77DFFC995B4505624CA4E63F70F5BC4346E0171545E883F3F1798600317D801C36D835A8DF1D87F88F26DC0B7A900729807063A691630901EDEE44211D39AF4A2962D247ECDBC0DE21A63874DAEA7FC593067AF952C07BA0160C050A446B8098C07DA8E6FC49E3C31D3D5FD00FEB9937D7E7DFB83DE9F645D82522B78732E8CDC916F2891479B2FA20E3B7028629C94996E7001109B101165E2400371005821021134660219AD72FAC17856364106EC2B1314444096C4C01481F6314031B600A3924A0B0810FF8000000081000000000000066E0C88840063C1A10210F12A75D47B41084400920065EC2298A158B2F88495E08C4219FF03FE0FBFF008B;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h6FB0000038A55B52E870BE93D9EE4183E5E315F2A8F025232800AC653304C08152A7A171D43BB459A25859EEA96FADDFC45D8FDBFB7BDEDE71300953B3DB7DF21B651E2C098586027DE1696A02911AA266AA2EBF91B35E0F1E16020341466110301033370048D06978A28A25E020C6C400568A8A33332CC6CC7018D98F8CD6810FFCAC091D6554550455296940000A10500A13FF94FFE50770EEEAB8EAA4D9C38E38FA3DB2BEB193793E6FFFBFEFD0888A89109EB724DD6F3F7555555556DA10248514514A9A961BB40555817E065720E2E37FC94A493041040473EF9FCFE7F300353CCF3CF3D026C5402100143E02D5469200082D6CDDB6D416DA5228A55B6D;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h89596D5551625555554554D3BDA8B959C5B865BB34112923C5ADF42E2BD65198174AEEA30C17C0903C51C6A182B293716062214041D01A050168C31F34772CD95D2BDD8EE48220441B0A82C0302FBEB08A25405899D93934CD705BC1000FE00FB1935DCC23444B46A051462606067A820C0A13144E481AA55CD34CA04C9041694446328A5AB309525004175D576A54CC08A2082780CAC48450046CA0CA813C684E032E05C05BFC4DAD50BA081C9C4C4C01194828455C34D4DA1C9280FE503584445B914FF6D8C88A222B6DB0D8830397B9A841032984434208010E49EDA1424417AD162D9860932821FDF1B0E29015812D889AFC09B19200018CE500BA925A49;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0A24A0635ABBD03DC102F272879823791E655A29042920280811110A2E0A8F7579241C520955112421248271400B91C4908A84817659B1B48314C2490990369371F480080CBEF226886EC53F1FAA866E2930018962EC72A89B5201803C0A4A04CDFFF492D922360A23DA40093410B5E20D0742903408C3E8EC1EC440200515F70087D5CAB292CD208ADAD448821A535134C47025A1106E444442514037B30544082F32840206454410000A62535345397D3C869A106B5D8C924AB2005C028080156005405245007C633EFFFF3FFFFD5755F57DFD5F5F5777FFFBBEF7FDFFFFFFFFFFC7E1FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFBF5F55DF5DD75;
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU0|cpu01_inst|abm|Selector3~9_combout ,\CPU0|cpu01_inst|abm|Selector4~9_combout ,\CPU0|cpu01_inst|abm|Selector5~9_combout ,\CPU0|cpu01_inst|abm|Selector6~9_combout ,\CPU0|cpu01_inst|abm|Selector7~9_combout ,\CPU0|cpu01_inst|abm|Selector8~9_combout ,
\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hC0001FDD57FFEDE187C01EDF3FBADA56BD6E66F5ACC53DD0BCC6DD53D14D0069DB4AB66DB7694E0A16850E541D6AC9BB46895C2D894C5DBC3553BCA4A3ED017B6C25EB2C2DAFE5BDB685E6F3DDECFF8CA32D71A76F852DF70A47E9FB460863385E8514A55B71ADB4E2F14297816A3C2B72B26DB5B5B68D94A4CECFFA13B892D634ADBF5C12204246F27002D58DC03CF19C7E7FDB741428586562CB8C711AC7C446CC8CC889B02CF6A6B79297F5402DADCFBB8384120C8B9C24C535210FAD03856DA94D8496046E4000000D0008140F10CFFFE9FFFF3477912522D2C9B04590F66D2B8A739C80B83B1CAA6AA93856A2EA90A6C33D28824216800FC00F04000089;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hC8724924D9AD2FD71184DE3A6C17845054410238AA98214D480080186AC4D281841B005CE23FA6BD329D9D703DB33FA98010910A3C63087F4438FF99C8404E781CF937961DA1E4033C717B56F4A2DC7B0F07471DA2DE7E0F170E020C555B122948DC4D0853582083810410430A4A1801121FEFEB7A7AAE90D2032538C119DEB2201E7E95E26996E7A9094A5A56666EE73592DC0003006040030C833D8729262A28A292A22B2C00004A6090004008051112124660A40700E30088000002A4928F250820820004C70C662E59C5BEE8874105044001A2490000003835B201008048003F6FFBAE9EE10DDF606B5E3422071550C455511C8101249E2493940A419249;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h6A0E0800062500000001551A6001CC1AE93DD63B478637C612E826FEBA6377C7D47D1094C6C1667F0F951513EB18E272A0ADB428511D0C6889FE0813F144BF1A61C4166088A2A8E743B4E5721CD0004C49801004EC2922711783840D88540090067C6C0A07F5125031B8032039B980E316211F7E40469134606F0289A7D5B0C7F5398D35235E41E3741854608B842395E139B205B0D150B774CD1D2C57A3F9021B544110110C074AC042F82096C60D6B2DE58ED1BB0D06FDCADB24CEE3E37737373DA130092619336D0C924D3B1AEF652173ACBE09A67DD9A08D6F664B894AF5C7395B9FE1B145CD08020FE5E938C954473FB54D9BDBFB2231258E8B54E09DFF;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hAC7F36EA35D7A402E5851BF70DFB35D334FF7D1A3551F636E6FF7A7A3F6CD3839D41436B9E9F604245C3E2BA712DB709E4AFE6D040B16FF025D78F1A5D966CC5B7B3518AF1081F697FD5DA7F4AB51535BDEA23F06B433574B2494BB2D137EEB56BE086FDAD98DB0F348BED32910448C8C4628F89102EF3EAFFEDDED66B6F55A6951A00E4601271AB29A417D4B72B48B0C11B402819BD2499B1B18EC00923F576A6A719271C17823A9874408F1DBF6F6FDBEED5F77B5FDEDAC920088302972942223918510995660004810000C000037DD75DFFF57D57550800044108020000000000381E000100000000000000000000000000000000000937FB755DDD55771F;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU0|cpu01_inst|abm|Selector3~9_combout ,\CPU0|cpu01_inst|abm|Selector4~9_combout ,\CPU0|cpu01_inst|abm|Selector5~9_combout ,\CPU0|cpu01_inst|abm|Selector6~9_combout ,\CPU0|cpu01_inst|abm|Selector7~9_combout ,\CPU0|cpu01_inst|abm|Selector8~9_combout ,
\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h6000035D5023E08343C55CC493B21A52A1691685B1153559B88AD9D3514D002C5B5014ADB6E94A4B17858E4A1D4A19B304451084C026752D70E9DD35292500494C8D21350EB7C53426C1467291AE9338BDC921870FE6B6968025A9E65448013C5A8056B45B68A5B4C0B16297903B1D2B42902DB521349C373CC24A49B4DE5A4BD1ACA71802006983111278508D993E71323A24CB61506809A031898E2222C0C004CA44A012346C5AC08592DFEA9A2123CFF200081040002A240600400B21139109216B2C24351E4108000F9FC01C6786CF00021FFE0C628214B46A0834A318868DAB0A75DC05B8085080EB6F083692C80904AB390C1042189287A38A220818C9;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h2E124924C9A55C94B8D0758AE7060040D05E3DB400900001251185241182C501420B027CE22FAE357224B557BFBF7B82EA169568BF7B6B7D441D0E19799937B80FFD95943F82EC0F1DAB0FFE548CCC7B43C7BF1588BAFE1E1E0ECA0C000A00109014391F014AF020745145116220ED0803192FAF9A9AE681C6680908D29031FCEBB67717F7E31E4793A1084240000080440206AA8B55AA82E42C9BBC87A208E0820C31089135D8885B2A36EEDDEBBC444647426A151355B53E16FBEFBC56DB0A20869A6DA200869FEE084D83FA61BD12197337CCCB495AEBBFC572BBCDE6F371D53867ABEA9AA91447E06B4AF1AE06800303000C14A449249904921B289A124D;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h8AA02BAAACC0BAEBAEE000D8A8741319652C5188564C90A7C7CDF21A1AC924EFC1244661220310AF9B8012A2E1697212A0A597E6084DFA27B834C18ED813934B34FEC4E222191041C91E5FC1F450EDB40DEFCDD4EC6B19D896E19FC1220DE51F925C2E49F994CB659DC844231F1BF249FC872D084E0611D13C4D14233040CFCC857BBFBF6BBC2489243C0237FEBE3F01C8291DE6824B90854641742EDEA4F863CA112F72C0F7FB49E7DD4A8A12D284221CEC9712027E5BCD424E014A31305380045781B77FFEEAB90105B6DC699940B1B905C91CD888061EF11169A66ED108C5EBD40F9F74F102F40040EC8022C044000BC4BAE40BF8694603C9EA20BF544E76;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hC01B10A1BA455106E100E9A6C3E81B2C0A7CDE2B4538B2DA888D58521F2646B2B41E34ADB4E851252D230098402497C340A60105F6B9DED006F5D5C556965F42D2DECC84766A49AAF6AF4429082A832F09E901EB09145068391102D039396485E8C59269769A6D4A101AA8209000B0C044020590143E494813DD4A10AD4B5560AB7A3F3A7781D50087E0C2E7E21E1379040A31F191117168808618E2F9B27034261D2FBD8875C7CAF631DE356D6DA079B8C3C24529149242ED2AAE7D3AFE61EEA7484D2069D10208002C03A48920515F63C80A28AAAA08043D88228445C09870E7C87C202E0A2922CAD9B0A048640DBAB5C118384D02C480F7E99F0020B575BF;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU0|cpu01_inst|abm|Selector3~9_combout ,\CPU0|cpu01_inst|abm|Selector4~9_combout ,\CPU0|cpu01_inst|abm|Selector5~9_combout ,\CPU0|cpu01_inst|abm|Selector6~9_combout ,\CPU0|cpu01_inst|abm|Selector7~9_combout ,\CPU0|cpu01_inst|abm|Selector8~9_combout ,
\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h8A8095DF551FD145719EE33EFFB848D1B1288E44A27DB330B992DCCF532C24A2597007A084021A7BC1B5BE088CA06BBBA421A28894A6A16E3A65D2B6BFE1297C6D99AF3C2C03EDA490E74E3E80095B5FAD2CAD9322C80F86A44F8F86CD090888C2F2A31CD86DB082D6B25C44C7FB7C320411A115BD841CA5ACCE4EF9FFFEDBCE32AC95F8C24BC9AE33F6014CBCE20C010A62FFC913B16D4484A32BAF0062149A20E303B447EFE61AF2D58697808615346E703A9098C01E020604A2068B21436D24B4326AFC08A354F7F91150A469C7A23FF005FE00A813C490B8681EFDA004072CEB3AE1DC00B4C0EB031B666532866D4604953B6440518AA533155441D33000;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hECF24924A821CED6BCD2662F7532B0D9ADBE3D2081B1A5218800B287510ED70173812D4D25B692DC98DF4CB8A69ADE71D45EA9EC2729EF4FADEA375BF9FE33DBB7D54BA884955A0417BB3518F61074D50189692CB509BF1F0E0A4E09410EB0098A513A873149DFD0D9A69A62E426D8C4BE2F2D2D494D8B6348F1306A66E5F7FC4B9EDA22A22D1B46E100046A228AAAC5548856FF9BAA65055C466325AD0C15A10510591781AEB115662D5FFBFFEED4888B89D2D69765FFA3E101155554C6DA0132A51550405AF2E69A0D7D1AD682D325BB836E5998248D75C612D1D130985C262A2D9AF6974DF023DB00000E233604802AF00008B6FCFC924C9249522DA5DB6D;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h9F56ED5551514D75D7480389E5ABA869248631D9FB1373ADCD57D4563313F7C8155CA803164D033ADE40B2E783B8F3B7BFB5BB8764FC7B0751FDFD4FD873F7DF74FE4CE2A0D20E5DD89CDFC8A252EFB1057FAAF8ECE9285837E818E0018CF031D8E9E4CD2FD40B46B1688C3D870678035D9E29287F401DD05C95A41145504D4F910E136B7D2B8BB7F4171755FEAE3ECFC80908A792C85440D5653CC81C3BD8A8882A3AA4001F47494870DA8017565D6483BBBD4E80C43E5D4A476DD0637476C0110E993AE4E90A8F022A4924B92306AED9AC52096D88955AB8046BA0B6C8F6914AA7A5C3DA1E02BC22342EF021804D10B2DC2BB482697F2280C55B11ABF2CC76;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h84D738A52F4F7062E830DB36E1F9710481781C8391A5907A20B87C5A930A85A7BCA43E670E7955052126A691601CC6A4C03C8C8032AADBDA42956541E6A45B4AD0DEE2880E8FFF0E9EAB448949AECB1A69E045FD6BA81641AD6067906E2BBE8135DAEFD966CE6903B278BCE88410BC41410165B21FF682689A5FE35A091289A610FA753B5ADAD620CB4CC0254394214C208A3853A010D3E800A2083072D2155C662D6B8DC5A5D74033068835094D2551BEDA4B6D29B6DB48E9BF79092E3A47F4FDCEE740C8850A42F310B85942D1275D6BEA18237A200855C0719412102C459308073ABE41D5062520064E03111B32404210CA87B0182A5B1A5BF7FF7DC2AA02;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU0|cpu01_inst|abm|Selector3~9_combout ,\CPU0|cpu01_inst|abm|Selector4~9_combout ,\CPU0|cpu01_inst|abm|Selector5~9_combout ,\CPU0|cpu01_inst|abm|Selector6~9_combout ,\CPU0|cpu01_inst|abm|Selector7~9_combout ,\CPU0|cpu01_inst|abm|Selector8~9_combout ,
\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hCA2027578154F46AC5C57BFFFAA94ADBA16ECAE58A7D9BE5ADF6D454CF516D438208E54D302B76B2C7F9BC5A110BBFD2BDBD64A05D2AEC5ED6BD8CB42FB92A6E6A69ADA749BF09B590BA5EFCECE996732D2CAFB346EFACA5A96D4A0B1E594A7E9C65F5BE93102D362E9356F5B573595B0EB781B9BD86EF27A8CE42FAA49ADBFEB7A5ACE49259578EB197FAD9F59542B172F2F79B06A42715912C87B6525117FEE554C6C8C3457CB4DCE6A69A1FA721ABC81722949279972724A7A4A709A15469C12CBCDDFBBF5E6537878C3F242D79880F0F05E1E0A26462778C8997CF0F10E56970C474D6A5C5F0F728F38A5DE43DCBFE2577AC4AFA43143D10285401D10909;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hF9F0000009AD969339D4E5DDB5B1A6A9E9EB3D28A2A925496555E2E23DA12AE1212DBB493535F65DB17CEDF7B695DFDBFAD4C1CAB5FBCA6F39EB95CBF7FB7BD2F715DB3634A376007C2EB9F5022B369D496D19BC9B4FBE1E068A88055BD13BACD4C877A75F1ED0823451CF35E9EBDD1B034F29254B4BFBC3D57B9B5B6AF47BF4803CDA22F3668A249B3882720C66C4F72729CEEB9AF56EA7FE24BAB70D96294DE78A338D2AAFFA8A5476ABAEB56BEBDD56D79A8EB536F73F7F3668B2C97000D60769E78B2BD4A167DA125DCE9E037F50467579C51A6DF79E68EFD793A9F6FF7F7F4FD2F59669EB1BDA805AC0940E03F5734755DFA527DC8042F6939363930124;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hD5B42FFBAEF6B28E79E200CB41D44F4B2484E75BB30DD2FBD45DF6DEF3B9A7B837C6C851FE9F85987FD0A7E58BFADAB5A0BD23BEFDEA7457DDAFFF5F9F375BFB7CBE1B9AF0D2B08AA628AA8FF3D2BFB1E26F10DEABEFAA9F35FC9DC898DEE545F09DA56C2B73391EFA6C3504E7DE7BAA2AEB2D6E0FC19A9D5EF16F2BCD5C77E8B17E326F59CD46DDA404F757D6BB357B23078FF6A5D69237A6F9F5CA9B2EDD449D03CBBE572D5E286FCA584B9A5AF5449BFAA68792A5F2CE528FDA74652F7FA32734BDA79258F91D6E2DB7F9ECFA6593B4BADA819BB36A15009C4D2FECB5FCB197A7C123FD119CE43BB8599D6FCCB5C7EFD73FEDB24CFF7563F9DFEBFE7FF9AF;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h8FB2D429DADD5F7B7B657FE5346A31DDF693E6D2F16FFF9CE46A5A63F24EDDE5FDAD1F31E7CC70D868E4ECF7133FA5BA5C34C2D5F75B929FA4FED9432DA6DE5A96D49B0E3F8EFD4EF52E5DCD093AB22FE4AE62594A34325939590AE6BB79B4F126B5BB4B7CB38BD8255AE162D90666FA94CACFD6D40ED24EF63F5694CF97F976EFAA5F7B7392A631AACCD665D43C58DD4D31777799887A7B2FBD147773BB05529CA94ECB95BD43F32E56FC3949DF3E7EBDD6D2EF7A3D9B5BCDCA318A053969B7D7655D7156014412B212EA5E73F7AFFAB5E7FD560F75F77A91D6E9F816BB550F188DBBB5DBEE305F2D6C678B734F535D6B7AB7F5E16CBF76703266DF7DDF4DA8;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU0|cpu01_inst|abm|Selector3~9_combout ,\CPU0|cpu01_inst|abm|Selector4~9_combout ,\CPU0|cpu01_inst|abm|Selector5~9_combout ,\CPU0|cpu01_inst|abm|Selector6~9_combout ,\CPU0|cpu01_inst|abm|Selector7~9_combout ,\CPU0|cpu01_inst|abm|Selector8~9_combout ,
\CPU0|cpu01_inst|abm|Selector9~9_combout ,\CPU0|cpu01_inst|abm|Selector10~9_combout ,\CPU0|cpu01_inst|abm|Selector11~9_combout ,\CPU0|cpu01_inst|abm|Selector12~combout ,\CPU0|cpu01_inst|abm|Selector13~combout ,\CPU0|cpu01_inst|abm|Selector14~combout ,
\CPU0|cpu01_inst|abm|Selector15~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./MC10.hex";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ALTSYNCRAM";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFD7D3AC7A8A4FD2385CD7E972C6CA63260D563A375938CC3466732B0BCD7D971FFC8FA7FED78E4D75FDBF87617E7DF52D99EDC28F36FFB95AD9A0D59CADC373B3D2B54BB637E33FE7D08FFE9BED4F5567ED7D7E1CFB7FA31C97B607D3AD188737F871C723EF96FFE6382ABEF3F77C36EA3F6DAFBF2EBB12DF95BDD6E0562FEB6BDF3EE8516539E45DAB902ADE36539B25EDE4A94F745DD538D0BC6546081B77C551F94E8939468C764203FA47EA672EBB1A5001D324108266CAD24A1197734C797D9CF0D267FDC9C9662CDA3606812B3CCCCC3999829F746EF44C6858AE677E1573714FCB7DFCB591CA0C41EFADF7396132DCA45FBDADF7F8FC40A64AB7C300B;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hABD249248918CB13B9D4CF555BFDC5A2E4FC457BFE2825EBCF55CFCEA5616D81EF2D3355C628B9A9C3EBF9A72B0FE5EBBAD90635517F7EDAB590A8DABB9B7DDA0B098EBAA8C2AA0266517FB162E9D08A7ECA7E2FFE51DF0E86828E03517E9AE7DCC8741F5B5AF0D52CF365D4E94BDDFC9F72202C7571F852757AFADD8D14EF5CC22EA44673BE98206B290729466CC263118A96BB945FEAA7B026B2230C3E2948F2DE5A8F2ABF4A9B7036A6BC174BF977DBD55AABA6727D6F1E27EEAB9CD00957A44CE29F6E9441099C02113F17F76FD654749B9C026D739E6EDD1FAE9F4DA2D97D4315541D654B1374C0210DD39F015F5155DF752F6D4936D304DB814053C800;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h41B84AAEFBEBF79A2CA5F741C1F7C77E11A225AB1D8B8331DEA5D6A7EAAA12BC02085043CD8384B739DCC5AA88628359E06E6478F16376635FB243143455406BA568DEA93B2DB88352B7279334A6E6A64EE4ED0C9D7BD2BD4F3765CD88D7A5C7BB839D8C8D3649261AD143A23D39DEBDBA2877974A0ECFE7086B4A7EBCAD13F964F3EA8EC6D3067C100CCB07DE3D41D4080FA337E77FC4A453446EA3C9973F0E8F1B66BE6729DC48AF7A2A81CD8DF4675D4E12120A2F5D42FB849320BE1A78B76359C145BF56B3BCCD2DFED9DCD946129013ED19DBE5DA44004508CFA5A10A6472AF42A49D20943A287889DDBFD8DAD7CCD98BAF3895B05772AC45EBABBF4A49;
defparam \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h4B65EE7BCA9BFF277345B4F3CD9E601C47E7F87824584ECE44F7066206735D656152E71CAB7101220824CA5A51A8D0CAB482E655B7CCB5BCF03A46FC58D3B3BB3FFC84B1B05256E2EB7AFDDFF13BB6EB8E3B760B63327C928A0F49F6AD4C426454DEF116DB2A86D3065AC59337BC5988CC668E94B4012CCE4C1EDCCCE6ED7577EFE6DD0B9693E52E665BB4B9772659ADC7997755A99952A02DB794B776920306A89F93EB1BBC8C1FA866E282D37157197D1D36AE73AB1DBF365CB22D55B928F785E997517A05CA4C623C6DB04C7DFF1D5A10B92EEBF75C01A5500A45C5644F46AF65CEBBC5C49385D29510B2D8A3B2E2D6810285A8237BEF525291D7D3FD0357;
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \VDG|horiz_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|horiz_scaler~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|horiz_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|horiz_scaler[1] .is_wysiwyg = "true";
defparam \VDG|horiz_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr111~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr111~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~1 .lut_mask = 16'hFFEE;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr111~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr111~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state~q ) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr111~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr111~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr111~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~2 .lut_mask = 16'hEFFF;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr113~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr113~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_accb_state~q ) # (((\CPU0|cpu01_inst|state_sequencer01|state.pshb_state~q ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~1_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_accb_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr113~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.pshb_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr113~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr113~2 .lut_mask = 16'hFBFF;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr113~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr111~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~4_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.jsr_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.bsr_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.jsr_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.bsr_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr111~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~4 .lut_mask = 16'h0303;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~11 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~11_combout  = (\CPU0|cpu01_inst|data_fetch_01|md [0] & ((\CPU0|cpu01_inst|dbo|Selector7~10_combout ) # ((\CPU0|cpu01_inst|acca_inst|acca [0] & \CPU0|cpu01_inst|dbo|Selector7~9_combout )))) # 
// (!\CPU0|cpu01_inst|data_fetch_01|md [0] & (((\CPU0|cpu01_inst|acca_inst|acca [0] & \CPU0|cpu01_inst|dbo|Selector7~9_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [0]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~10_combout ),
	.datac(\CPU0|cpu01_inst|acca_inst|acca [0]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~11 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector37~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector37~0 .lut_mask = 16'h0003;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr115~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.read16_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.read16_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr115~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr114~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr114~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.rti_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rti_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr114~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~0 .lut_mask = 16'hFFFC;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr114~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr114~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr114~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~2 .lut_mask = 16'h0005;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \CPU0|cpu01_inst|SP_inst|sp[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \CPU0|cpu01_inst|SP_inst|sp[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector5~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector5~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|EA01|ea [10])))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|PC01|pc [10])) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [10]),
	.datad(\CPU0|cpu01_inst|EA01|ea [10]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector5~8 .lut_mask = 16'hFB51;
defparam \CPU0|cpu01_inst|abm|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector5~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector5~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (\CPU0|cpu01_inst|abm|Selector5~8_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|SP_inst|sp [10]) # 
// (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector5~8_combout ),
	.datac(\CPU0|cpu01_inst|SP_inst|sp [10]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector5~9 .lut_mask = 16'hDDD8;
defparam \CPU0|cpu01_inst|abm|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector7~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector7~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (\CPU0|cpu01_inst|EA01|ea [8])) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|PC01|pc [8]) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [8]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [8]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector7~8 .lut_mask = 16'hAAF3;
defparam \CPU0|cpu01_inst|abm|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \CPU0|cpu01_inst|SP_inst|sp[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector11~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector9~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector9~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & ((\CPU0|cpu01_inst|PC01|pc [6]) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// (((\CPU0|cpu01_inst|SP_inst|sp [6]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|PC01|pc [6]),
	.datac(\CPU0|cpu01_inst|SP_inst|sp [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector9~8 .lut_mask = 16'hD8FA;
defparam \CPU0|cpu01_inst|abm|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \CPU0|cpu01_inst|IV_inst|iv[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|IV_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|IV_inst|iv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|IV_inst|iv[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|IV_inst|iv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \VDG|E4~0 (
// Equation(s):
// \VDG|E4~0_combout  = (\VDG|col_count [2] & ((\VDG|DD_s [2]) # ((\VDG|H4~combout )))) # (!\VDG|col_count [2] & (((\VDG|DD_s [3] & !\VDG|H4~combout ))))

	.dataa(\VDG|DD_s [2]),
	.datab(\VDG|col_count [2]),
	.datac(\VDG|DD_s [3]),
	.datad(\VDG|H4~combout ),
	.cin(gnd),
	.combout(\VDG|E4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|E4~0 .lut_mask = 16'hCCB8;
defparam \VDG|E4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \VDG|next_R~0 (
// Equation(s):
// \VDG|next_R~0_combout  = (\VDG|next_B~0_combout  & ((\VDG|DD_s [4] & ((\VDG|DD_s [5]) # (!\VDG|INV_s~q ))) # (!\VDG|DD_s [4] & ((\VDG|INV_s~q )))))

	.dataa(\VDG|DD_s [4]),
	.datab(\VDG|DD_s [5]),
	.datac(\VDG|INV_s~q ),
	.datad(\VDG|next_B~0_combout ),
	.cin(gnd),
	.combout(\VDG|next_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_R~0 .lut_mask = 16'hDA00;
defparam \VDG|next_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \VDG|next_G~0 (
// Equation(s):
// \VDG|next_G~0_combout  = ((\VDG|DD_s [4] & \VDG|INV_s~q )) # (!\VDG|DD_s [5])

	.dataa(\VDG|DD_s [5]),
	.datab(gnd),
	.datac(\VDG|DD_s [4]),
	.datad(\VDG|INV_s~q ),
	.cin(gnd),
	.combout(\VDG|next_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~0 .lut_mask = 16'hF555;
defparam \VDG|next_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \VDG|Mux0~2 (
// Equation(s):
// \VDG|Mux0~2_combout  = (\VDG|col_count [1] & (((\VDG|col_count [0]) # (\VDG|MCM_data_s [1])))) # (!\VDG|col_count [1] & (\VDG|MCM_data_s [3] & (!\VDG|col_count [0])))

	.dataa(\VDG|col_count [1]),
	.datab(\VDG|MCM_data_s [3]),
	.datac(\VDG|col_count [0]),
	.datad(\VDG|MCM_data_s [1]),
	.cin(gnd),
	.combout(\VDG|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~2 .lut_mask = 16'hAEA4;
defparam \VDG|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \VDG|Mux0~3 (
// Equation(s):
// \VDG|Mux0~3_combout  = (\VDG|col_count [0] & ((\VDG|Mux0~2_combout  & ((\VDG|MCM_data_s [0]))) # (!\VDG|Mux0~2_combout  & (\VDG|MCM_data_s [2])))) # (!\VDG|col_count [0] & (((\VDG|Mux0~2_combout ))))

	.dataa(\VDG|MCM_data_s [2]),
	.datab(\VDG|col_count [0]),
	.datac(\VDG|MCM_data_s [0]),
	.datad(\VDG|Mux0~2_combout ),
	.cin(gnd),
	.combout(\VDG|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~3 .lut_mask = 16'hF388;
defparam \VDG|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \CPU0|cpu01_inst|CC01|cc[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|CC01|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|CC01|cc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|CC01|cc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector0~1 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector0~1_combout  = (\CPU0|cpu01_inst|dbo|Selector7~3_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [15]) # ((\CPU0|cpu01_inst|CC01|cc [7] & \CPU0|cpu01_inst|dbo|Selector7~4_combout )))) # (!\CPU0|cpu01_inst|dbo|Selector7~3_combout  
// & (\CPU0|cpu01_inst|CC01|cc [7] & (\CPU0|cpu01_inst|dbo|Selector7~4_combout )))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~3_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc [7]),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~4_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector0~1 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|dbo|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \ROM_E~0 (
// Equation(s):
// \ROM_E~0_combout  = (\CPU0|cpu01_inst|EA01|ea [15]) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|ea [15]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.cin(gnd),
	.combout(\ROM_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_E~0 .lut_mask = 16'hCCFF;
defparam \ROM_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \SDRAM_inst|A_address_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|abm|Selector14~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_address_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_address_hold[1] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_address_hold[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \SDRAM_inst|A_address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_address_hold[3] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \SDRAM_inst|A_address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|abm|Selector11~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_address_hold[4] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \SDRAM_inst|A_address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|abm|Selector8~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_address_hold[7] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \CPU0|counter[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[0] .is_wysiwyg = "true";
defparam \CPU0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \CPU0|counter[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[6] .is_wysiwyg = "true";
defparam \CPU0|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \CPU0|Equal9~1 (
// Equation(s):
// \CPU0|Equal9~1_combout  = (\CPU0|counter [4] & (\CPU0|counter [7] & (\CPU0|counter [5] & \CPU0|counter [6])))

	.dataa(\CPU0|counter [4]),
	.datab(\CPU0|counter [7]),
	.datac(\CPU0|counter [5]),
	.datad(\CPU0|counter [6]),
	.cin(gnd),
	.combout(\CPU0|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~1 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \CPU0|counter[15] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[15] .is_wysiwyg = "true";
defparam \CPU0|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \CPU0|Equal10~8 (
// Equation(s):
// \CPU0|Equal10~8_combout  = \CPU0|OCRL [0] $ (((\CPU0|Add0~0_combout  & ((!\CPU0|always1~3_combout ) # (!\CPU0|Equal5~0_combout )))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|OCRL [0]),
	.datad(\CPU0|Add0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~8 .lut_mask = 16'h87F0;
defparam \CPU0|Equal10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \CPU0|Equal10~9 (
// Equation(s):
// \CPU0|Equal10~9_combout  = (!\CPU0|Equal10~8_combout  & (\CPU0|OCRL [1] $ (((\CPU0|always1~6_combout ) # (!\CPU0|Add0~2_combout )))))

	.dataa(\CPU0|Equal10~8_combout ),
	.datab(\CPU0|always1~6_combout ),
	.datac(\CPU0|OCRL [1]),
	.datad(\CPU0|Add0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~9 .lut_mask = 16'h1405;
defparam \CPU0|Equal10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \CPU0|Equal10~10 (
// Equation(s):
// \CPU0|Equal10~10_combout  = \CPU0|OCRL [2] $ (((\CPU0|Add0~4_combout  & ((!\CPU0|Equal5~0_combout ) # (!\CPU0|always1~3_combout )))))

	.dataa(\CPU0|Add0~4_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|OCRL [2]),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~10 .lut_mask = 16'hD25A;
defparam \CPU0|Equal10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \CPU0|Equal10~11 (
// Equation(s):
// \CPU0|Equal10~11_combout  = (!\CPU0|Equal10~10_combout  & (\CPU0|OCRL [3] $ (((!\CPU0|always1~6_combout  & !\CPU0|Add0~6_combout )))))

	.dataa(\CPU0|always1~6_combout ),
	.datab(\CPU0|Equal10~10_combout ),
	.datac(\CPU0|OCRL [3]),
	.datad(\CPU0|Add0~6_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~11 .lut_mask = 16'h3021;
defparam \CPU0|Equal10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \CPU0|Equal10~12 (
// Equation(s):
// \CPU0|Equal10~12_combout  = \CPU0|OCRL [4] $ (((\CPU0|Add0~8_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|OCRL [4]),
	.datad(\CPU0|Add0~8_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~12 .lut_mask = 16'h0F78;
defparam \CPU0|Equal10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \CPU0|Equal10~13 (
// Equation(s):
// \CPU0|Equal10~13_combout  = (!\CPU0|Equal10~12_combout  & (\CPU0|OCRL [5] $ (((!\CPU0|always1~6_combout  & !\CPU0|Add0~10_combout )))))

	.dataa(\CPU0|always1~6_combout ),
	.datab(\CPU0|Add0~10_combout ),
	.datac(\CPU0|OCRL [5]),
	.datad(\CPU0|Equal10~12_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~13 .lut_mask = 16'h00E1;
defparam \CPU0|Equal10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \CPU0|Equal10~14 (
// Equation(s):
// \CPU0|Equal10~14_combout  = \CPU0|OCRL [6] $ (((\CPU0|Add0~12_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|Add0~12_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|OCRL [6]),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~14 .lut_mask = 16'h1E5A;
defparam \CPU0|Equal10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \CPU0|Equal10~15 (
// Equation(s):
// \CPU0|Equal10~15_combout  = (!\CPU0|Equal10~14_combout  & (\CPU0|OCRL [7] $ (((!\CPU0|always1~6_combout  & !\CPU0|Add0~14_combout )))))

	.dataa(\CPU0|always1~6_combout ),
	.datab(\CPU0|Equal10~14_combout ),
	.datac(\CPU0|OCRL [7]),
	.datad(\CPU0|Add0~14_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~15 .lut_mask = 16'h3021;
defparam \CPU0|Equal10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \CPU0|Equal10~16 (
// Equation(s):
// \CPU0|Equal10~16_combout  = (\CPU0|Equal10~13_combout  & (\CPU0|Equal10~11_combout  & (\CPU0|Equal10~9_combout  & \CPU0|Equal10~15_combout )))

	.dataa(\CPU0|Equal10~13_combout ),
	.datab(\CPU0|Equal10~11_combout ),
	.datac(\CPU0|Equal10~9_combout ),
	.datad(\CPU0|Equal10~15_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~16 .lut_mask = 16'h8000;
defparam \CPU0|Equal10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \CPU0|Equal10~17 (
// Equation(s):
// \CPU0|Equal10~17_combout  = \CPU0|OCRH [0] $ (((\CPU0|Add0~16_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|OCRH [0]),
	.datad(\CPU0|Add0~16_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~17 .lut_mask = 16'h0F78;
defparam \CPU0|Equal10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \CPU0|Equal10~18 (
// Equation(s):
// \CPU0|Equal10~18_combout  = \CPU0|OCRH [1] $ (((\CPU0|Add0~18_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|OCRH [1]),
	.datad(\CPU0|Add0~18_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~18 .lut_mask = 16'h0F78;
defparam \CPU0|Equal10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \CPU0|Equal10~19 (
// Equation(s):
// \CPU0|Equal10~19_combout  = \CPU0|OCRH [2] $ (((\CPU0|Add0~20_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|OCRH [2]),
	.datac(\CPU0|always1~3_combout ),
	.datad(\CPU0|Add0~20_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~19 .lut_mask = 16'h336C;
defparam \CPU0|Equal10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \CPU0|Equal10~20 (
// Equation(s):
// \CPU0|Equal10~20_combout  = \CPU0|OCRH [3] $ (((\CPU0|Add0~22_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|Add0~22_combout ),
	.datad(\CPU0|OCRH [3]),
	.cin(gnd),
	.combout(\CPU0|Equal10~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~20 .lut_mask = 16'h07F8;
defparam \CPU0|Equal10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \CPU0|Equal10~21 (
// Equation(s):
// \CPU0|Equal10~21_combout  = (!\CPU0|Equal10~19_combout  & (!\CPU0|Equal10~18_combout  & (!\CPU0|Equal10~20_combout  & !\CPU0|Equal10~17_combout )))

	.dataa(\CPU0|Equal10~19_combout ),
	.datab(\CPU0|Equal10~18_combout ),
	.datac(\CPU0|Equal10~20_combout ),
	.datad(\CPU0|Equal10~17_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~21 .lut_mask = 16'h0001;
defparam \CPU0|Equal10~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \CPU0|Equal10~22 (
// Equation(s):
// \CPU0|Equal10~22_combout  = \CPU0|OCRH [4] $ (((\CPU0|Add0~24_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|OCRH [4]),
	.datad(\CPU0|Add0~24_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~22 .lut_mask = 16'h0F78;
defparam \CPU0|Equal10~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \CPU0|Equal10~23 (
// Equation(s):
// \CPU0|Equal10~23_combout  = (!\CPU0|Equal10~22_combout  & (\CPU0|OCRH [5] $ (((!\CPU0|always1~6_combout  & !\CPU0|Add0~26_combout )))))

	.dataa(\CPU0|Equal10~22_combout ),
	.datab(\CPU0|OCRH [5]),
	.datac(\CPU0|always1~6_combout ),
	.datad(\CPU0|Add0~26_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~23 .lut_mask = 16'h4441;
defparam \CPU0|Equal10~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \CPU0|OCRH[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRH[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[7] .is_wysiwyg = "true";
defparam \CPU0|OCRH[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \CPU0|OCRH[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRH[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[6] .is_wysiwyg = "true";
defparam \CPU0|OCRH[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \CPU0|Equal10~24 (
// Equation(s):
// \CPU0|Equal10~24_combout  = \CPU0|OCRH [6] $ (((\CPU0|Add0~28_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|Add0~28_combout ),
	.datab(\CPU0|OCRH [6]),
	.datac(\CPU0|always1~3_combout ),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~24 .lut_mask = 16'h3666;
defparam \CPU0|Equal10~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \CPU0|Equal10~25 (
// Equation(s):
// \CPU0|Equal10~25_combout  = (!\CPU0|Equal10~24_combout  & (\CPU0|OCRH [7] $ (((!\CPU0|Add0~30_combout  & !\CPU0|always1~6_combout )))))

	.dataa(\CPU0|Add0~30_combout ),
	.datab(\CPU0|Equal10~24_combout ),
	.datac(\CPU0|always1~6_combout ),
	.datad(\CPU0|OCRH [7]),
	.cin(gnd),
	.combout(\CPU0|Equal10~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~25 .lut_mask = 16'h3201;
defparam \CPU0|Equal10~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \CPU0|Equal10~26 (
// Equation(s):
// \CPU0|Equal10~26_combout  = (\CPU0|Equal10~16_combout  & (\CPU0|Equal10~25_combout  & (\CPU0|Equal10~23_combout  & \CPU0|Equal10~21_combout )))

	.dataa(\CPU0|Equal10~16_combout ),
	.datab(\CPU0|Equal10~25_combout ),
	.datac(\CPU0|Equal10~23_combout ),
	.datad(\CPU0|Equal10~21_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal10~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal10~26 .lut_mask = 16'h8000;
defparam \CPU0|Equal10~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~0 .lut_mask = 16'h0200;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector65~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector65~1_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ) # ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4])))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & \CPU0|cpu01_inst|opcode_fetch_01|op_code [4]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector65~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector65~1 .lut_mask = 16'hD8AA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~80 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~80_combout  = (\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout  & \CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~80 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \CPU0|irq_ocf~3 (
// Equation(s):
// \CPU0|irq_ocf~3_combout  = (\CPU0|OCRL [7] & (\CPU0|Add0~14_combout  & (\CPU0|Add0~12_combout  $ (!\CPU0|OCRL [6])))) # (!\CPU0|OCRL [7] & (!\CPU0|Add0~14_combout  & (\CPU0|Add0~12_combout  $ (!\CPU0|OCRL [6]))))

	.dataa(\CPU0|OCRL [7]),
	.datab(\CPU0|Add0~14_combout ),
	.datac(\CPU0|Add0~12_combout ),
	.datad(\CPU0|OCRL [6]),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~3 .lut_mask = 16'h9009;
defparam \CPU0|irq_ocf~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \CPU0|irq_ocf~8 (
// Equation(s):
// \CPU0|irq_ocf~8_combout  = (\CPU0|Add0~28_combout  & (\CPU0|OCRH [6] & (\CPU0|Add0~30_combout  $ (!\CPU0|OCRH [7])))) # (!\CPU0|Add0~28_combout  & (!\CPU0|OCRH [6] & (\CPU0|Add0~30_combout  $ (!\CPU0|OCRH [7]))))

	.dataa(\CPU0|Add0~28_combout ),
	.datab(\CPU0|Add0~30_combout ),
	.datac(\CPU0|OCRH [7]),
	.datad(\CPU0|OCRH [6]),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~8 .lut_mask = 16'h8241;
defparam \CPU0|irq_ocf~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~94 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~94_combout  = (\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout  & \CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~94 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr45~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr45~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr45~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr45~0 .lut_mask = 16'hEAFA;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector34~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector34~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q  & ((!\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr45~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr45~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector34~0 .lut_mask = 16'h0103;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr74~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr74~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr74~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr74~1 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr74~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr74~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr79~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr79~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr74~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr74~2 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector36~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector36~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr74~1_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr74~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|WideOr45~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr74~1_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr45~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr74~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr74~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr45~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector36~0 .lut_mask = 16'hA0EC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \CPU0|DDR2[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector7~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR2[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[0] .is_wysiwyg = "true";
defparam \CPU0|DDR2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \CPU0|DATA_IN_s[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[0] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \CPU0|PORT_A_OUT[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector7~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[0] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \CPU0|PORT_A_IN_s[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|PORT_A_IN_s[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[0] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \CPU0|DDR1[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector7~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[0] .is_wysiwyg = "true";
defparam \CPU0|DDR1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \CPU0|data_in~1 (
// Equation(s):
// \CPU0|data_in~1_combout  = (\CPU0|DDR1 [0] & (((\CPU0|PORT_A_OUT [0]) # (\CPU0|Equal0~3_combout )))) # (!\CPU0|DDR1 [0] & (\CPU0|PORT_A_IN_s [0] & ((!\CPU0|Equal0~3_combout ))))

	.dataa(\CPU0|PORT_A_IN_s [0]),
	.datab(\CPU0|PORT_A_OUT [0]),
	.datac(\CPU0|DDR1 [0]),
	.datad(\CPU0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~1 .lut_mask = 16'hF0CA;
defparam \CPU0|data_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \CPU0|data_in~2 (
// Equation(s):
// \CPU0|data_in~2_combout  = (\CPU0|Equal0~3_combout  & (((\CPU0|data_in~1_combout )))) # (!\CPU0|Equal0~3_combout  & ((\CPU0|Equal2~1_combout  & (\CPU0|data_in~1_combout )) # (!\CPU0|Equal2~1_combout  & ((\CPU0|DATA_IN_s [0])))))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(\CPU0|Equal2~1_combout ),
	.datac(\CPU0|data_in~1_combout ),
	.datad(\CPU0|DATA_IN_s [0]),
	.cin(gnd),
	.combout(\CPU0|data_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~2 .lut_mask = 16'hF1E0;
defparam \CPU0|data_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \CPU0|data_in~3 (
// Equation(s):
// \CPU0|data_in~3_combout  = (\CPU0|Equal3~1_combout  & (((\CPU0|PORT_B_OUT [0]) # (!\CPU0|DDR2 [0])))) # (!\CPU0|Equal3~1_combout  & (\CPU0|data_in~2_combout ))

	.dataa(\CPU0|Equal3~1_combout ),
	.datab(\CPU0|data_in~2_combout ),
	.datac(\CPU0|DDR2 [0]),
	.datad(\CPU0|PORT_B_OUT [0]),
	.cin(gnd),
	.combout(\CPU0|data_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~3 .lut_mask = 16'hEE4E;
defparam \CPU0|data_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \CPU0|data_in~4 (
// Equation(s):
// \CPU0|data_in~4_combout  = (!\CPU0|Equal5~0_combout  & ((\CPU0|Equal1~1_combout  & ((\CPU0|DDR2 [0]))) # (!\CPU0|Equal1~1_combout  & (\CPU0|data_in~3_combout ))))

	.dataa(\CPU0|data_in~3_combout ),
	.datab(\CPU0|DDR2 [0]),
	.datac(\CPU0|Equal5~0_combout ),
	.datad(\CPU0|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~4 .lut_mask = 16'h0C0A;
defparam \CPU0|data_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \CPU0|data_in[0]~5 (
// Equation(s):
// \CPU0|data_in[0]~5_combout  = (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in~4_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|counter [8]))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|Equal6~0_combout ),
	.datac(\CPU0|counter [8]),
	.datad(\CPU0|data_in~4_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~5 .lut_mask = 16'h3320;
defparam \CPU0|data_in[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \CPU0|data_in[0]~6 (
// Equation(s):
// \CPU0|data_in[0]~6_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in[0]~5_combout ) # ((\CPU0|counter [0] & \CPU0|Equal6~0_combout ))))

	.dataa(\CPU0|Equal7~0_combout ),
	.datab(\CPU0|counter [0]),
	.datac(\CPU0|Equal6~0_combout ),
	.datad(\CPU0|data_in[0]~5_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~6 .lut_mask = 16'h5540;
defparam \CPU0|data_in[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \CPU0|data_in[0]~7 (
// Equation(s):
// \CPU0|data_in[0]~7_combout  = (!\CPU0|Equal8~0_combout  & ((\CPU0|data_in[0]~6_combout ) # ((\CPU0|OCRH [0] & \CPU0|Equal7~0_combout ))))

	.dataa(\CPU0|OCRH [0]),
	.datab(\CPU0|Equal8~0_combout ),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|data_in[0]~6_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~7 .lut_mask = 16'h3320;
defparam \CPU0|data_in[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \CPU0|data_in[0]~8 (
// Equation(s):
// \CPU0|data_in[0]~8_combout  = (!\CPU0|Equal4~0_combout  & ((\CPU0|data_in[0]~7_combout ) # ((\CPU0|OCRL [0] & \CPU0|Equal8~0_combout ))))

	.dataa(\CPU0|Equal4~0_combout ),
	.datab(\CPU0|OCRL [0]),
	.datac(\CPU0|Equal8~0_combout ),
	.datad(\CPU0|data_in[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~8 .lut_mask = 16'h5540;
defparam \CPU0|data_in[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \CPU0|always1~4 (
// Equation(s):
// \CPU0|always1~4_combout  = (\RAM_W~0_combout  & (!\CPU0|cpu01_inst|abm|Selector0~9_combout  & \CPU0|always1~2_combout ))

	.dataa(gnd),
	.datab(\RAM_W~0_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector0~9_combout ),
	.datad(\CPU0|always1~2_combout ),
	.cin(gnd),
	.combout(\CPU0|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~4 .lut_mask = 16'h0C00;
defparam \CPU0|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Equal2~2 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Equal2~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Equal2~2 .lut_mask = 16'h003B;
defparam \CPU0|cpu01_inst|PC01|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Equal2~3 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Equal2~3_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Equal2~3 .lut_mask = 16'h0400;
defparam \CPU0|cpu01_inst|PC01|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector0~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector0~0_combout  = (\CPU0|cpu01_inst|PC01|Equal2~2_combout ) # ((\CPU0|cpu01_inst|PC01|Equal2~3_combout  & \CPU0|cpu01_inst|EA01|ea [0]))

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~2_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|PC01|Equal2~3_combout ),
	.datad(\CPU0|cpu01_inst|EA01|ea [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector0~0 .lut_mask = 16'hFAAA;
defparam \CPU0|cpu01_inst|PC01|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|tempof[15]~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|tempof[15]~0_combout  = (\CPU0|cpu01_inst|PC01|Equal2~3_combout  & \CPU0|cpu01_inst|EA01|ea [7])

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|ea [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|tempof[15]~0 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|PC01|tempof[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector8~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector8~0_combout  = (\CPU0|cpu01_inst|EA01|ea [8] & (((\CPU0|cpu01_inst|PC01|pc [8])) # (!\CPU0|cpu01_inst|PC01|temppc~1_combout ))) # (!\CPU0|cpu01_inst|EA01|ea [8] & (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & 
// ((\CPU0|cpu01_inst|PC01|pc [8]) # (!\CPU0|cpu01_inst|PC01|temppc~1_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [8]),
	.datab(\CPU0|cpu01_inst|PC01|temppc~1_combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [8]),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector8~0 .lut_mask = 16'hA2F3;
defparam \CPU0|cpu01_inst|PC01|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \CPU0|DDR1[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[7] .is_wysiwyg = "true";
defparam \CPU0|DDR1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \CPU0|PORT_A_OUT[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[7] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \CPU0|data_in~11 (
// Equation(s):
// \CPU0|data_in~11_combout  = (\CPU0|DDR1 [7] & ((\CPU0|Equal0~3_combout ) # ((\CPU0|Equal2~1_combout  & \CPU0|PORT_A_OUT [7]))))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(\CPU0|Equal2~1_combout ),
	.datac(\CPU0|PORT_A_OUT [7]),
	.datad(\CPU0|DDR1 [7]),
	.cin(gnd),
	.combout(\CPU0|data_in~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~11 .lut_mask = 16'hEA00;
defparam \CPU0|data_in~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \CPU0|DATA_IN_s[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_IN[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[7] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \CPU0|PORT_A_IN_s[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[7] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \CPU0|data_in~12 (
// Equation(s):
// \CPU0|data_in~12_combout  = (\CPU0|Equal2~1_combout  & (!\CPU0|DDR1 [7] & (\CPU0|PORT_A_IN_s [7]))) # (!\CPU0|Equal2~1_combout  & (((\CPU0|DATA_IN_s [7]))))

	.dataa(\CPU0|DDR1 [7]),
	.datab(\CPU0|Equal2~1_combout ),
	.datac(\CPU0|PORT_A_IN_s [7]),
	.datad(\CPU0|DATA_IN_s [7]),
	.cin(gnd),
	.combout(\CPU0|data_in~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~12 .lut_mask = 16'h7340;
defparam \CPU0|data_in~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \CPU0|data_in~13 (
// Equation(s):
// \CPU0|data_in~13_combout  = (\CPU0|data_in~10_combout  & ((\CPU0|data_in~11_combout ) # ((\CPU0|data_in~12_combout  & !\CPU0|Equal0~3_combout ))))

	.dataa(\CPU0|data_in~11_combout ),
	.datab(\CPU0|data_in~12_combout ),
	.datac(\CPU0|Equal0~3_combout ),
	.datad(\CPU0|data_in~10_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~13 .lut_mask = 16'hAE00;
defparam \CPU0|data_in~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \CPU0|data_in~14 (
// Equation(s):
// \CPU0|data_in~14_combout  = (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in~13_combout ) # ((\CPU0|counter [15] & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|counter [15]),
	.datab(\CPU0|Equal6~0_combout ),
	.datac(\CPU0|data_in~13_combout ),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~14 .lut_mask = 16'h3230;
defparam \CPU0|data_in~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \CPU0|data_in~15 (
// Equation(s):
// \CPU0|data_in~15_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in~14_combout ) # ((\CPU0|counter [7] & \CPU0|Equal6~0_combout ))))

	.dataa(\CPU0|data_in~14_combout ),
	.datab(\CPU0|Equal7~0_combout ),
	.datac(\CPU0|counter [7]),
	.datad(\CPU0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~15 .lut_mask = 16'h3222;
defparam \CPU0|data_in~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \CPU0|data_in~16 (
// Equation(s):
// \CPU0|data_in~16_combout  = (!\CPU0|Equal8~0_combout  & ((\CPU0|data_in~15_combout ) # ((\CPU0|OCRH [7] & \CPU0|Equal7~0_combout ))))

	.dataa(\CPU0|OCRH [7]),
	.datab(\CPU0|data_in~15_combout ),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|Equal8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~16 .lut_mask = 16'h00EC;
defparam \CPU0|data_in~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \CPU0|OCF (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCF .is_wysiwyg = "true";
defparam \CPU0|OCF .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \CPU0|DATA_IN_s[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_IN[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[6] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \CPU0|PORT_A_IN_s[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[6] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \CPU0|data_in~20 (
// Equation(s):
// \CPU0|data_in~20_combout  = (\CPU0|Equal2~1_combout  & (((\CPU0|PORT_A_IN_s [6] & !\CPU0|DDR1 [6])))) # (!\CPU0|Equal2~1_combout  & (\CPU0|DATA_IN_s [6]))

	.dataa(\CPU0|Equal2~1_combout ),
	.datab(\CPU0|DATA_IN_s [6]),
	.datac(\CPU0|PORT_A_IN_s [6]),
	.datad(\CPU0|DDR1 [6]),
	.cin(gnd),
	.combout(\CPU0|data_in~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~20 .lut_mask = 16'h44E4;
defparam \CPU0|data_in~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector10~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector10~0_combout  = (\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (\CPU0|cpu01_inst|EA01|ea [6] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout )))) # 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|ea [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector10~0 .lut_mask = 16'hD0DD;
defparam \CPU0|cpu01_inst|PC01|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector10~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector10~1_combout  = (\CPU0|cpu01_inst|PC01|Selector10~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [6]) # (!\CPU0|cpu01_inst|PC01|temppc~0_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|temppc~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|PC01|pc [6]),
	.datad(\CPU0|cpu01_inst|PC01|Selector10~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector10~1 .lut_mask = 16'hF500;
defparam \CPU0|cpu01_inst|PC01|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \CPU0|TOF (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|TOF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|TOF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|TOF .is_wysiwyg = "true";
defparam \CPU0|TOF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \CPU0|data_in~26 (
// Equation(s):
// \CPU0|data_in~26_combout  = (\CPU0|Equal8~1_combout  & (\CPU0|Equal0~1_combout  & \CPU0|OCRL [5]))

	.dataa(gnd),
	.datab(\CPU0|Equal8~1_combout ),
	.datac(\CPU0|Equal0~1_combout ),
	.datad(\CPU0|OCRL [5]),
	.cin(gnd),
	.combout(\CPU0|data_in~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~26 .lut_mask = 16'hC000;
defparam \CPU0|data_in~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \CPU0|DDR1[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|DDR1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|DDR1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[5] .is_wysiwyg = "true";
defparam \CPU0|DDR1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \CPU0|PORT_A_OUT[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[5] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \CPU0|data_in~27 (
// Equation(s):
// \CPU0|data_in~27_combout  = (\CPU0|DDR1 [5] & ((\CPU0|Equal0~3_combout ) # ((\CPU0|Equal2~1_combout  & \CPU0|PORT_A_OUT [5]))))

	.dataa(\CPU0|Equal2~1_combout ),
	.datab(\CPU0|Equal0~3_combout ),
	.datac(\CPU0|PORT_A_OUT [5]),
	.datad(\CPU0|DDR1 [5]),
	.cin(gnd),
	.combout(\CPU0|data_in~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~27 .lut_mask = 16'hEC00;
defparam \CPU0|data_in~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \CPU0|DATA_IN_s[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[5] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \CPU0|PORT_A_IN_s[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[5] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \CPU0|data_in~28 (
// Equation(s):
// \CPU0|data_in~28_combout  = (\CPU0|Equal2~1_combout  & (((\CPU0|PORT_A_IN_s [5] & !\CPU0|DDR1 [5])))) # (!\CPU0|Equal2~1_combout  & (\CPU0|DATA_IN_s [5]))

	.dataa(\CPU0|Equal2~1_combout ),
	.datab(\CPU0|DATA_IN_s [5]),
	.datac(\CPU0|PORT_A_IN_s [5]),
	.datad(\CPU0|DDR1 [5]),
	.cin(gnd),
	.combout(\CPU0|data_in~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~28 .lut_mask = 16'h44E4;
defparam \CPU0|data_in~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \CPU0|data_in~29 (
// Equation(s):
// \CPU0|data_in~29_combout  = (\CPU0|data_in~10_combout  & ((\CPU0|data_in~27_combout ) # ((!\CPU0|Equal0~3_combout  & \CPU0|data_in~28_combout ))))

	.dataa(\CPU0|data_in~27_combout ),
	.datab(\CPU0|Equal0~3_combout ),
	.datac(\CPU0|data_in~28_combout ),
	.datad(\CPU0|data_in~10_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~29 .lut_mask = 16'hBA00;
defparam \CPU0|data_in~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \CPU0|data_in~30 (
// Equation(s):
// \CPU0|data_in~30_combout  = (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in~29_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|counter [13]))))

	.dataa(\CPU0|Equal6~0_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|data_in~29_combout ),
	.datad(\CPU0|counter [13]),
	.cin(gnd),
	.combout(\CPU0|data_in~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~30 .lut_mask = 16'h5450;
defparam \CPU0|data_in~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \CPU0|data_in~31 (
// Equation(s):
// \CPU0|data_in~31_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in~30_combout ) # ((\CPU0|counter [5] & \CPU0|Equal6~0_combout ))))

	.dataa(\CPU0|data_in~30_combout ),
	.datab(\CPU0|counter [5]),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~31 .lut_mask = 16'h0E0A;
defparam \CPU0|data_in~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \CPU0|data_in~32 (
// Equation(s):
// \CPU0|data_in~32_combout  = (!\CPU0|Equal8~0_combout  & ((\CPU0|data_in~31_combout ) # ((\CPU0|Equal7~0_combout  & \CPU0|OCRH [5]))))

	.dataa(\CPU0|data_in~31_combout ),
	.datab(\CPU0|Equal8~0_combout ),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|OCRH [5]),
	.cin(gnd),
	.combout(\CPU0|data_in~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~32 .lut_mask = 16'h3222;
defparam \CPU0|data_in~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \CPU0|data_in~33 (
// Equation(s):
// \CPU0|data_in~33_combout  = (\CPU0|Equal4~0_combout  & (((\CPU0|TOF~q )))) # (!\CPU0|Equal4~0_combout  & ((\CPU0|data_in~26_combout ) # ((\CPU0|data_in~32_combout ))))

	.dataa(\CPU0|data_in~26_combout ),
	.datab(\CPU0|TOF~q ),
	.datac(\CPU0|Equal4~0_combout ),
	.datad(\CPU0|data_in~32_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~33 .lut_mask = 16'hCFCA;
defparam \CPU0|data_in~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector11~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector11~0_combout  = (\CPU0|cpu01_inst|EA01|ea [5] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ) # ((!\CPU0|cpu01_inst|PC01|Equal2~1_combout )))) # (!\CPU0|cpu01_inst|EA01|ea [5] & 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [5]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.datac(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector11~0 .lut_mask = 16'h8CAF;
defparam \CPU0|cpu01_inst|PC01|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector11~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector11~1_combout  = (\CPU0|cpu01_inst|PC01|Selector11~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [5]) # (!\CPU0|cpu01_inst|PC01|temppc~0_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|pc [5]),
	.datab(\CPU0|cpu01_inst|PC01|Selector11~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|PC01|temppc~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector11~1 .lut_mask = 16'h88CC;
defparam \CPU0|cpu01_inst|PC01|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|tempof[4]~3 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|tempof[4]~3_combout  = (\CPU0|cpu01_inst|PC01|Equal2~3_combout  & \CPU0|cpu01_inst|EA01|ea [4])

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|ea [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|tempof[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|tempof[4]~3 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|PC01|tempof[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \CPU0|DATA_IN_s[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[4] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \CPU0|PORT_A_OUT[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[4] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \CPU0|PORT_A_IN_s[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[4] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \CPU0|DDR1[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[4] .is_wysiwyg = "true";
defparam \CPU0|DDR1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \CPU0|data_in~35 (
// Equation(s):
// \CPU0|data_in~35_combout  = (\CPU0|Equal0~3_combout  & (((\CPU0|DDR1 [4])))) # (!\CPU0|Equal0~3_combout  & ((\CPU0|DDR1 [4] & (\CPU0|PORT_A_OUT [4])) # (!\CPU0|DDR1 [4] & ((\CPU0|PORT_A_IN_s [4])))))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(\CPU0|PORT_A_OUT [4]),
	.datac(\CPU0|PORT_A_IN_s [4]),
	.datad(\CPU0|DDR1 [4]),
	.cin(gnd),
	.combout(\CPU0|data_in~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~35 .lut_mask = 16'hEE50;
defparam \CPU0|data_in~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \CPU0|data_in~36 (
// Equation(s):
// \CPU0|data_in~36_combout  = (\CPU0|Equal0~3_combout  & (\CPU0|data_in~35_combout )) # (!\CPU0|Equal0~3_combout  & ((\CPU0|Equal2~1_combout  & (\CPU0|data_in~35_combout )) # (!\CPU0|Equal2~1_combout  & ((\CPU0|DATA_IN_s [4])))))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(\CPU0|data_in~35_combout ),
	.datac(\CPU0|DATA_IN_s [4]),
	.datad(\CPU0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~36 .lut_mask = 16'hCCD8;
defparam \CPU0|data_in~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \CPU0|DDR2[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR2[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[4] .is_wysiwyg = "true";
defparam \CPU0|DDR2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \CPU0|PORT_B_OUT[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_B_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[4] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N1
dffeas \CPU0|PORT_B_IN_s[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|PORT_B_IN_s[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_IN_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_IN_s[4] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_IN_s[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \CPU0|data_in~37 (
// Equation(s):
// \CPU0|data_in~37_combout  = (\CPU0|Equal1~1_combout  & (((\CPU0|DDR2 [4])))) # (!\CPU0|Equal1~1_combout  & ((\CPU0|DDR2 [4] & ((\CPU0|PORT_B_OUT [4]))) # (!\CPU0|DDR2 [4] & (\CPU0|PORT_B_IN_s [4]))))

	.dataa(\CPU0|PORT_B_IN_s [4]),
	.datab(\CPU0|Equal1~1_combout ),
	.datac(\CPU0|PORT_B_OUT [4]),
	.datad(\CPU0|DDR2 [4]),
	.cin(gnd),
	.combout(\CPU0|data_in~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~37 .lut_mask = 16'hFC22;
defparam \CPU0|data_in~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \CPU0|data_in~38 (
// Equation(s):
// \CPU0|data_in~38_combout  = (\CPU0|Equal1~1_combout  & (((\CPU0|data_in~37_combout )))) # (!\CPU0|Equal1~1_combout  & ((\CPU0|Equal3~1_combout  & ((\CPU0|data_in~37_combout ))) # (!\CPU0|Equal3~1_combout  & (\CPU0|data_in~36_combout ))))

	.dataa(\CPU0|Equal1~1_combout ),
	.datab(\CPU0|data_in~36_combout ),
	.datac(\CPU0|Equal3~1_combout ),
	.datad(\CPU0|data_in~37_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~38 .lut_mask = 16'hFE04;
defparam \CPU0|data_in~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|tempof[3]~4 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|tempof[3]~4_combout  = (\CPU0|cpu01_inst|PC01|Equal2~3_combout  & \CPU0|cpu01_inst|EA01|ea [3])

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~3_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|ea [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|tempof[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|tempof[3]~4 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|PC01|tempof[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \CPU0|DDR2[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR2[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[3] .is_wysiwyg = "true";
defparam \CPU0|DDR2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \CPU0|PORT_B_OUT[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_B_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[3] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \CPU0|DATA_IN_s[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[3] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \CPU0|PORT_A_OUT[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[3] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \CPU0|PORT_A_IN_s[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[3] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \CPU0|DDR1[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[3] .is_wysiwyg = "true";
defparam \CPU0|DDR1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \CPU0|data_in~44 (
// Equation(s):
// \CPU0|data_in~44_combout  = (\CPU0|DDR1 [3] & ((\CPU0|PORT_A_OUT [3]) # ((\CPU0|Equal0~3_combout )))) # (!\CPU0|DDR1 [3] & (((\CPU0|PORT_A_IN_s [3] & !\CPU0|Equal0~3_combout ))))

	.dataa(\CPU0|PORT_A_OUT [3]),
	.datab(\CPU0|PORT_A_IN_s [3]),
	.datac(\CPU0|DDR1 [3]),
	.datad(\CPU0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~44 .lut_mask = 16'hF0AC;
defparam \CPU0|data_in~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \CPU0|data_in~45 (
// Equation(s):
// \CPU0|data_in~45_combout  = (\CPU0|Equal2~1_combout  & (((\CPU0|data_in~44_combout )))) # (!\CPU0|Equal2~1_combout  & ((\CPU0|Equal0~3_combout  & ((\CPU0|data_in~44_combout ))) # (!\CPU0|Equal0~3_combout  & (\CPU0|DATA_IN_s [3]))))

	.dataa(\CPU0|DATA_IN_s [3]),
	.datab(\CPU0|data_in~44_combout ),
	.datac(\CPU0|Equal2~1_combout ),
	.datad(\CPU0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~45 .lut_mask = 16'hCCCA;
defparam \CPU0|data_in~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \CPU0|data_in~46 (
// Equation(s):
// \CPU0|data_in~46_combout  = (\CPU0|Equal3~1_combout  & (((\CPU0|PORT_B_OUT [3])) # (!\CPU0|DDR2 [3]))) # (!\CPU0|Equal3~1_combout  & (((\CPU0|data_in~45_combout ))))

	.dataa(\CPU0|Equal3~1_combout ),
	.datab(\CPU0|DDR2 [3]),
	.datac(\CPU0|PORT_B_OUT [3]),
	.datad(\CPU0|data_in~45_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~46 .lut_mask = 16'hF7A2;
defparam \CPU0|data_in~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \CPU0|data_in~47 (
// Equation(s):
// \CPU0|data_in~47_combout  = (!\CPU0|Equal5~0_combout  & ((\CPU0|Equal1~1_combout  & ((\CPU0|DDR2 [3]))) # (!\CPU0|Equal1~1_combout  & (\CPU0|data_in~46_combout ))))

	.dataa(\CPU0|Equal1~1_combout ),
	.datab(\CPU0|data_in~46_combout ),
	.datac(\CPU0|DDR2 [3]),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~47 .lut_mask = 16'h00E4;
defparam \CPU0|data_in~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \CPU0|data_in~48 (
// Equation(s):
// \CPU0|data_in~48_combout  = (\CPU0|data_in~47_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|counter [11]))

	.dataa(\CPU0|data_in~47_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|counter [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|data_in~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~48 .lut_mask = 16'hEAEA;
defparam \CPU0|data_in~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \CPU0|data_in~49 (
// Equation(s):
// \CPU0|data_in~49_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|Equal6~0_combout  & (\CPU0|counter [3])) # (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in~48_combout )))))

	.dataa(\CPU0|Equal6~0_combout ),
	.datab(\CPU0|counter [3]),
	.datac(\CPU0|data_in~48_combout ),
	.datad(\CPU0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~49 .lut_mask = 16'h00D8;
defparam \CPU0|data_in~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|tempof[2]~5 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|tempof[2]~5_combout  = (\CPU0|cpu01_inst|PC01|Equal2~3_combout  & \CPU0|cpu01_inst|EA01|ea [2])

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|ea [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|tempof[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|tempof[2]~5 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|PC01|tempof[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \CPU0|data_in~52 (
// Equation(s):
// \CPU0|data_in~52_combout  = (\CPU0|OCRL [2] & (\CPU0|Equal8~1_combout  & \CPU0|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|OCRL [2]),
	.datac(\CPU0|Equal8~1_combout ),
	.datad(\CPU0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~52 .lut_mask = 16'hC000;
defparam \CPU0|data_in~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \CPU0|DATA_IN_s[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[2] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \CPU0|DDR1[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|DDR1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|DDR1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[2] .is_wysiwyg = "true";
defparam \CPU0|DDR1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \CPU0|PORT_A_OUT[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[2] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \CPU0|PORT_A_IN_s[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|PORT_A_OUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[2] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \CPU0|data_in~53 (
// Equation(s):
// \CPU0|data_in~53_combout  = (\CPU0|Equal0~3_combout  & (((\CPU0|DDR1 [2])))) # (!\CPU0|Equal0~3_combout  & ((\CPU0|DDR1 [2] & (\CPU0|PORT_A_OUT [2])) # (!\CPU0|DDR1 [2] & ((\CPU0|PORT_A_IN_s [2])))))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(\CPU0|PORT_A_OUT [2]),
	.datac(\CPU0|PORT_A_IN_s [2]),
	.datad(\CPU0|DDR1 [2]),
	.cin(gnd),
	.combout(\CPU0|data_in~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~53 .lut_mask = 16'hEE50;
defparam \CPU0|data_in~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \CPU0|data_in~54 (
// Equation(s):
// \CPU0|data_in~54_combout  = (\CPU0|Equal0~3_combout  & (\CPU0|data_in~53_combout )) # (!\CPU0|Equal0~3_combout  & ((\CPU0|Equal2~1_combout  & (\CPU0|data_in~53_combout )) # (!\CPU0|Equal2~1_combout  & ((\CPU0|DATA_IN_s [2])))))

	.dataa(\CPU0|Equal0~3_combout ),
	.datab(\CPU0|data_in~53_combout ),
	.datac(\CPU0|DATA_IN_s [2]),
	.datad(\CPU0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~54 .lut_mask = 16'hCCD8;
defparam \CPU0|data_in~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \CPU0|PORT_B_OUT[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_B_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[2] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \CPU0|DDR2[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR2[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[2] .is_wysiwyg = "true";
defparam \CPU0|DDR2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \CPU0|data_in~55 (
// Equation(s):
// \CPU0|data_in~55_combout  = (\CPU0|DDR2 [2] & ((\CPU0|Equal1~1_combout ) # (!\CPU0|PORT_B_OUT [2])))

	.dataa(gnd),
	.datab(\CPU0|DDR2 [2]),
	.datac(\CPU0|PORT_B_OUT [2]),
	.datad(\CPU0|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~55 .lut_mask = 16'hCC0C;
defparam \CPU0|data_in~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \CPU0|data_in~56 (
// Equation(s):
// \CPU0|data_in~56_combout  = (\CPU0|Equal1~1_combout  & (((\CPU0|data_in~55_combout )))) # (!\CPU0|Equal1~1_combout  & ((\CPU0|Equal3~1_combout  & ((!\CPU0|data_in~55_combout ))) # (!\CPU0|Equal3~1_combout  & (\CPU0|data_in~54_combout ))))

	.dataa(\CPU0|Equal1~1_combout ),
	.datab(\CPU0|data_in~54_combout ),
	.datac(\CPU0|Equal3~1_combout ),
	.datad(\CPU0|data_in~55_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~56 .lut_mask = 16'hAE54;
defparam \CPU0|data_in~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \CPU0|data_in~57 (
// Equation(s):
// \CPU0|data_in~57_combout  = (!\CPU0|Equal6~0_combout  & ((\CPU0|Equal5~0_combout  & ((\CPU0|counter [10]))) # (!\CPU0|Equal5~0_combout  & (\CPU0|data_in~56_combout ))))

	.dataa(\CPU0|Equal6~0_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|data_in~56_combout ),
	.datad(\CPU0|counter [10]),
	.cin(gnd),
	.combout(\CPU0|data_in~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~57 .lut_mask = 16'h5410;
defparam \CPU0|data_in~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \CPU0|data_in~58 (
// Equation(s):
// \CPU0|data_in~58_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in~57_combout ) # ((\CPU0|Equal6~0_combout  & \CPU0|counter [2]))))

	.dataa(\CPU0|Equal6~0_combout ),
	.datab(\CPU0|counter [2]),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|data_in~57_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~58 .lut_mask = 16'h0F08;
defparam \CPU0|data_in~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \CPU0|data_in~59 (
// Equation(s):
// \CPU0|data_in~59_combout  = (!\CPU0|Equal8~0_combout  & ((\CPU0|data_in~58_combout ) # ((\CPU0|OCRH [2] & \CPU0|Equal7~0_combout ))))

	.dataa(\CPU0|Equal8~0_combout ),
	.datab(\CPU0|OCRH [2]),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|data_in~58_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~59 .lut_mask = 16'h5540;
defparam \CPU0|data_in~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \CPU0|data_in~60 (
// Equation(s):
// \CPU0|data_in~60_combout  = (\CPU0|Equal4~0_combout  & (((\CPU0|ETOI~q )))) # (!\CPU0|Equal4~0_combout  & ((\CPU0|data_in~52_combout ) # ((\CPU0|data_in~59_combout ))))

	.dataa(\CPU0|Equal4~0_combout ),
	.datab(\CPU0|data_in~52_combout ),
	.datac(\CPU0|data_in~59_combout ),
	.datad(\CPU0|ETOI~q ),
	.cin(gnd),
	.combout(\CPU0|data_in~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~60 .lut_mask = 16'hFE54;
defparam \CPU0|data_in~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector14~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector14~0_combout  = (\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (\CPU0|cpu01_inst|EA01|ea [2] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout )))) # 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout )) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Equal2~1_combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector14~0 .lut_mask = 16'hF531;
defparam \CPU0|cpu01_inst|PC01|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \CPU0|DATA_IN_s[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(DATA_IN[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DATA_IN_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DATA_IN_s[1] .is_wysiwyg = "true";
defparam \CPU0|DATA_IN_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \CPU0|PORT_A_OUT[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[1] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \CPU0|PORT_A_IN_s[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|PORT_A_IN_s[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_IN_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[1] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_IN_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \CPU0|DDR1[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[1] .is_wysiwyg = "true";
defparam \CPU0|DDR1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \CPU0|data_in~61 (
// Equation(s):
// \CPU0|data_in~61_combout  = (\CPU0|DDR1 [1] & (((\CPU0|PORT_A_OUT [1]) # (\CPU0|Equal0~3_combout )))) # (!\CPU0|DDR1 [1] & (\CPU0|PORT_A_IN_s [1] & ((!\CPU0|Equal0~3_combout ))))

	.dataa(\CPU0|PORT_A_IN_s [1]),
	.datab(\CPU0|PORT_A_OUT [1]),
	.datac(\CPU0|DDR1 [1]),
	.datad(\CPU0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~61 .lut_mask = 16'hF0CA;
defparam \CPU0|data_in~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \CPU0|data_in~62 (
// Equation(s):
// \CPU0|data_in~62_combout  = (\CPU0|Equal2~1_combout  & (((\CPU0|data_in~61_combout )))) # (!\CPU0|Equal2~1_combout  & ((\CPU0|Equal0~3_combout  & (\CPU0|data_in~61_combout )) # (!\CPU0|Equal0~3_combout  & ((\CPU0|DATA_IN_s [1])))))

	.dataa(\CPU0|Equal2~1_combout ),
	.datab(\CPU0|Equal0~3_combout ),
	.datac(\CPU0|data_in~61_combout ),
	.datad(\CPU0|DATA_IN_s [1]),
	.cin(gnd),
	.combout(\CPU0|data_in~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~62 .lut_mask = 16'hF1E0;
defparam \CPU0|data_in~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \CPU0|DDR2[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|DDR2[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR2[1] .is_wysiwyg = "true";
defparam \CPU0|DDR2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \CPU0|PORT_B_OUT[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_B_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[1] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \CPU0|PORT_B_IN_s[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spec_key~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_IN_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_IN_s[1] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_IN_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \CPU0|data_in~63 (
// Equation(s):
// \CPU0|data_in~63_combout  = (\CPU0|DDR2 [1] & ((\CPU0|Equal1~1_combout ) # ((\CPU0|PORT_B_OUT [1])))) # (!\CPU0|DDR2 [1] & (!\CPU0|Equal1~1_combout  & ((\CPU0|PORT_B_IN_s [1]))))

	.dataa(\CPU0|DDR2 [1]),
	.datab(\CPU0|Equal1~1_combout ),
	.datac(\CPU0|PORT_B_OUT [1]),
	.datad(\CPU0|PORT_B_IN_s [1]),
	.cin(gnd),
	.combout(\CPU0|data_in~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~63 .lut_mask = 16'hB9A8;
defparam \CPU0|data_in~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \CPU0|data_in~64 (
// Equation(s):
// \CPU0|data_in~64_combout  = (\CPU0|Equal1~1_combout  & (\CPU0|data_in~63_combout )) # (!\CPU0|Equal1~1_combout  & ((\CPU0|Equal3~1_combout  & (\CPU0|data_in~63_combout )) # (!\CPU0|Equal3~1_combout  & ((\CPU0|data_in~62_combout )))))

	.dataa(\CPU0|Equal1~1_combout ),
	.datab(\CPU0|data_in~63_combout ),
	.datac(\CPU0|Equal3~1_combout ),
	.datad(\CPU0|data_in~62_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~64 .lut_mask = 16'hCDC8;
defparam \CPU0|data_in~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \CPU0|data_in~65 (
// Equation(s):
// \CPU0|data_in~65_combout  = (\CPU0|Equal5~0_combout  & (\CPU0|counter [9])) # (!\CPU0|Equal5~0_combout  & ((\CPU0|data_in~64_combout )))

	.dataa(\CPU0|counter [9]),
	.datab(gnd),
	.datac(\CPU0|Equal5~0_combout ),
	.datad(\CPU0|data_in~64_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~65 .lut_mask = 16'hAFA0;
defparam \CPU0|data_in~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \CPU0|data_in~66 (
// Equation(s):
// \CPU0|data_in~66_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|Equal6~0_combout  & ((\CPU0|counter [1]))) # (!\CPU0|Equal6~0_combout  & (\CPU0|data_in~65_combout ))))

	.dataa(\CPU0|Equal6~0_combout ),
	.datab(\CPU0|data_in~65_combout ),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|counter [1]),
	.cin(gnd),
	.combout(\CPU0|data_in~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~66 .lut_mask = 16'h0E04;
defparam \CPU0|data_in~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \CPU0|data_in~67 (
// Equation(s):
// \CPU0|data_in~67_combout  = (\CPU0|data_in~66_combout ) # ((\CPU0|OCRH [1] & \CPU0|Equal7~0_combout ))

	.dataa(\CPU0|OCRH [1]),
	.datab(\CPU0|Equal7~0_combout ),
	.datac(\CPU0|data_in~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|data_in~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~67 .lut_mask = 16'hF8F8;
defparam \CPU0|data_in~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector15~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector15~0_combout  = (\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (\CPU0|cpu01_inst|EA01|ea [1] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout )))) # 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout )) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Equal2~1_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.datad(\CPU0|cpu01_inst|EA01|ea [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector15~0 .lut_mask = 16'hF351;
defparam \CPU0|cpu01_inst|PC01|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector15~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector15~1_combout  = (\CPU0|cpu01_inst|PC01|Selector15~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [1]) # (!\CPU0|cpu01_inst|PC01|temppc~0_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|Selector15~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|temppc~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|PC01|pc [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector15~1 .lut_mask = 16'hAA22;
defparam \CPU0|cpu01_inst|PC01|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~6_combout  = (\CPU0|cpu01_inst|EA01|ea [5] & ((\CPU0|cpu01_inst|EA01|ea [4]) # ((!\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q )))) # (!\CPU0|cpu01_inst|EA01|ea [5] & 
// (!\CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q  & ((\CPU0|cpu01_inst|EA01|ea [4]) # (!\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [5]),
	.datab(\CPU0|cpu01_inst|EA01|ea [4]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~6 .lut_mask = 16'h8CAF;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~1_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~1 .lut_mask = 16'h8800;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~0_combout  = (((\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5])) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~0 .lut_mask = 16'hFFF7;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~2_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & 
// !\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~2 .lut_mask = 16'h0020;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr10~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr10~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] 
// & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr10~0 .lut_mask = 16'h0364;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr2~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr2~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & 
// ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr2~0 .lut_mask = 16'h2364;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~6_combout  = ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|WideOr10~0_combout )) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// ((\CPU0|cpu01_inst|state_sequencer01|WideOr2~0_combout )))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr10~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr2~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~6 .lut_mask = 16'hDDF5;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux21~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux21~2_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [5])

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux21~2 .lut_mask = 16'h0A0A;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~8 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|Selector52~0_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Mux21~2_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector52~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Mux21~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~8 .lut_mask = 16'hF5C0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr117~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr117~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr117~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr117~0 .lut_mask = 16'h000C;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~3_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr117~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~3_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr117~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~4 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr4~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr4~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & 
// ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] $ (((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr4~0 .lut_mask = 16'h67B0;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr12~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr12~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] $ (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))) 
// # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr12~0 .lut_mask = 16'h57B8;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (!\CPU0|cpu01_inst|state_sequencer01|WideOr12~0_combout )) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr4~0_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr12~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~3 .lut_mask = 16'h4070;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~3_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr40~0_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr40~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~4 .lut_mask = 16'hFF30;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr28~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr28~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] 
// & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] $ (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr28~0 .lut_mask = 16'hFBDC;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux15~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux15~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]) # ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux15~0 .lut_mask = 16'hAABB;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr111~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~6_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state~q )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr111~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~6 .lut_mask = 16'h0505;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector49~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector49~1_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q  & 
// \CPU0|cpu01_inst|opcode_fetch_01|op_code [7])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~1 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector39~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector39~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q  & ((\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector62~0_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector49~1_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector62~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector49~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector39~0 .lut_mask = 16'h4445;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr22~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr22~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & 
// ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr22~0 .lut_mask = 16'h0AB8;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((\CPU0|cpu01_inst|state_sequencer01|Selector56~5_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (\CPU0|cpu01_inst|state_sequencer01|Selector56~14_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~14_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~6 .lut_mask = 16'hC0A0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr19~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr19~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr19~0 .lut_mask = 16'hFFE0;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~0 .lut_mask = 16'h0200;
defparam \CPU0|cpu01_inst|ALU01|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr8~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr8~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & 
// (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr8~0 .lut_mask = 16'hF008;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector49~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector49~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr8~0_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~2 .lut_mask = 16'h08A8;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr31~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr31~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & 
// (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr31~0 .lut_mask = 16'h2240;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector49~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector49~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector49~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector62~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Mux29~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector49~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector62~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Mux29~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector49~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~6 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr0~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr0~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr0~0 .lut_mask = 16'h8A00;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector48~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector48~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector62~2_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [6]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector62~2_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~3 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector11~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector11~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector15~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & ((\CPU0|cpu01_inst|accb_inst|accb [4]))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (\CPU0|cpu01_inst|acca_inst|acca [4]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datab(\CPU0|cpu01_inst|acca_inst|acca [4]),
	.datac(\CPU0|cpu01_inst|accb_inst|accb [4]),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector11~0 .lut_mask = 16'hFA44;
defparam \CPU0|cpu01_inst|left_mux01|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector11~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector11~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector11~0_combout  & (((\CPU0|cpu01_inst|SP_inst|sp [4]) # (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector11~0_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [4] & (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector11~0_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [4]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector11~1 .lut_mask = 16'hEA4A;
defparam \CPU0|cpu01_inst|left_mux01|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector13~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector13~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [2])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [2])))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [2]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datad(\CPU0|cpu01_inst|acca_inst|acca [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector13~0 .lut_mask = 16'hE5E0;
defparam \CPU0|cpu01_inst|left_mux01|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector13~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector13~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector13~0_combout  & (((\CPU0|cpu01_inst|SP_inst|sp [2]) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector13~0_combout  & 
// (\CPU0|cpu01_inst|accb_inst|accb [2] & ((\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector13~0_combout ),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [2]),
	.datac(\CPU0|cpu01_inst|SP_inst|sp [2]),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector13~1 .lut_mask = 16'hE4AA;
defparam \CPU0|cpu01_inst|left_mux01|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|daa_reg~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|daa_reg~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & (\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ) # (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|daa_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|daa_reg~0 .lut_mask = 16'hA800;
defparam \CPU0|cpu01_inst|ALU01|daa_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|cc_out~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|cc_out~2_combout  = (!\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & ((!\CPU0|cpu01_inst|data_fetch_01|md [6]))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & 
// (!\CPU0|cpu01_inst|left_mux01|Selector9~1_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector9~1_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|cc_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|cc_out~2 .lut_mask = 16'h010B;
defparam \CPU0|cpu01_inst|ALU01|cc_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|daa_reg~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|daa_reg~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (((!\CPU0|cpu01_inst|CC01|cc [5] & \CPU0|cpu01_inst|ALU01|daa_reg~0_combout )) # (!\CPU0|cpu01_inst|ALU01|cc_out~2_combout )))

	.dataa(\CPU0|cpu01_inst|CC01|cc [5]),
	.datab(\CPU0|cpu01_inst|ALU01|cc_out~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|daa_reg~0_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|daa_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|daa_reg~1 .lut_mask = 16'h7300;
defparam \CPU0|cpu01_inst|ALU01|daa_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector16~0_combout  & \CPU0|cpu01_inst|ALU01|daa_reg~1_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector16~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ALU01|daa_reg~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~1 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|ALU01|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~3_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~3 .lut_mask = 16'hFA00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~4_combout  = ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((\CPU0|cpu01_inst|state_sequencer01|Selector52~3_combout ) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1])))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector52~3_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~4 .lut_mask = 16'hF5D5;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~13 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~13_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~3_combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~13 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~8 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~9_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~13_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~9_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~13_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~8 .lut_mask = 16'h0080;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~2 .lut_mask = 16'hEC44;
defparam \CPU0|cpu01_inst|ALU01|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector15~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector15~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [0]))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (\CPU0|cpu01_inst|acca_inst|acca [0]))))

	.dataa(\CPU0|cpu01_inst|acca_inst|acca [0]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [0]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector15~2 .lut_mask = 16'hFC22;
defparam \CPU0|cpu01_inst|left_mux01|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal37~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal37~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal37~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal37~2 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|ALU01|Equal37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~3 .lut_mask = 16'hCE18;
defparam \CPU0|cpu01_inst|ALU01|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector16~3_combout  & ((\CPU0|cpu01_inst|ALU01|Equal37~2_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ))) # (!\CPU0|cpu01_inst|ALU01|Equal37~2_combout  & 
// (\CPU0|cpu01_inst|CC01|cc [0])))) # (!\CPU0|cpu01_inst|ALU01|Selector16~3_combout  & (\CPU0|cpu01_inst|CC01|cc [0]))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector16~3_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc [0]),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Equal37~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~4 .lut_mask = 16'hE4CC;
defparam \CPU0|cpu01_inst|ALU01|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr20~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr20~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] 
// & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr20~0 .lut_mask = 16'hE8F8;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr37~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr37~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] $ (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]))))) 
// # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] $ (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr37~0 .lut_mask = 16'h3D9E;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector54~16 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector54~16_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector54~17_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr37~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr37~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr37~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~17_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector54~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~16 .lut_mask = 16'hB3A0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr33~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr33~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [0])))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr33~0 .lut_mask = 16'hC8E8;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector51~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector51~1_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (((\CPU0|cpu01_inst|state_sequencer01|WideOr33~0_combout ) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (!\CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr33~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~1 .lut_mask = 16'hDDC0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector51~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector51~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector51~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~3 .lut_mask = 16'hCCFC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector51~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector51~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector51~3_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector51~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector51~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~4 .lut_mask = 16'hF4F4;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~4_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout  & (\CPU0|cpu01_inst|ALU01|Selector12~3_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~4 .lut_mask = 16'h0010;
defparam \CPU0|cpu01_inst|ALU01|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~13 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~13_combout  = (((\CPU0|cpu01_inst|state_sequencer01|Selector55~0_combout  & \CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~13_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~13_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~13 .lut_mask = 16'hF777;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~7 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ) # 
// (\CPU0|cpu01_inst|ALU01|Equal32~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal32~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~7 .lut_mask = 16'hFE00;
defparam \CPU0|cpu01_inst|ALU01|Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector54~16_combout ) # (((\CPU0|cpu01_inst|state_sequencer01|Selector54~19_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~4_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector54~16_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr114~4_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector54~19_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~8 .lut_mask = 16'hFFBF;
defparam \CPU0|cpu01_inst|ALU01|Selector12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~9 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~9_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & (((\CPU0|cpu01_inst|ALU01|Selector12~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~8_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add0~8_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector12~8_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add0~8_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~9 .lut_mask = 16'hFA0C;
defparam \CPU0|cpu01_inst|ALU01|Selector12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~10_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~9_combout  & ((\CPU0|cpu01_inst|CC01|cc [3]) # ((!\CPU0|cpu01_inst|ALU01|Selector12~7_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~9_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & \CPU0|cpu01_inst|left_mux01|Selector11~2_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [3]),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~9_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~7_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~10 .lut_mask = 16'hBC8C;
defparam \CPU0|cpu01_inst|ALU01|Selector12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~11 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~11_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & (\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  $ (((\CPU0|cpu01_inst|ALU01|Selector6~6_combout ) # (\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ))))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ) # (\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & 
// (\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & \CPU0|cpu01_inst|left_mux01|Selector12~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~11 .lut_mask = 16'h1EE8;
defparam \CPU0|cpu01_inst|ALU01|Selector12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~12 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~12_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~6_combout  & (((\CPU0|cpu01_inst|ALU01|Selector12~16_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~6_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector12~10_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & (\CPU0|cpu01_inst|ALU01|Selector12~11_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector12~11_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~10_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~12 .lut_mask = 16'hFC0A;
defparam \CPU0|cpu01_inst|ALU01|Selector12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector13~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector13~0_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector12~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & 
// (((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & !\CPU0|cpu01_inst|ALU01|Selector12~8_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector12~7_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector13~0 .lut_mask = 16'hAAD8;
defparam \CPU0|cpu01_inst|ALU01|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector13~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector13~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector13~0_combout  & ((\CPU0|cpu01_inst|CC01|cc [2]) # ((!\CPU0|cpu01_inst|ALU01|Selector12~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector13~0_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Add0~6_combout  & \CPU0|cpu01_inst|ALU01|Selector12~8_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [2]),
	.datab(\CPU0|cpu01_inst|ALU01|Selector13~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add0~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector13~1 .lut_mask = 16'hB8CC;
defparam \CPU0|cpu01_inst|ALU01|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|daa_reg[6]~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout  = (\CPU0|cpu01_inst|CC01|cc [0]) # (\CPU0|cpu01_inst|ALU01|daa_reg~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|CC01|cc [0]),
	.datad(\CPU0|cpu01_inst|ALU01|daa_reg~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|daa_reg[6]~3 .lut_mask = 16'hFFF0;
defparam \CPU0|cpu01_inst|ALU01|daa_reg[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector10~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector10~0_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & (((\CPU0|cpu01_inst|ALU01|Selector12~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~8_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add0~12_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector12~8_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector11~2_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector12~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add0~12_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector10~0 .lut_mask = 16'hEE50;
defparam \CPU0|cpu01_inst|ALU01|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector10~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector10~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector10~0_combout  & ((\CPU0|cpu01_inst|CC01|cc [5]) # ((!\CPU0|cpu01_inst|ALU01|Selector12~7_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector10~0_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & \CPU0|cpu01_inst|left_mux01|Selector9~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector10~0_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc [5]),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~7_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector10~1 .lut_mask = 16'hDA8A;
defparam \CPU0|cpu01_inst|ALU01|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector10~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector10~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  $ (((\CPU0|cpu01_inst|ALU01|Selector6~6_combout ) # (\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ))))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ) # (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & 
// (\CPU0|cpu01_inst|right_mux01|Selector2~0_combout  & \CPU0|cpu01_inst|left_mux01|Selector10~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector10~2 .lut_mask = 16'h56E8;
defparam \CPU0|cpu01_inst|ALU01|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector10~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector10~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & ((\CPU0|cpu01_inst|ALU01|Selector10~1_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector12~6_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & 
// (((!\CPU0|cpu01_inst|ALU01|Selector12~6_combout  & \CPU0|cpu01_inst|ALU01|Selector10~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector10~1_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~16_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector10~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector10~3 .lut_mask = 16'hCBC8;
defparam \CPU0|cpu01_inst|ALU01|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector10~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector10~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector10~3_combout  & (((\CPU0|cpu01_inst|ALU01|Add2~12_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector12~6_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector10~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~10_combout  & (\CPU0|cpu01_inst|ALU01|Selector12~6_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Add4~10_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector10~3_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add2~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector10~4 .lut_mask = 16'hEC2C;
defparam \CPU0|cpu01_inst|ALU01|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector10~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector10~5_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~2_combout  & ((\CPU0|cpu01_inst|ALU01|Add5~8_combout ) # ((!\CPU0|cpu01_inst|ALU01|Selector0~10_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~2_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Selector10~4_combout  & \CPU0|cpu01_inst|ALU01|Selector0~10_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add5~8_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector10~4_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector10~5 .lut_mask = 16'hACF0;
defparam \CPU0|cpu01_inst|ALU01|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector9~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector9~0_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ) # (\CPU0|cpu01_inst|ALU01|Selector12~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Selector12~8_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector9~0 .lut_mask = 16'hF0CA;
defparam \CPU0|cpu01_inst|ALU01|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \CPU0|cpu01_inst|CC01|cc[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|CC01|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|CC01|cc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|CC01|cc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector9~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector9~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector9~0_combout  & ((\CPU0|cpu01_inst|CC01|cc [6]) # ((!\CPU0|cpu01_inst|ALU01|Selector12~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector9~0_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Add0~14_combout  & \CPU0|cpu01_inst|ALU01|Selector12~8_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [6]),
	.datab(\CPU0|cpu01_inst|ALU01|Add0~14_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector9~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector9~1 .lut_mask = 16'hACF0;
defparam \CPU0|cpu01_inst|ALU01|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~2 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~2_combout  = (!\CPU0|cpu01_inst|ALU01|Selector13~6_combout  & (!\CPU0|cpu01_inst|ALU01|Selector10~6_combout  & (!\CPU0|cpu01_inst|ALU01|Selector12~15_combout  & !\CPU0|cpu01_inst|ALU01|Selector9~6_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector13~6_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector10~6_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~15_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector9~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~2 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|CC01|cc[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~7_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector55~11_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector55~13_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~7_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~11_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector55~13_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~0 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|ALU01|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  $ (((\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~4 .lut_mask = 16'hF0C6;
defparam \CPU0|cpu01_inst|ALU01|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~4_combout  & ((\CPU0|cpu01_inst|ALU01|Add2~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector15~4_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add0~2_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~4_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add0~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add2~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~5 .lut_mask = 16'hF858;
defparam \CPU0|cpu01_inst|ALU01|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~5_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~6 .lut_mask = 16'hF0AC;
defparam \CPU0|cpu01_inst|ALU01|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Add2~2_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|ALU01|Add0~2_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add2~2_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ALU01|Add0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~0 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|ALU01|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// (\CPU0|cpu01_inst|ALU01|WideNor0~2_combout  & (\CPU0|cpu01_inst|CC01|cc [0])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|WideNor0~2_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [0]),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~1 .lut_mask = 16'hEA40;
defparam \CPU0|cpu01_inst|ALU01|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Add5~0_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (((\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add5~0_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~0 .lut_mask = 16'hB380;
defparam \CPU0|cpu01_inst|ALU01|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~17 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~17_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|ALU01|Add4~2_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add4~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~17 .lut_mask = 16'hFC22;
defparam \CPU0|cpu01_inst|ALU01|Selector15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~18 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~18_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~17_combout  & (\CPU0|cpu01_inst|ALU01|Add0~4_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector15~17_combout  & 
// ((!\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~17_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add0~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~17_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~18 .lut_mask = 16'hB0BC;
defparam \CPU0|cpu01_inst|ALU01|Selector15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~19 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~19_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  $ (((!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & \CPU0|cpu01_inst|right_mux01|Selector6~0_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~19 .lut_mask = 16'hE1E4;
defparam \CPU0|cpu01_inst|ALU01|Selector15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~20 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~20_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~19_combout  & (\CPU0|cpu01_inst|ALU01|Add2~4_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector15~19_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~4_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~19_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add2~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add0~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~19_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~20 .lut_mask = 16'hBBC0;
defparam \CPU0|cpu01_inst|ALU01|Selector15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector15~18_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~20_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~20_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~4 .lut_mask = 16'hBA98;
defparam \CPU0|cpu01_inst|ALU01|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \CPU0|cpu01_inst|CC01|cc[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|CC01|cc[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|CC01|cc[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|CC01|cc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|CC01|cc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~21 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~21_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|CC01|cc [1]))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc [1]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~21 .lut_mask = 16'hACAA;
defparam \CPU0|cpu01_inst|ALU01|Selector15~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~5_combout  = (\CPU0|cpu01_inst|ALU01|Selector14~4_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~21_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector14~4_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector14~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~21_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~5 .lut_mask = 16'hE6A2;
defparam \CPU0|cpu01_inst|ALU01|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~22 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~22_combout  = (\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// \CPU0|cpu01_inst|left_mux01|Selector14~2_combout )))) # (!\CPU0|cpu01_inst|right_mux01|Selector6~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~22 .lut_mask = 16'hF8B0;
defparam \CPU0|cpu01_inst|ALU01|Selector15~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~23 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~23_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~22_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector15~22_combout  & (\CPU0|cpu01_inst|ALU01|Add2~4_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector15~22_combout  & ((\CPU0|cpu01_inst|ALU01|Add0~4_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~22_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add2~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~23 .lut_mask = 16'hD9C8;
defparam \CPU0|cpu01_inst|ALU01|Selector15~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~24 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~24_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~24 .lut_mask = 16'hEC20;
defparam \CPU0|cpu01_inst|ALU01|Selector15~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~25 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~25_combout  = (\CPU0|cpu01_inst|ALU01|Selector15~24_combout ) # ((\CPU0|cpu01_inst|ALU01|Add2~4_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Add2~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~24_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~25 .lut_mask = 16'hFF02;
defparam \CPU0|cpu01_inst|ALU01|Selector15~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Add2~4_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|ALU01|Add0~4_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Add2~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~2 .lut_mask = 16'hB8B8;
defparam \CPU0|cpu01_inst|ALU01|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~25_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector8~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~25_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~6 .lut_mask = 16'hF4A4;
defparam \CPU0|cpu01_inst|ALU01|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|left_mux01|Selector13~2_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~3 .lut_mask = 16'hACAC;
defparam \CPU0|cpu01_inst|ALU01|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~7 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector14~6_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~3_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector14~6_combout  
// & (\CPU0|cpu01_inst|ALU01|Selector15~23_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (\CPU0|cpu01_inst|ALU01|Selector14~6_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector14~6_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~23_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~7 .lut_mask = 16'hEC64;
defparam \CPU0|cpu01_inst|ALU01|Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (\CPU0|cpu01_inst|ALU01|Selector14~5_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & ((\CPU0|cpu01_inst|ALU01|Selector14~7_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector14~5_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector14~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~8 .lut_mask = 16'hD9C8;
defparam \CPU0|cpu01_inst|ALU01|Selector14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~3 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~3_combout  = (!\CPU0|cpu01_inst|ALU01|Selector14~9_combout  & !\CPU0|cpu01_inst|ALU01|Selector15~16_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector14~9_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~3 .lut_mask = 16'h0303;
defparam \CPU0|cpu01_inst|CC01|cc[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~7 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Add4~14_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// ((\CPU0|cpu01_inst|right_mux01|Selector0~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Add4~14_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~7 .lut_mask = 16'hCFC0;
defparam \CPU0|cpu01_inst|ALU01|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Add2~16_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|ALU01|Add0~16_combout 
// )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|ALU01|Add2~16_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add0~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~8 .lut_mask = 16'hF5A0;
defparam \CPU0|cpu01_inst|ALU01|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~9 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~9_combout  = \CPU0|cpu01_inst|left_mux01|Selector8~2_combout  $ (((!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & \CPU0|cpu01_inst|right_mux01|Selector0~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~9 .lut_mask = 16'hA5F0;
defparam \CPU0|cpu01_inst|ALU01|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~10_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector8~8_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|ALU01|Selector8~9_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector8~9_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector8~8_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~10 .lut_mask = 16'hCCE2;
defparam \CPU0|cpu01_inst|ALU01|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~11 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~11_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Add0~16_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// ((!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Add0~16_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~11 .lut_mask = 16'hA3A3;
defparam \CPU0|cpu01_inst|ALU01|Selector8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~12 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~12_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~10_combout  & (\CPU0|cpu01_inst|ALU01|Selector8~11_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector8~10_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector8~7_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector8~10_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector8~11_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector8~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~12 .lut_mask = 16'hBBC0;
defparam \CPU0|cpu01_inst|ALU01|Selector8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector7~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector7~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ) # (\CPU0|cpu01_inst|acca_inst|acca [0])))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [8] & (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [8]),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datad(\CPU0|cpu01_inst|acca_inst|acca [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector7~0 .lut_mask = 16'hAEA4;
defparam \CPU0|cpu01_inst|left_mux01|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector11~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector11~0_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & (((\CPU0|cpu01_inst|ALU01|Selector12~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~8_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add0~10_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector12~8_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector12~2_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add0~10_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector11~0 .lut_mask = 16'hFA0C;
defparam \CPU0|cpu01_inst|ALU01|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector11~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector11~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector11~0_combout  & ((\CPU0|cpu01_inst|CC01|cc [4]) # ((!\CPU0|cpu01_inst|ALU01|Selector12~7_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector11~0_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Selector12~7_combout  & \CPU0|cpu01_inst|left_mux01|Selector10~2_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [4]),
	.datab(\CPU0|cpu01_inst|ALU01|Selector11~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~7_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector11~1 .lut_mask = 16'hBC8C;
defparam \CPU0|cpu01_inst|ALU01|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector11~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector11~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & (\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  $ (((\CPU0|cpu01_inst|ALU01|Selector6~6_combout ) # (\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ))))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ) # (\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & 
// (\CPU0|cpu01_inst|right_mux01|Selector3~0_combout  & \CPU0|cpu01_inst|left_mux01|Selector11~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector11~2 .lut_mask = 16'h1EE8;
defparam \CPU0|cpu01_inst|ALU01|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector11~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector11~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & ((\CPU0|cpu01_inst|ALU01|Selector11~1_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector12~6_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Selector11~2_combout  & !\CPU0|cpu01_inst|ALU01|Selector12~6_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector11~1_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~16_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector11~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector11~3 .lut_mask = 16'hCCB8;
defparam \CPU0|cpu01_inst|ALU01|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector11~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector11~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector11~3_combout  & (((\CPU0|cpu01_inst|ALU01|Add2~10_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector12~6_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector11~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~8_combout  & (\CPU0|cpu01_inst|ALU01|Selector12~6_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector11~3_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add4~8_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add2~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector11~4 .lut_mask = 16'hEA4A;
defparam \CPU0|cpu01_inst|ALU01|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~4 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~4_combout  = (\CPU0|cpu01_inst|CC01|cc[2]~2_combout  & (\CPU0|cpu01_inst|CC01|cc[2]~3_combout  & (!\CPU0|cpu01_inst|ALU01|Selector11~6_combout  & !\CPU0|cpu01_inst|ALU01|Selector8~23_combout )))

	.dataa(\CPU0|cpu01_inst|CC01|cc[2]~2_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc[2]~3_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector11~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~4 .lut_mask = 16'h0008;
defparam \CPU0|cpu01_inst|CC01|cc[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ) # ((\CPU0|cpu01_inst|CC01|cc[2]~4_combout  & !\CPU0|cpu01_inst|ALU01|Selector16~3_combout ))

	.dataa(\CPU0|cpu01_inst|CC01|cc[2]~4_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector16~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~5 .lut_mask = 16'hF0FA;
defparam \CPU0|cpu01_inst|ALU01|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector16~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector16~3_combout  & ((\CPU0|cpu01_inst|ALU01|Selector16~4_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector16~3_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Selector16~5_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector16~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector16~3_combout  & (\CPU0|cpu01_inst|ALU01|Selector16~5_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector16~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector16~4_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector16~5_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector16~4_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector16~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector16~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~6 .lut_mask = 16'hCA5C;
defparam \CPU0|cpu01_inst|ALU01|Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~26 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~26_combout  = (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )) # 
// (!\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector0~0_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~26 .lut_mask = 16'hE724;
defparam \CPU0|cpu01_inst|ALU01|Selector15~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector1~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & ((\CPU0|cpu01_inst|SP_inst|sp [14]))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [14]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [14]),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector1~0 .lut_mask = 16'hDC98;
defparam \CPU0|cpu01_inst|left_mux01|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector1~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector1~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector1~0_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [14])) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector1~0_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [6]))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector1~0_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [14]),
	.datab(\CPU0|cpu01_inst|acca_inst|acca [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector1~1 .lut_mask = 16'hAFC0;
defparam \CPU0|cpu01_inst|left_mux01|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector2~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector2~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [5]))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [13]))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [13]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|acca_inst|acca [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector2~2 .lut_mask = 16'hF2C2;
defparam \CPU0|cpu01_inst|left_mux01|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector2~3 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector2~3_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~2_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [13]) # ((!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~2_combout  
// & (((\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & \CPU0|cpu01_inst|SP_inst|sp [13]))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [13]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~2_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector2~3 .lut_mask = 16'hBC8C;
defparam \CPU0|cpu01_inst|left_mux01|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector6~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector6~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [1]))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [9]))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [9]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|acca_inst|acca [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector6~0 .lut_mask = 16'hF2C2;
defparam \CPU0|cpu01_inst|left_mux01|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|right[13]~2 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|right[13]~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & \CPU0|cpu01_inst|data_fetch_01|md [13]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|right[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|right[13]~2 .lut_mask = 16'h1010;
defparam \CPU0|cpu01_inst|right_mux01|right[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~27 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~27_combout  = (\CPU0|cpu01_inst|ALU01|Selector0~9_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector0~4_combout  & ((\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector0~4_combout  
// & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector0~9_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector0~4_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector0~4_combout  & ((\CPU0|cpu01_inst|right_mux01|right[15]~0_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector0~9_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~27 .lut_mask = 16'hD1B8;
defparam \CPU0|cpu01_inst|ALU01|Selector15~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~28 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~28_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~27_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector15~26_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector15~26_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~27_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~28 .lut_mask = 16'hCACA;
defparam \CPU0|cpu01_inst|ALU01|Selector15~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~29 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~29_combout  = (\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (\CPU0|cpu01_inst|right_mux01|Selector0~0_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  
// & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ))))) # (!\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~29 .lut_mask = 16'h8BE2;
defparam \CPU0|cpu01_inst|ALU01|Selector15~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~30 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~30_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|CC01|cc [0])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~29_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|CC01|cc [0]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~29_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~30 .lut_mask = 16'hCFC0;
defparam \CPU0|cpu01_inst|ALU01|Selector15~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~7 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|CC01|cc 
// [0]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|CC01|cc [0]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~7 .lut_mask = 16'hFC0C;
defparam \CPU0|cpu01_inst|ALU01|Selector16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector16~7_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector16~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~8 .lut_mask = 16'hACF0;
defparam \CPU0|cpu01_inst|ALU01|Selector16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~9 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector16~8_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (((\CPU0|cpu01_inst|ALU01|Selector16~8_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector16~8_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~9 .lut_mask = 16'hACCC;
defparam \CPU0|cpu01_inst|ALU01|Selector16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~10_combout  = (\CPU0|cpu01_inst|ALU01|Selector16~9_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~30_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout )))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector16~9_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~28_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector15~30_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector16~9_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~28_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~10 .lut_mask = 16'hCCB8;
defparam \CPU0|cpu01_inst|ALU01|Selector16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~11 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~11_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & ((\CPU0|cpu01_inst|ALU01|Selector16~6_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (\CPU0|cpu01_inst|ALU01|Selector16~10_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector16~10_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector16~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~11 .lut_mask = 16'hF4A4;
defparam \CPU0|cpu01_inst|ALU01|Selector16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector16~12 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector16~12_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & ((\CPU0|cpu01_inst|CC01|cc [0]) # ((\CPU0|cpu01_inst|ALU01|Selector16~1_combout  & !\CPU0|cpu01_inst|ALU01|Selector16~11_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & (((\CPU0|cpu01_inst|ALU01|Selector16~11_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc [0]),
	.datac(\CPU0|cpu01_inst|ALU01|Selector16~1_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector16~11_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector16~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector16~12 .lut_mask = 16'hDDA8;
defparam \CPU0|cpu01_inst|ALU01|Selector16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~10 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~10 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] $ (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0 .lut_mask = 16'hFFDE;
defparam \CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector40~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector40~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (((\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Mux21~2_combout )) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Mux21~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~0 .lut_mask = 16'hD0F0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector40~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector40~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q  & (\CPU0|cpu01_inst|state_sequencer01|WideOr84~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr84~1_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|state.reset_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr84~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr84~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~2 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector15~0 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector15~0_combout  = (\CPU0|cpu01_inst|data_fetch_01|md [0] & (\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout  $ (((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ))))) # (!\CPU0|cpu01_inst|data_fetch_01|md [0] & (\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout )))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [0]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector15~0 .lut_mask = 16'h28E0;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector29~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector29~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~5_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector47~5_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector29~0 .lut_mask = 16'h0C44;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr30~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr30~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] $ (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]))) 
// # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] $ (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr30~0 .lut_mask = 16'hF57E;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0 .lut_mask = 16'h0240;
defparam \CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector28~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector28~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~1 .lut_mask = 16'hE020;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector28~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector28~4_combout  = (\CPU0|cpu01_inst|EA01|ea [5] & ((\CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q ) # ((\CPU0|cpu01_inst|EA01|ea [4] & \CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q )))) # 
// (!\CPU0|cpu01_inst|EA01|ea [5] & (\CPU0|cpu01_inst|EA01|ea [4] & ((\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [5]),
	.datab(\CPU0|cpu01_inst|EA01|ea [4]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~4 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr5~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr5~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & 
// ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr5~0 .lut_mask = 16'hAA8C;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[0]~13 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[0]~13_combout  = ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((!\CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0_combout ))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// (\CPU0|cpu01_inst|state_sequencer01|WideOr5~0_combout ))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr5~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~13 .lut_mask = 16'h2FEF;
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout ) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~0 .lut_mask = 16'h0333;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~1_combout  = ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q )

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~1 .lut_mask = 16'h337F;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector59~1_combout  & (((\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector59~1_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector59~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector59~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector59~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~2 .lut_mask = 16'hFA32;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux22~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux22~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [0])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux22~0 .lut_mask = 16'h2000;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux22~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux22~1_combout  = ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & ((\CPU0|cpu01_inst|state_sequencer01|Mux22~0_combout ) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5])

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Mux22~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux22~1 .lut_mask = 16'h55DF;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr42~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr42~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1])))) 
// # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr42~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr42~0 .lut_mask = 16'h2A40;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~3_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (!\CPU0|cpu01_inst|state_sequencer01|WideOr42~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr42~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~3 .lut_mask = 16'h0131;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux0~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux0~4_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & ((\CPU0|cpu01_inst|state_sequencer01|Mux0~1_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Mux0~2_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|state_sequencer01|Mux0~1_combout  & \CPU0|cpu01_inst|state_sequencer01|Mux0~2_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Mux0~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Mux0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~4 .lut_mask = 16'hFCC0;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr35~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr35~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))) 
// # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr35~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr35~0 .lut_mask = 16'hFBCC;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr117~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr117~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.psha_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q ) # 
// (\CPU0|cpu01_inst|state_sequencer01|state.pshb_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.psha_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.pshb_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr117~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr117~1 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr117~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector60~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector60~1_combout  = ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] $ (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code 
// [1])

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~1 .lut_mask = 16'hBF7F;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector60~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector60~2_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (((!\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout )))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & 
// (\CPU0|cpu01_inst|state_sequencer01|Selector60~1_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector60~1_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector60~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~2 .lut_mask = 16'h20EC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector2~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout  & (((\CPU0|cpu01_inst|EA01|ea [14]) # (!\CPU0|cpu01_inst|PC01|Equal2~0_combout )))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout  & 
// (!\CPU0|cpu01_inst|PC01|Equal2~4_combout  & ((\CPU0|cpu01_inst|EA01|ea [14]) # (!\CPU0|cpu01_inst|PC01|Equal2~0_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Equal2~4_combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [14]),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector2~0 .lut_mask = 16'hB0BB;
defparam \CPU0|cpu01_inst|PC01|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector2~0_combout  = (\CPU0|cpu01_inst|EA01|Equal1~0_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [14]) # ((\CPU0|cpu01_inst|EA01|ea [6] & \CPU0|cpu01_inst|EA01|Equal1~1_combout )))) # (!\CPU0|cpu01_inst|EA01|Equal1~0_combout  & 
// (\CPU0|cpu01_inst|EA01|ea [6] & ((\CPU0|cpu01_inst|EA01|Equal1~1_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|ea [6]),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [14]),
	.datad(\CPU0|cpu01_inst|EA01|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector2~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|EA01|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector3~0_combout  = (\CPU0|cpu01_inst|EA01|Equal1~0_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [13]) # ((\CPU0|cpu01_inst|EA01|Equal1~1_combout  & \CPU0|cpu01_inst|EA01|ea [5])))) # (!\CPU0|cpu01_inst|EA01|Equal1~0_combout  & 
// (\CPU0|cpu01_inst|EA01|Equal1~1_combout  & (\CPU0|cpu01_inst|EA01|ea [5])))

	.dataa(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Equal1~1_combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [5]),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector3~0 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|EA01|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector3~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector3~1_combout  = (\CPU0|cpu01_inst|EA01|Selector3~0_combout ) # ((\CPU0|cpu01_inst|EA01|ea [13] & !\CPU0|cpu01_inst|EA01|WideNor1~0_combout ))

	.dataa(\CPU0|cpu01_inst|EA01|Selector3~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|ea [13]),
	.datad(\CPU0|cpu01_inst|EA01|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector3~1 .lut_mask = 16'hAAFA;
defparam \CPU0|cpu01_inst|EA01|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector8~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector8~0_combout  = (\CPU0|cpu01_inst|XREG_inst|xreg [8] & ((\CPU0|cpu01_inst|EA01|Equal1~0_combout ) # ((\CPU0|cpu01_inst|EA01|ea [0] & \CPU0|cpu01_inst|EA01|Equal1~1_combout )))) # (!\CPU0|cpu01_inst|XREG_inst|xreg [8] & 
// (\CPU0|cpu01_inst|EA01|ea [0] & (\CPU0|cpu01_inst|EA01|Equal1~1_combout )))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [8]),
	.datab(\CPU0|cpu01_inst|EA01|ea [0]),
	.datac(\CPU0|cpu01_inst|EA01|Equal1~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector8~0 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|EA01|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector8~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector8~1_combout  = (\CPU0|cpu01_inst|EA01|Selector8~0_combout ) # ((\CPU0|cpu01_inst|EA01|ea [8] & !\CPU0|cpu01_inst|EA01|WideNor1~0_combout ))

	.dataa(\CPU0|cpu01_inst|EA01|Selector8~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|ea [8]),
	.datad(\CPU0|cpu01_inst|EA01|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector8~1 .lut_mask = 16'hAAFA;
defparam \CPU0|cpu01_inst|EA01|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector9~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector9~0_combout  = (\CPU0|cpu01_inst|EA01|Selector10~1_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [7]) # ((\CPU0|cpu01_inst|EA01|Selector10~0_combout )))) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout  & 
// (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout  & !\CPU0|cpu01_inst|EA01|Selector10~0_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector9~0 .lut_mask = 16'hF0AC;
defparam \CPU0|cpu01_inst|EA01|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector9~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector9~1_combout  = (\CPU0|cpu01_inst|EA01|Selector9~0_combout  & (((\CPU0|cpu01_inst|accb_inst|accb [7])) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout ))) # (!\CPU0|cpu01_inst|EA01|Selector9~0_combout  & 
// (\CPU0|cpu01_inst|EA01|Selector10~0_combout  & (\CPU0|cpu01_inst|EA01|ea [7])))

	.dataa(\CPU0|cpu01_inst|EA01|Selector9~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [7]),
	.datad(\CPU0|cpu01_inst|accb_inst|accb [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector9~1 .lut_mask = 16'hEA62;
defparam \CPU0|cpu01_inst|EA01|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector9~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector9~2_combout  = (\CPU0|cpu01_inst|EA01|Selector9~1_combout  & ((!\CPU0|cpu01_inst|EA01|Selector10~1_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector9~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector9~2 .lut_mask = 16'h3F00;
defparam \CPU0|cpu01_inst|EA01|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|tempind[6]~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|tempind[6]~1_combout  = (\CPU0|cpu01_inst|EA01|Equal1~0_combout  & \CPU0|cpu01_inst|EA01|ea [6])

	.dataa(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|ea [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|tempind[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|tempind[6]~1 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|EA01|tempind[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector11~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector11~0_combout  = (\CPU0|cpu01_inst|EA01|Selector10~0_combout  & (((\CPU0|cpu01_inst|EA01|Selector10~1_combout )))) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout  & ((\CPU0|cpu01_inst|EA01|Selector10~1_combout  & 
// ((\CPU0|cpu01_inst|XREG_inst|xreg [5]))) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector11~0 .lut_mask = 16'hF4A4;
defparam \CPU0|cpu01_inst|EA01|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector11~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector11~1_combout  = (\CPU0|cpu01_inst|EA01|Selector10~0_combout  & ((\CPU0|cpu01_inst|EA01|Selector11~0_combout  & (\CPU0|cpu01_inst|accb_inst|accb [5])) # (!\CPU0|cpu01_inst|EA01|Selector11~0_combout  & 
// ((\CPU0|cpu01_inst|EA01|ea [5]))))) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout  & (\CPU0|cpu01_inst|EA01|Selector11~0_combout ))

	.dataa(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector11~0_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb [5]),
	.datad(\CPU0|cpu01_inst|EA01|ea [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector11~1 .lut_mask = 16'hE6C4;
defparam \CPU0|cpu01_inst|EA01|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector11~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector11~2_combout  = (\CPU0|cpu01_inst|EA01|Selector11~1_combout  & ((!\CPU0|cpu01_inst|EA01|Selector10~1_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector11~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector11~2 .lut_mask = 16'h3F00;
defparam \CPU0|cpu01_inst|EA01|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector12~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector12~0_combout  = (\CPU0|cpu01_inst|EA01|Selector10~0_combout  & ((\CPU0|cpu01_inst|EA01|ea [4]) # ((\CPU0|cpu01_inst|EA01|Selector10~1_combout )))) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout  & 
// (((!\CPU0|cpu01_inst|EA01|Selector10~1_combout  & \CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [4]),
	.datab(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector12~0 .lut_mask = 16'hCBC8;
defparam \CPU0|cpu01_inst|EA01|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector12~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector12~1_combout  = (\CPU0|cpu01_inst|EA01|Selector10~1_combout  & ((\CPU0|cpu01_inst|EA01|Selector12~0_combout  & (\CPU0|cpu01_inst|accb_inst|accb [4])) # (!\CPU0|cpu01_inst|EA01|Selector12~0_combout  & 
// ((\CPU0|cpu01_inst|XREG_inst|xreg [4]))))) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout  & (((\CPU0|cpu01_inst|EA01|Selector12~0_combout ))))

	.dataa(\CPU0|cpu01_inst|accb_inst|accb [4]),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [4]),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector12~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector12~1 .lut_mask = 16'hAFC0;
defparam \CPU0|cpu01_inst|EA01|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|tempind[4]~3 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|tempind[4]~3_combout  = (\CPU0|cpu01_inst|EA01|ea [4] & \CPU0|cpu01_inst|EA01|Equal1~0_combout )

	.dataa(\CPU0|cpu01_inst|EA01|ea [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|tempind[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|tempind[4]~3 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|EA01|tempind[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|tempind[3]~4 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|tempind[3]~4_combout  = (\CPU0|cpu01_inst|EA01|ea [3] & \CPU0|cpu01_inst|EA01|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|ea [3]),
	.datad(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|tempind[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|tempind[3]~4 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|EA01|tempind[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector14~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector14~0_combout  = (\CPU0|cpu01_inst|EA01|Selector10~0_combout  & ((\CPU0|cpu01_inst|EA01|ea [2]) # ((\CPU0|cpu01_inst|EA01|Selector10~1_combout )))) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout  & 
// (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout  & !\CPU0|cpu01_inst|EA01|Selector10~1_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector14~0 .lut_mask = 16'hF0AC;
defparam \CPU0|cpu01_inst|EA01|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|tempind[2]~5 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|tempind[2]~5_combout  = (\CPU0|cpu01_inst|EA01|ea [2] & \CPU0|cpu01_inst|EA01|Equal1~0_combout )

	.dataa(\CPU0|cpu01_inst|EA01|ea [2]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|tempind[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|tempind[2]~5 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|EA01|tempind[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|tempind[1]~6 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|tempind[1]~6_combout  = (\CPU0|cpu01_inst|EA01|ea [1] & \CPU0|cpu01_inst|EA01|Equal1~0_combout )

	.dataa(\CPU0|cpu01_inst|EA01|ea [1]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|tempind[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|tempind[1]~6 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|EA01|tempind[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Equal1~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Equal1~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout  & ((\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Equal1~2 .lut_mask = 16'h3010;
defparam \CPU0|cpu01_inst|EA01|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector0~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector0~0_combout  = (\CPU0|cpu01_inst|EA01|Equal1~2_combout ) # ((\CPU0|cpu01_inst|EA01|ea [0] & \CPU0|cpu01_inst|EA01|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|ea [0]),
	.datac(\CPU0|cpu01_inst|EA01|Equal1~2_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector0~0 .lut_mask = 16'hFCF0;
defparam \CPU0|cpu01_inst|EA01|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector69~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector69~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q  & ((\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ) # (!\CPU0|cpu01_inst|nmi_req~q )))

	.dataa(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|nmi_req~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector69~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector69~1 .lut_mask = 16'hAF00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector1~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  $ (((\CPU0|cpu01_inst|ALU01|Selector6~6_combout ) # (\CPU0|cpu01_inst|right_mux01|right[14]~1_combout ))))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector1~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & ((\CPU0|cpu01_inst|right_mux01|right[14]~1_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~5_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & 
// (\CPU0|cpu01_inst|right_mux01|right[14]~1_combout  & \CPU0|cpu01_inst|ALU01|Selector6~5_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[14]~1_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector1~0 .lut_mask = 16'h56E8;
defparam \CPU0|cpu01_inst|ALU01|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector1~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector1~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & (\CPU0|cpu01_inst|left_mux01|Selector0~4_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~11_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Add0~30_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector6~11_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add0~30_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~11_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector1~1 .lut_mask = 16'hB833;
defparam \CPU0|cpu01_inst|ALU01|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector1~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector1~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector1~1_combout  & (((\CPU0|cpu01_inst|ALU01|Selector1~0_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector6~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector1~1_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~28_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~8_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector1~1_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add4~28_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector1~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector1~2 .lut_mask = 16'hE4AA;
defparam \CPU0|cpu01_inst|ALU01|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector1~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector1~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & (((\CPU0|cpu01_inst|ALU01|Add5~26_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~12_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add2~30_combout  & ((!\CPU0|cpu01_inst|ALU01|Selector6~12_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add2~30_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add5~26_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector1~3 .lut_mask = 16'hAAE4;
defparam \CPU0|cpu01_inst|ALU01|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector1~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector1~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector1~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector1~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector1~2_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector1~3_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector1~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector1~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector1~4 .lut_mask = 16'hCFA0;
defparam \CPU0|cpu01_inst|ALU01|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr34~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr34~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] 
// & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] $ (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr34~0 .lut_mask = 16'h0B3E;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector33~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector33~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector47~5_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state~80_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr34~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout  & (((\CPU0|cpu01_inst|state_sequencer01|state~80_combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr34~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector47~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state~80_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr34~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector33~2 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector3~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  $ (((\CPU0|cpu01_inst|ALU01|Selector6~6_combout ) # (\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ))))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~5_combout ) # (\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & \CPU0|cpu01_inst|right_mux01|right[12]~3_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector3~0 .lut_mask = 16'h3E68;
defparam \CPU0|cpu01_inst|ALU01|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector3~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector3~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~11_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Add0~26_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector6~11_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add0~26_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~11_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector3~1 .lut_mask = 16'hB833;
defparam \CPU0|cpu01_inst|ALU01|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector3~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector3~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & ((\CPU0|cpu01_inst|ALU01|Selector3~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector3~0_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector3~1_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~24_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & (((\CPU0|cpu01_inst|ALU01|Selector3~1_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add4~24_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector3~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~8_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector3~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector3~2 .lut_mask = 16'hCFA0;
defparam \CPU0|cpu01_inst|ALU01|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector2~0_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  $ (((\CPU0|cpu01_inst|right_mux01|right[13]~2_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & ((\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))) # 
// (!\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~4_combout  & \CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[13]~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector2~0 .lut_mask = 16'h3E68;
defparam \CPU0|cpu01_inst|ALU01|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector2~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector2~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~11_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add0~28_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~11_combout  & (((!\CPU0|cpu01_inst|ALU01|Selector6~9_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~11_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add0~28_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector2~1 .lut_mask = 16'hA0DD;
defparam \CPU0|cpu01_inst|ALU01|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector2~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector2~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector2~1_combout  & (((\CPU0|cpu01_inst|ALU01|Selector2~0_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector6~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector2~1_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~26_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~8_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add4~26_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector2~1_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector2~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector2~2 .lut_mask = 16'hE2CC;
defparam \CPU0|cpu01_inst|ALU01|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector2~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector2~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & (((\CPU0|cpu01_inst|ALU01|Selector6~12_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector2~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & (\CPU0|cpu01_inst|ALU01|Add2~28_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add2~28_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector2~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector2~3 .lut_mask = 16'hFC22;
defparam \CPU0|cpu01_inst|ALU01|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector2~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector2~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector2~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector2~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add5~24_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector2~3_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector2~3_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add5~24_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector2~4 .lut_mask = 16'hEC64;
defparam \CPU0|cpu01_inst|ALU01|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector4~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector4~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  $ (((\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & ((\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & 
// (\CPU0|cpu01_inst|right_mux01|right[11]~4_combout  & \CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector4~0 .lut_mask = 16'h7668;
defparam \CPU0|cpu01_inst|ALU01|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector4~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector4~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~11_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & (\CPU0|cpu01_inst|left_mux01|Selector3~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~24_combout ))))) # (!\CPU0|cpu01_inst|ALU01|Selector6~11_combout  & (((!\CPU0|cpu01_inst|ALU01|Selector6~9_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~11_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add0~24_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector4~1 .lut_mask = 16'h88F5;
defparam \CPU0|cpu01_inst|ALU01|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector4~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector4~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & ((\CPU0|cpu01_inst|ALU01|Selector4~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector4~0_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector4~1_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~22_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & (((\CPU0|cpu01_inst|ALU01|Selector4~1_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~8_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add4~22_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector4~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector4~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector4~2 .lut_mask = 16'hF588;
defparam \CPU0|cpu01_inst|ALU01|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector4~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector4~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & (((\CPU0|cpu01_inst|ALU01|Selector6~12_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector4~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & ((\CPU0|cpu01_inst|ALU01|Add2~24_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector4~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add2~24_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector4~3 .lut_mask = 16'hE5E0;
defparam \CPU0|cpu01_inst|ALU01|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector4~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector4~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector4~3_combout  & (\CPU0|cpu01_inst|left_mux01|Selector5~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector4~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add5~20_combout ))))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector4~3_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector4~3_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add5~20_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector4~4 .lut_mask = 16'hE6C4;
defparam \CPU0|cpu01_inst|ALU01|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector5~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector5~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  $ (((\CPU0|cpu01_inst|right_mux01|right[10]~5_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector5~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~5_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))) # 
// (!\CPU0|cpu01_inst|right_mux01|right[10]~5_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & \CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[10]~5_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector5~0 .lut_mask = 16'h5E68;
defparam \CPU0|cpu01_inst|ALU01|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector5~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector5~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & (\CPU0|cpu01_inst|left_mux01|Selector4~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~11_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Add0~22_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector6~11_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add0~22_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~11_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector5~1 .lut_mask = 16'hB833;
defparam \CPU0|cpu01_inst|ALU01|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector5~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector5~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & ((\CPU0|cpu01_inst|ALU01|Selector5~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector5~0_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector5~1_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~20_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & (\CPU0|cpu01_inst|ALU01|Selector5~1_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~8_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector5~1_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add4~20_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector5~2 .lut_mask = 16'hEC64;
defparam \CPU0|cpu01_inst|ALU01|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector5~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector5~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~7_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add5~18_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & (\CPU0|cpu01_inst|ALU01|Add2~22_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add2~22_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add5~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector5~3 .lut_mask = 16'hDC98;
defparam \CPU0|cpu01_inst|ALU01|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector5~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector5~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector5~3_combout  & (\CPU0|cpu01_inst|left_mux01|Selector6~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector5~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector5~2_combout ))))) # (!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector5~3_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector6~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector5~3_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector5~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector5~4 .lut_mask = 16'hBCB0;
defparam \CPU0|cpu01_inst|ALU01|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector5~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector5~5_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & (\CPU0|cpu01_inst|left_mux01|Selector5~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector5~4_combout )))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector5~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector5~5 .lut_mask = 16'h2320;
defparam \CPU0|cpu01_inst|ALU01|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~14 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~14_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~11_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add0~20_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~11_combout  & (((!\CPU0|cpu01_inst|ALU01|Selector6~9_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~11_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add0~20_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~14 .lut_mask = 16'hA0DD;
defparam \CPU0|cpu01_inst|ALU01|Selector6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector44~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector44~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q  & ((\CPU0|cpu01_inst|CC01|cc [4]) # ((!\CPU0|irq_ocf~10_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q  & 
// (\CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0_combout  & ((\CPU0|cpu01_inst|CC01|cc [4]) # (!\CPU0|irq_ocf~10_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datab(\CPU0|cpu01_inst|CC01|cc [4]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0_combout ),
	.datad(\CPU0|irq_ocf~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~1 .lut_mask = 16'hC8FA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector44~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector44~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q  & (((\CPU0|cpu01_inst|state_sequencer01|always0~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q  & 
// (!\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q  & (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|always0~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~2 .lut_mask = 16'hF044;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector44~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector44~3_combout  = (\CPU0|cpu01_inst|nmi_req~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout  & (!\CPU0|cpu01_inst|CC01|cc [4] & !\CPU0|irq_ocf~10_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc [4]),
	.datac(\CPU0|cpu01_inst|nmi_req~q ),
	.datad(\CPU0|irq_ocf~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector44~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~3 .lut_mask = 16'hF0F2;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector44~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector44~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector44~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector44~3_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector44~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector44~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector44~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~4 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|IV_inst|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|IV_inst|Selector2~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout  & 
// \CPU0|cpu01_inst|IV_inst|iv [0])))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout  & (((!\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout ),
	.datac(\CPU0|cpu01_inst|IV_inst|iv [0]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|IV_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|IV_inst|Selector2~0 .lut_mask = 16'hAA75;
defparam \CPU0|cpu01_inst|IV_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \multiHEX|frame_clk_inst|count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[0]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[0] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~1_combout  = (\keyboard|scan_code [3] $ (((!\keyboard|scan_code [4] & !\keyboard|scan_code [1])))) # (!\keyboard|scan_code [5])

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~1 .lut_mask = 16'hFB37;
defparam \keyboard|keymapper_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~45 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~45_combout  = (\keyboard|scan_code [7]) # (\keyboard|scan_code [4] $ (\keyboard|scan_code [5]))

	.dataa(\keyboard|scan_code [4]),
	.datab(gnd),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~45_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~45 .lut_mask = 16'hFF5A;
defparam \keyboard|keymapper_inst|Selector0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~46 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~46_combout  = (\keyboard|keymapper_inst|Selector0~45_combout ) # ((\keyboard|scan_code [5] & (!\keyboard|special_make~q )) # (!\keyboard|scan_code [5] & ((\keyboard|shift_key~q ))))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|keymapper_inst|Selector0~45_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~46_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~46 .lut_mask = 16'hFF74;
defparam \keyboard|keymapper_inst|Selector0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~53 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~53_combout  = (\keyboard|scan_code [6] & (((!\keyboard|scan_code [5] & \keyboard|scan_code [3])) # (!\keyboard|scan_code [4]))) # (!\keyboard|scan_code [6] & (((\keyboard|scan_code [4] & \keyboard|scan_code [3])) # 
// (!\keyboard|scan_code [5])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~53_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~53 .lut_mask = 16'h7B1B;
defparam \keyboard|keymapper_inst|Selector0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~54 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~54_combout  = ((\keyboard|scan_code [5] & (\keyboard|special_make~q  & \keyboard|scan_code [6]))) # (!\keyboard|scan_code [4])

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~54_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~54 .lut_mask = 16'hB333;
defparam \keyboard|keymapper_inst|Selector0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~55 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~55_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~53_combout ) # ((!\keyboard|scan_code [3] & \keyboard|keymapper_inst|Selector0~54_combout )))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|keymapper_inst|Selector0~54_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~53_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~55_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~55 .lut_mask = 16'hFFDC;
defparam \keyboard|keymapper_inst|Selector0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~4_combout  = (\keyboard|scan_code [1] & (((\keyboard|scan_code [0]) # (\keyboard|keymapper_inst|Selector0~55_combout )))) # (!\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector0~104_combout  & 
// (!\keyboard|scan_code [0])))

	.dataa(\keyboard|keymapper_inst|Selector0~104_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector0~55_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~4 .lut_mask = 16'hCEC2;
defparam \keyboard|keymapper_inst|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~2_combout  = (\keyboard|scan_code [3] & (\keyboard|keymapper_inst|Selector2~1_combout )) # (!\keyboard|scan_code [3] & (((!\keyboard|keymapper_inst|Selector2~1_combout  & \keyboard|special_make~q )) # 
// (!\keyboard|scan_code [4])))

	.dataa(\keyboard|keymapper_inst|Selector2~1_combout ),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~2 .lut_mask = 16'hAA4F;
defparam \keyboard|keymapper_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~3_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector2~2_combout )) # (!\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector2~0_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector2~2_combout ),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~3 .lut_mask = 16'hEFEA;
defparam \keyboard|keymapper_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~60 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~60_combout  = ((\keyboard|scan_code [7]) # ((\keyboard|scan_code [4] & !\keyboard|shift_key~q ))) # (!\keyboard|scan_code [5])

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~60_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~60 .lut_mask = 16'hFF5D;
defparam \keyboard|keymapper_inst|Selector0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~61 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~61_combout  = (\keyboard|keymapper_inst|Selector0~45_combout ) # ((\keyboard|scan_code [5] & ((\keyboard|special_make~q ))) # (!\keyboard|scan_code [5] & (\keyboard|shift_key~q )))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|keymapper_inst|Selector0~45_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~61_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~61 .lut_mask = 16'hFFE4;
defparam \keyboard|keymapper_inst|Selector0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~63 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~63_combout  = (\keyboard|scan_code [3] & (((\keyboard|scan_code [6])))) # (!\keyboard|scan_code [3] & ((\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~61_combout ))) # (!\keyboard|scan_code [6] & 
// (\keyboard|keymapper_inst|Selector0~62_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~62_combout ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|keymapper_inst|Selector0~61_combout ),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~63_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~63 .lut_mask = 16'hFC22;
defparam \keyboard|keymapper_inst|Selector0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~64 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~64_combout  = (\keyboard|keymapper_inst|Selector0~63_combout  & ((\keyboard|keymapper_inst|Selector0~49_combout ) # ((!\keyboard|scan_code [3])))) # (!\keyboard|keymapper_inst|Selector0~63_combout  & 
// (((\keyboard|keymapper_inst|Selector0~60_combout  & \keyboard|scan_code [3]))))

	.dataa(\keyboard|keymapper_inst|Selector0~63_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~49_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~60_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~64_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~64 .lut_mask = 16'hD8AA;
defparam \keyboard|keymapper_inst|Selector0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~65 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~65_combout  = (\keyboard|scan_code [5] & (((\keyboard|special_make~q  & \keyboard|scan_code [6])) # (!\keyboard|scan_code [4]))) # (!\keyboard|scan_code [5] & ((\keyboard|scan_code [4]) # ((!\keyboard|scan_code [6]))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~65_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~65 .lut_mask = 16'hE677;
defparam \keyboard|keymapper_inst|Selector0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~66 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~66_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~65_combout ) # ((\keyboard|scan_code [4] & \keyboard|scan_code [3])))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|keymapper_inst|Selector0~65_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~66_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~66 .lut_mask = 16'hFEFA;
defparam \keyboard|keymapper_inst|Selector0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~7_combout  = (\keyboard|scan_code [0] & (((\keyboard|scan_code [1])))) # (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector0~110_combout ))) # (!\keyboard|scan_code [1] & 
// (\keyboard|keymapper_inst|Selector0~104_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~104_combout ),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|keymapper_inst|Selector0~110_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~7 .lut_mask = 16'hF2C2;
defparam \keyboard|keymapper_inst|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~67 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~67_combout  = (\keyboard|scan_code [4]) # (((\keyboard|special_make~q  & \keyboard|scan_code [5])) # (!\keyboard|scan_code [3]))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~67_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~67 .lut_mask = 16'hEFCF;
defparam \keyboard|keymapper_inst|Selector0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~68 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~68_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector0~67_combout )) # (!\keyboard|scan_code [6] & ((!\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|keymapper_inst|Selector0~67_combout ),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~68_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~68 .lut_mask = 16'hEAFB;
defparam \keyboard|keymapper_inst|Selector0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~8_combout  = (\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|Selector2~7_combout  & (\keyboard|keymapper_inst|Selector0~68_combout )) # (!\keyboard|keymapper_inst|Selector2~7_combout  & 
// ((\keyboard|keymapper_inst|Selector0~66_combout ))))) # (!\keyboard|scan_code [0] & (((\keyboard|keymapper_inst|Selector2~7_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~68_combout ),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|keymapper_inst|Selector0~66_combout ),
	.datad(\keyboard|keymapper_inst|Selector2~7_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~8 .lut_mask = 16'hBBC0;
defparam \keyboard|keymapper_inst|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~69 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~69_combout  = (\keyboard|scan_code [6] & ((\keyboard|scan_code [5] & (!\keyboard|scan_code [4] & !\keyboard|scan_code [3])) # (!\keyboard|scan_code [5] & (\keyboard|scan_code [4]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~69_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~69 .lut_mask = 16'h2028;
defparam \keyboard|keymapper_inst|Selector0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~70 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~70_combout  = (!\keyboard|scan_code [7] & ((\keyboard|scan_code [6]) # ((\keyboard|scan_code [5] & !\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [7]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~70_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~70 .lut_mask = 16'h0A0E;
defparam \keyboard|keymapper_inst|Selector0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~71 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~71_combout  = (\keyboard|keymapper_inst|Selector0~69_combout ) # (!\keyboard|keymapper_inst|Selector0~70_combout )

	.dataa(\keyboard|keymapper_inst|Selector0~70_combout ),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector0~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~71_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~71 .lut_mask = 16'hF5F5;
defparam \keyboard|keymapper_inst|Selector0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~75 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~75_combout  = (!\keyboard|scan_code [7] & ((\keyboard|scan_code [5]) # (\keyboard|scan_code [6])))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|scan_code [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~75_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~75 .lut_mask = 16'h3232;
defparam \keyboard|keymapper_inst|Selector0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~76 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~76_combout  = (\keyboard|scan_code [6] & ((\keyboard|scan_code [4]) # ((\keyboard|scan_code [5] & \keyboard|scan_code [3])))) # (!\keyboard|scan_code [6] & (!\keyboard|scan_code [5] & (!\keyboard|scan_code [4])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~76_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~76 .lut_mask = 16'hA9A1;
defparam \keyboard|keymapper_inst|Selector0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~81 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~81_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [5] & ((\keyboard|special_make~q ) # (!\keyboard|scan_code [4]))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~81_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~81 .lut_mask = 16'hFBAA;
defparam \keyboard|keymapper_inst|Selector0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~82 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~82_combout  = (\keyboard|scan_code [3] & (((\keyboard|keymapper_inst|Selector0~45_combout ) # (\keyboard|scan_code [6])))) # (!\keyboard|scan_code [3] & (\keyboard|keymapper_inst|Selector0~62_combout  & 
// ((!\keyboard|scan_code [6]))))

	.dataa(\keyboard|keymapper_inst|Selector0~62_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~45_combout ),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~82_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~82 .lut_mask = 16'hF0CA;
defparam \keyboard|keymapper_inst|Selector0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~83 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~83_combout  = (\keyboard|keymapper_inst|Selector0~82_combout  & (((!\keyboard|scan_code [6]) # (!\keyboard|keymapper_inst|Selector0~57_combout )))) # (!\keyboard|keymapper_inst|Selector0~82_combout  & 
// (\keyboard|keymapper_inst|Selector0~81_combout  & ((\keyboard|scan_code [6]))))

	.dataa(\keyboard|keymapper_inst|Selector0~82_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~81_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~57_combout ),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~83_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~83 .lut_mask = 16'h4EAA;
defparam \keyboard|keymapper_inst|Selector0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \multiHEX|Mux2~0 (
// Equation(s):
// \multiHEX|Mux2~0_combout  = (\multiHEX|frame_clk_inst|count [16] & (((\multiHEX|frame_clk_inst|count [17]) # (\keyboard|scan_code [1])))) # (!\multiHEX|frame_clk_inst|count [16] & (\keyboard|scan_code [5] & (!\multiHEX|frame_clk_inst|count [17])))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\keyboard|scan_code [5]),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\multiHEX|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux2~0 .lut_mask = 16'hAEA4;
defparam \multiHEX|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~86 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~86_combout  = (\keyboard|scan_code [6]) # ((\keyboard|scan_code [4] $ (\keyboard|scan_code [3])) # (!\keyboard|keymapper_inst|Selector0~52_combout ))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|keymapper_inst|Selector0~52_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~86_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~86 .lut_mask = 16'hBFEF;
defparam \keyboard|keymapper_inst|Selector0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~0_combout  = (\keyboard|scan_code [0] & (((\keyboard|scan_code [1])))) # (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector0~86_combout ))) # (!\keyboard|scan_code [1] & 
// (\keyboard|keymapper_inst|Selector0~104_combout ))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|keymapper_inst|Selector0~104_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~86_combout ),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~0 .lut_mask = 16'hFA44;
defparam \keyboard|keymapper_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~3_combout  = (\keyboard|scan_code [3] & (\keyboard|scan_code [1] & ((\keyboard|shift_key~q )))) # (!\keyboard|scan_code [3] & (((\keyboard|scan_code [1] & \keyboard|shift_key~q )) # (!\keyboard|scan_code [0])))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~3 .lut_mask = 16'hCD05;
defparam \keyboard|keymapper_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~5_combout  = (\keyboard|scan_code [4] & (\keyboard|scan_code [3] $ (((!\keyboard|scan_code [0] & !\keyboard|scan_code [1]))))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [3] & (\keyboard|scan_code [0])) # 
// (!\keyboard|scan_code [3] & ((\keyboard|scan_code [1])))))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~5 .lut_mask = 16'hB9A4;
defparam \keyboard|keymapper_inst|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~6_combout  = (\keyboard|scan_code [4] & ((\keyboard|scan_code [0] & ((!\keyboard|scan_code [3]))) # (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1]) # (\keyboard|scan_code [3])))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~6 .lut_mask = 16'h30E0;
defparam \keyboard|keymapper_inst|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~7_combout  = (\keyboard|scan_code [5] & (((\keyboard|keymapper_inst|Selector1~5_combout  & !\keyboard|keymapper_inst|Selector1~6_combout )))) # (!\keyboard|scan_code [5] & (((!\keyboard|shift_key~q  & 
// \keyboard|keymapper_inst|Selector1~5_combout )) # (!\keyboard|keymapper_inst|Selector1~6_combout )))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|keymapper_inst|Selector1~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~6_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~7 .lut_mask = 16'h10F3;
defparam \keyboard|keymapper_inst|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~8_combout  = (\keyboard|scan_code [5] & (!\keyboard|scan_code [4] & ((\keyboard|scan_code [0]) # (\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~8 .lut_mask = 16'h0C08;
defparam \keyboard|keymapper_inst|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~9_combout  = (\keyboard|scan_code [5] & (\keyboard|special_make~q )) # (!\keyboard|scan_code [5] & ((\keyboard|shift_key~q )))

	.dataa(gnd),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~9 .lut_mask = 16'hCCF0;
defparam \keyboard|keymapper_inst|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~10 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~10_combout  = (\keyboard|scan_code [3] & (((!\keyboard|scan_code [5])) # (!\keyboard|scan_code [0]))) # (!\keyboard|scan_code [3] & (\keyboard|keymapper_inst|Selector1~9_combout  & ((\keyboard|scan_code [0]) # 
// (\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|keymapper_inst|Selector1~9_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~10 .lut_mask = 16'h7E70;
defparam \keyboard|keymapper_inst|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~11 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~11_combout  = (\keyboard|scan_code [1] & (((\keyboard|scan_code [4])))) # (!\keyboard|scan_code [1] & ((\keyboard|scan_code [4] & (\keyboard|keymapper_inst|Selector1~10_combout )) # (!\keyboard|scan_code [4] & 
// ((!\keyboard|scan_code [0])))))

	.dataa(\keyboard|keymapper_inst|Selector1~10_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~11 .lut_mask = 16'hE0E3;
defparam \keyboard|keymapper_inst|Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~12 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~12_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector1~8_combout ) # ((\keyboard|keymapper_inst|Selector1~11_combout )))) # (!\keyboard|scan_code [6] & 
// (((\keyboard|keymapper_inst|Selector1~7_combout ))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector1~8_combout ),
	.datac(\keyboard|keymapper_inst|Selector1~7_combout ),
	.datad(\keyboard|keymapper_inst|Selector1~11_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~12 .lut_mask = 16'hFAD8;
defparam \keyboard|keymapper_inst|Selector1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~0_combout  = (\keyboard|scan_code [4] & (\keyboard|scan_code [0] & \keyboard|scan_code [1])) # (!\keyboard|scan_code [4] & ((!\keyboard|scan_code [1])))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~0 .lut_mask = 16'h8585;
defparam \keyboard|keymapper_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~1_combout  = ((\keyboard|scan_code [3] & ((!\keyboard|scan_code [0]))) # (!\keyboard|scan_code [3] & (!\keyboard|scan_code [4]))) # (!\keyboard|special_make~q )

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~1 .lut_mask = 16'h3F5F;
defparam \keyboard|keymapper_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~2_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector3~0_combout ) # ((\keyboard|scan_code [5] & \keyboard|keymapper_inst|Selector3~1_combout ))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|keymapper_inst|Selector3~1_combout ),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~2 .lut_mask = 16'hF080;
defparam \keyboard|keymapper_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~3_combout  = (!\keyboard|scan_code [1] & (((\keyboard|scan_code [4] & \keyboard|scan_code [3])) # (!\keyboard|scan_code [0])))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~3 .lut_mask = 16'h0B03;
defparam \keyboard|keymapper_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~4_combout  = (\keyboard|scan_code [4] & (((!\keyboard|scan_code [3])))) # (!\keyboard|scan_code [4] & (((!\keyboard|scan_code [0] & \keyboard|scan_code [3])) # (!\keyboard|scan_code [6])))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~4 .lut_mask = 16'h15AF;
defparam \keyboard|keymapper_inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~5_combout  = (\keyboard|keymapper_inst|Selector3~3_combout ) # ((!\keyboard|scan_code [5] & ((\keyboard|keymapper_inst|Selector3~4_combout ) # (!\keyboard|scan_code [1]))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|keymapper_inst|Selector3~4_combout ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|keymapper_inst|Selector3~3_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~5 .lut_mask = 16'hFF45;
defparam \keyboard|keymapper_inst|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~6_combout  = (!\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector3~2_combout ) # ((\keyboard|keymapper_inst|Selector3~5_combout ) # (\keyboard|scan_code [7]))))

	.dataa(\keyboard|keymapper_inst|Selector3~2_combout ),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|keymapper_inst|Selector3~5_combout ),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~6 .lut_mask = 16'h3332;
defparam \keyboard|keymapper_inst|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~7_combout  = (\keyboard|scan_code [7]) # ((!\keyboard|scan_code [5] & ((!\keyboard|scan_code [3]) # (!\keyboard|scan_code [4]))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~7 .lut_mask = 16'hFF15;
defparam \keyboard|keymapper_inst|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~8_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [4] & ((!\keyboard|scan_code [5]) # (!\keyboard|special_make~q ))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~8 .lut_mask = 16'hBFEE;
defparam \keyboard|keymapper_inst|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~9_combout  = (\keyboard|scan_code [6] & (((\keyboard|keymapper_inst|Selector3~8_combout ) # (\keyboard|scan_code [3])))) # (!\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector3~7_combout ))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector3~7_combout ),
	.datac(\keyboard|keymapper_inst|Selector3~8_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~9 .lut_mask = 16'hEEE4;
defparam \keyboard|keymapper_inst|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~95 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~95_combout  = (\keyboard|scan_code [4] & (((!\keyboard|special_make~q  & !\keyboard|scan_code [3])) # (!\keyboard|scan_code [6]))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [6] $ (\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~95_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~95 .lut_mask = 16'h0F7A;
defparam \keyboard|keymapper_inst|Selector0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \keyboard|caps_lock (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|caps_lock~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|caps_lock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|caps_lock .is_wysiwyg = "true";
defparam \keyboard|caps_lock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~0_combout  = (\keyboard|shift_key~q  & (!\keyboard|caps_lock~q  & (!\keyboard|scan_code [1]))) # (!\keyboard|shift_key~q  & (\keyboard|caps_lock~q  & ((!\keyboard|scan_code [0]) # (!\keyboard|scan_code [1]))))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|caps_lock~q ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~0 .lut_mask = 16'h0646;
defparam \keyboard|keymapper_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~1_combout  = (\keyboard|scan_code [2] & (((\keyboard|scan_code [3])))) # (!\keyboard|scan_code [2] & ((\keyboard|scan_code [1]) # ((\keyboard|scan_code [0] & !\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~1 .lut_mask = 16'hFC32;
defparam \keyboard|keymapper_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~2_combout  = (\keyboard|keymapper_inst|Selector7~1_combout  & ((\keyboard|scan_code [2]) # (\keyboard|shift_key~q  $ (\keyboard|caps_lock~q ))))

	.dataa(\keyboard|keymapper_inst|Selector7~1_combout ),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~2 .lut_mask = 16'hAA28;
defparam \keyboard|keymapper_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~3_combout  = (\keyboard|shift_key~q  & ((\keyboard|scan_code [1] & ((!\keyboard|scan_code [0]))) # (!\keyboard|scan_code [1] & ((\keyboard|scan_code [0]) # (!\keyboard|caps_lock~q ))))) # (!\keyboard|shift_key~q  & 
// (\keyboard|caps_lock~q  & ((!\keyboard|scan_code [0]) # (!\keyboard|scan_code [1]))))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|caps_lock~q ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~3 .lut_mask = 16'h0EE6;
defparam \keyboard|keymapper_inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~4_combout  = (\keyboard|keymapper_inst|Selector7~2_combout  & (((\keyboard|keymapper_inst|Selector7~3_combout ) # (!\keyboard|scan_code [2])))) # (!\keyboard|keymapper_inst|Selector7~2_combout  & 
// (\keyboard|keymapper_inst|Selector7~0_combout  & ((\keyboard|scan_code [2]))))

	.dataa(\keyboard|keymapper_inst|Selector7~2_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~0_combout ),
	.datac(\keyboard|keymapper_inst|Selector7~3_combout ),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~4 .lut_mask = 16'hE4AA;
defparam \keyboard|keymapper_inst|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~5_combout  = (\keyboard|scan_code [2] & (!\keyboard|scan_code [0] & (\keyboard|scan_code [1] $ (\keyboard|scan_code [3])))) # (!\keyboard|scan_code [2] & (((\keyboard|scan_code [3] & \keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~5 .lut_mask = 16'h3048;
defparam \keyboard|keymapper_inst|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~6_combout  = (\keyboard|keymapper_inst|Selector7~5_combout  & (\keyboard|caps_lock~q  $ (\keyboard|shift_key~q )))

	.dataa(\keyboard|caps_lock~q ),
	.datab(\keyboard|keymapper_inst|Selector7~5_combout ),
	.datac(\keyboard|shift_key~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~6 .lut_mask = 16'h4848;
defparam \keyboard|keymapper_inst|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|caps (
// Equation(s):
// \keyboard|keymapper_inst|caps~combout  = \keyboard|shift_key~q  $ (\keyboard|caps_lock~q )

	.dataa(gnd),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|caps_lock~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|caps~combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|caps .lut_mask = 16'h3C3C;
defparam \keyboard|keymapper_inst|caps .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~7_combout  = (\keyboard|keymapper_inst|caps~combout  & ((\keyboard|scan_code [2] & ((!\keyboard|scan_code [0]) # (!\keyboard|scan_code [1]))) # (!\keyboard|scan_code [2] & ((\keyboard|scan_code [1]) # 
// (\keyboard|scan_code [0])))))

	.dataa(\keyboard|keymapper_inst|caps~combout ),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~7 .lut_mask = 16'h2AA8;
defparam \keyboard|keymapper_inst|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~8_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector7~6_combout ) # ((\keyboard|scan_code [4])))) # (!\keyboard|scan_code [6] & (((\keyboard|keymapper_inst|Selector7~7_combout  & 
// !\keyboard|scan_code [4]))))

	.dataa(\keyboard|keymapper_inst|Selector7~6_combout ),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|keymapper_inst|Selector7~7_combout ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~8 .lut_mask = 16'hCCB8;
defparam \keyboard|keymapper_inst|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~9_combout  = (\keyboard|scan_code [0] & (\keyboard|scan_code [1] & (\keyboard|scan_code [2]))) # (!\keyboard|scan_code [0] & (\keyboard|scan_code [3] & (\keyboard|scan_code [1] $ (!\keyboard|scan_code [2]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~9 .lut_mask = 16'h8890;
defparam \keyboard|keymapper_inst|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~10 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~10_combout  = (!\keyboard|scan_code [1] & (\keyboard|scan_code [3] & (\keyboard|scan_code [2] $ (\keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~10 .lut_mask = 16'h1040;
defparam \keyboard|keymapper_inst|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~11 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~11_combout  = (\keyboard|keymapper_inst|Selector7~9_combout  & (\keyboard|keymapper_inst|Selector7~10_combout  & (\keyboard|shift_key~q  $ (\keyboard|caps_lock~q )))) # (!\keyboard|keymapper_inst|Selector7~9_combout  & 
// ((\keyboard|keymapper_inst|Selector7~10_combout ) # (\keyboard|shift_key~q  $ (\keyboard|caps_lock~q ))))

	.dataa(\keyboard|keymapper_inst|Selector7~9_combout ),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|keymapper_inst|Selector7~10_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~11 .lut_mask = 16'h7D14;
defparam \keyboard|keymapper_inst|Selector7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~12 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~12_combout  = (\keyboard|scan_code [4] & ((\keyboard|keymapper_inst|Selector7~8_combout  & (\keyboard|keymapper_inst|Selector7~11_combout )) # (!\keyboard|keymapper_inst|Selector7~8_combout  & 
// ((\keyboard|keymapper_inst|Selector7~4_combout ))))) # (!\keyboard|scan_code [4] & (((\keyboard|keymapper_inst|Selector7~8_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector7~11_combout ),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|keymapper_inst|Selector7~8_combout ),
	.datad(\keyboard|keymapper_inst|Selector7~4_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~12 .lut_mask = 16'hBCB0;
defparam \keyboard|keymapper_inst|Selector7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~13 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~13_combout  = (\keyboard|keymapper_inst|Selector7~28_combout  & (((!\keyboard|scan_code [2]) # (!\keyboard|scan_code [1])))) # (!\keyboard|keymapper_inst|Selector7~28_combout  & 
// (\keyboard|keymapper_inst|Selector7~3_combout  & ((\keyboard|scan_code [2]))))

	.dataa(\keyboard|keymapper_inst|Selector7~28_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~3_combout ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~13 .lut_mask = 16'h4EAA;
defparam \keyboard|keymapper_inst|Selector7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~14 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~14_combout  = (\keyboard|scan_code [0] & ((!\keyboard|scan_code [1]))) # (!\keyboard|scan_code [0] & (\keyboard|scan_code [4]))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~14 .lut_mask = 16'h3A3A;
defparam \keyboard|keymapper_inst|Selector7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~15 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~15_combout  = (\keyboard|keymapper_inst|Selector7~14_combout  & ((\keyboard|caps_lock~q  & ((!\keyboard|shift_key~q ))) # (!\keyboard|caps_lock~q  & (!\keyboard|scan_code [1] & \keyboard|shift_key~q ))))

	.dataa(\keyboard|keymapper_inst|Selector7~14_combout ),
	.datab(\keyboard|caps_lock~q ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~15_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~15 .lut_mask = 16'h0288;
defparam \keyboard|keymapper_inst|Selector7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~16 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~16_combout  = (\keyboard|scan_code [1] & (\keyboard|caps_lock~q  $ (\keyboard|shift_key~q )))

	.dataa(gnd),
	.datab(\keyboard|caps_lock~q ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~16_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~16 .lut_mask = 16'h30C0;
defparam \keyboard|keymapper_inst|Selector7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~17 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~17_combout  = (\keyboard|scan_code [2] & (((\keyboard|keymapper_inst|Selector7~15_combout )))) # (!\keyboard|scan_code [2] & (\keyboard|keymapper_inst|Selector7~16_combout  & ((\keyboard|scan_code [4]))))

	.dataa(\keyboard|keymapper_inst|Selector7~16_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~15_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~17_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~17 .lut_mask = 16'hCAC0;
defparam \keyboard|keymapper_inst|Selector7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~18 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~18_combout  = (\keyboard|scan_code [2] & (\keyboard|scan_code [4] & (\keyboard|scan_code [0] $ (\keyboard|scan_code [1]))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~18_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~18 .lut_mask = 16'h6000;
defparam \keyboard|keymapper_inst|Selector7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~19 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~19_combout  = (\keyboard|keymapper_inst|Selector7~18_combout  & (\keyboard|shift_key~q  $ (\keyboard|caps_lock~q )))

	.dataa(gnd),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|keymapper_inst|Selector7~18_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~19_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~19 .lut_mask = 16'h3C00;
defparam \keyboard|keymapper_inst|Selector7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~20 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~20_combout  = (\keyboard|scan_code [6] & (((\keyboard|scan_code [3])))) # (!\keyboard|scan_code [6] & ((\keyboard|scan_code [3] & ((\keyboard|keymapper_inst|Selector7~17_combout ))) # (!\keyboard|scan_code [3] & 
// (\keyboard|keymapper_inst|Selector7~19_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector7~19_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~17_combout ),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~20_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~20 .lut_mask = 16'hFC0A;
defparam \keyboard|keymapper_inst|Selector7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~21 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~21_combout  = (\keyboard|scan_code [0] & (((!\keyboard|scan_code [2]) # (!\keyboard|scan_code [1])))) # (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1]) # ((!\keyboard|shift_key~q  & \keyboard|scan_code [2]))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~21_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~21 .lut_mask = 16'h5BFA;
defparam \keyboard|keymapper_inst|Selector7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~22 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~22_combout  = (!\keyboard|scan_code [4] & (\keyboard|keymapper_inst|Selector7~21_combout  & (\keyboard|caps_lock~q  $ (\keyboard|shift_key~q ))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|caps_lock~q ),
	.datac(\keyboard|keymapper_inst|Selector7~21_combout ),
	.datad(\keyboard|shift_key~q ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~22_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~22 .lut_mask = 16'h1040;
defparam \keyboard|keymapper_inst|Selector7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~23 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~23_combout  = (!\keyboard|scan_code [2] & ((\keyboard|scan_code [0]) # (\keyboard|caps_lock~q  $ (\keyboard|shift_key~q ))))

	.dataa(\keyboard|caps_lock~q ),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~23_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~23 .lut_mask = 16'h00F6;
defparam \keyboard|keymapper_inst|Selector7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~24 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~24_combout  = (\keyboard|keymapper_inst|Selector7~22_combout ) # ((\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector7~23_combout  & \keyboard|scan_code [4])))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|keymapper_inst|Selector7~22_combout ),
	.datac(\keyboard|keymapper_inst|Selector7~23_combout ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~24_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~24 .lut_mask = 16'hECCC;
defparam \keyboard|keymapper_inst|Selector7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~25 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~25_combout  = (\keyboard|keymapper_inst|Selector7~20_combout  & (((\keyboard|keymapper_inst|Selector7~24_combout ) # (!\keyboard|scan_code [6])))) # (!\keyboard|keymapper_inst|Selector7~20_combout  & 
// (\keyboard|keymapper_inst|Selector7~13_combout  & ((\keyboard|scan_code [6]))))

	.dataa(\keyboard|keymapper_inst|Selector7~20_combout ),
	.datab(\keyboard|keymapper_inst|Selector7~13_combout ),
	.datac(\keyboard|keymapper_inst|Selector7~24_combout ),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~25_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~25 .lut_mask = 16'hE4AA;
defparam \keyboard|keymapper_inst|Selector7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~26 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~26_combout  = (!\keyboard|scan_code [7] & ((\keyboard|scan_code [5] & ((\keyboard|keymapper_inst|Selector7~12_combout ))) # (!\keyboard|scan_code [5] & (\keyboard|keymapper_inst|Selector7~25_combout ))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|keymapper_inst|Selector7~25_combout ),
	.datac(\keyboard|scan_code [7]),
	.datad(\keyboard|keymapper_inst|Selector7~12_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~26_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~26 .lut_mask = 16'h0E04;
defparam \keyboard|keymapper_inst|Selector7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~2_combout  = (\keyboard|keymapper_inst|Selector7~1_combout  & ((\keyboard|alt_key~q ) # ((\keyboard|control_key~q ) # (\keyboard|scan_code [2]))))

	.dataa(\keyboard|keymapper_inst|Selector7~1_combout ),
	.datab(\keyboard|alt_key~q ),
	.datac(\keyboard|control_key~q ),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~2 .lut_mask = 16'hAAA8;
defparam \keyboard|keymapper_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~4_combout  = (\keyboard|keymapper_inst|Selector6~2_combout  & (((\keyboard|keymapper_inst|Selector6~3_combout ) # (!\keyboard|scan_code [2])))) # (!\keyboard|keymapper_inst|Selector6~2_combout  & 
// (\keyboard|keymapper_inst|Selector6~23_combout  & ((\keyboard|scan_code [2]))))

	.dataa(\keyboard|keymapper_inst|Selector6~23_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~3_combout ),
	.datac(\keyboard|keymapper_inst|Selector6~2_combout ),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~4 .lut_mask = 16'hCAF0;
defparam \keyboard|keymapper_inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~10 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~10_combout  = (\keyboard|scan_code [3] & ((\keyboard|scan_code [1]) # ((\keyboard|scan_code [0])))) # (!\keyboard|scan_code [3] & (\keyboard|special_make~q  & (\keyboard|scan_code [1] $ (\keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~10 .lut_mask = 16'hF4A8;
defparam \keyboard|keymapper_inst|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~11 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~11_combout  = (\keyboard|scan_code [2] & (((\keyboard|scan_code [3])))) # (!\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector6~10_combout  & ((\keyboard|keymapper_inst|control_out~0_combout ) # 
// (!\keyboard|scan_code [3]))) # (!\keyboard|keymapper_inst|Selector6~10_combout  & (\keyboard|keymapper_inst|control_out~0_combout  & !\keyboard|scan_code [3]))))

	.dataa(\keyboard|keymapper_inst|Selector6~10_combout ),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|keymapper_inst|control_out~0_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~11 .lut_mask = 16'hEC32;
defparam \keyboard|keymapper_inst|Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~16 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~16_combout  = (\keyboard|scan_code [6] & (\keyboard|scan_code [3])) # (!\keyboard|scan_code [6] & (!\keyboard|scan_code [3] & \keyboard|keymapper_inst|Selector7~18_combout ))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [3]),
	.datac(gnd),
	.datad(\keyboard|keymapper_inst|Selector7~18_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~16_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~16 .lut_mask = 16'h9988;
defparam \keyboard|keymapper_inst|Selector6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~18 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~18_combout  = (\keyboard|scan_code [2] & (((!\keyboard|scan_code [1] & \keyboard|scan_code [4])) # (!\keyboard|scan_code [0]))) # (!\keyboard|scan_code [2] & (!\keyboard|scan_code [4] & ((\keyboard|scan_code [0]) # 
// (\keyboard|scan_code [1]))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~18_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~18 .lut_mask = 16'h4C76;
defparam \keyboard|keymapper_inst|Selector6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~19 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~19_combout  = (\keyboard|scan_code [2] & ((\keyboard|scan_code [0] & ((!\keyboard|scan_code [1]))) # (!\keyboard|scan_code [0] & (\keyboard|scan_code [4])))) # (!\keyboard|scan_code [2] & (\keyboard|scan_code [4] & 
// (\keyboard|scan_code [1])))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~19_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~19 .lut_mask = 16'h3A88;
defparam \keyboard|keymapper_inst|Selector6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~20 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~20_combout  = \keyboard|keymapper_inst|Selector6~19_combout  $ (((\keyboard|keymapper_inst|Selector6~18_combout  & \keyboard|keymapper_inst|Selector6~17_combout )))

	.dataa(\keyboard|keymapper_inst|Selector6~18_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~17_combout ),
	.datac(gnd),
	.datad(\keyboard|keymapper_inst|Selector6~19_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~20_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~20 .lut_mask = 16'h7788;
defparam \keyboard|keymapper_inst|Selector6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \VDG|vert_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|vert_scaler~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|vert_scaler[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|vert_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|vert_scaler[0] .is_wysiwyg = "true";
defparam \VDG|vert_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \VDG|cell_line[0]~2 (
// Equation(s):
// \VDG|cell_line[0]~2_combout  = (!\VDG|horiz_scaler [2] & (!\VDG|horiz_scaler [0] & ((\VDG|active_area~q ) # (!\VDG|active_rows~q ))))

	.dataa(\VDG|horiz_scaler [2]),
	.datab(\VDG|active_rows~q ),
	.datac(\VDG|horiz_scaler [0]),
	.datad(\VDG|active_area~q ),
	.cin(gnd),
	.combout(\VDG|cell_line[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line[0]~2 .lut_mask = 16'h0501;
defparam \VDG|cell_line[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \VDG|Equal16~0 (
// Equation(s):
// \VDG|Equal16~0_combout  = (\VDG|cell_line [2]) # (((!\VDG|cell_line [3]) # (!\VDG|cell_line [1])) # (!\VDG|cell_line [0]))

	.dataa(\VDG|cell_line [2]),
	.datab(\VDG|cell_line [0]),
	.datac(\VDG|cell_line [1]),
	.datad(\VDG|cell_line [3]),
	.cin(gnd),
	.combout(\VDG|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal16~0 .lut_mask = 16'hBFFF;
defparam \VDG|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \VDG|Equal10~0 (
// Equation(s):
// \VDG|Equal10~0_combout  = (\VDG|pixel_count [9] & (!\VDG|pixel_count [7] & (\VDG|pixel_count [1] & \VDG|pixel_count [4])))

	.dataa(\VDG|pixel_count [9]),
	.datab(\VDG|pixel_count [7]),
	.datac(\VDG|pixel_count [1]),
	.datad(\VDG|pixel_count [4]),
	.cin(gnd),
	.combout(\VDG|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal10~0 .lut_mask = 16'h2000;
defparam \VDG|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector0~0 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector0~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & (((\CPU0|cpu01_inst|CC01|cc [7])))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & ((\CPU0|cpu01_inst|ALU01|Equal37~4_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Equal37~4_combout  & ((\CPU0|cpu01_inst|CC01|cc [7])))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal37~4_combout ),
	.datad(\CPU0|cpu01_inst|CC01|cc [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector0~0 .lut_mask = 16'hEF40;
defparam \CPU0|cpu01_inst|CC01|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector0~1 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector0~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout  & (((\CPU0|cpu01_inst|CC01|Selector0~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datab(\CPU0|cpu01_inst|CC01|Selector0~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector0~1 .lut_mask = 16'hFC5C;
defparam \CPU0|cpu01_inst|CC01|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector5~3 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector5~3_combout  = (\CPU0|cpu01_inst|data_fetch_01|md [2] & ((\CPU0|cpu01_inst|dbo|Selector7~10_combout ) # ((\CPU0|cpu01_inst|acca_inst|acca [2] & \CPU0|cpu01_inst|dbo|Selector7~9_combout )))) # 
// (!\CPU0|cpu01_inst|data_fetch_01|md [2] & (((\CPU0|cpu01_inst|acca_inst|acca [2] & \CPU0|cpu01_inst|dbo|Selector7~9_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [2]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~10_combout ),
	.datac(\CPU0|cpu01_inst|acca_inst|acca [2]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector5~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \CPU0|counter~0 (
// Equation(s):
// \CPU0|counter~0_combout  = (\CPU0|Add0~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((!\CPU0|always1~3_combout ) # (!\CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|Add0~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~0 .lut_mask = 16'h7000;
defparam \CPU0|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \CPU0|counter~6 (
// Equation(s):
// \CPU0|counter~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~12_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datac(\CPU0|Add0~12_combout ),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~6 .lut_mask = 16'hC8C0;
defparam \CPU0|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \CPU0|counter~15 (
// Equation(s):
// \CPU0|counter~15_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~30_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datad(\CPU0|Add0~30_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~15 .lut_mask = 16'hF080;
defparam \CPU0|counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector4~0 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector4~0_combout  = (\CPU0|cpu01_inst|PC01|pc [3] & ((\CPU0|cpu01_inst|dbo|Selector7~1_combout ) # ((\CPU0|cpu01_inst|PC01|pc [11] & \CPU0|cpu01_inst|dbo|Selector7~0_combout )))) # (!\CPU0|cpu01_inst|PC01|pc [3] & 
// (((\CPU0|cpu01_inst|PC01|pc [11] & \CPU0|cpu01_inst|dbo|Selector7~0_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|pc [3]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~1_combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [11]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector4~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector6~1 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector6~1_combout  = (\CPU0|cpu01_inst|CC01|cc [1] & ((\CPU0|cpu01_inst|dbo|Selector7~4_combout ) # ((\CPU0|cpu01_inst|XREG_inst|xreg [9] & \CPU0|cpu01_inst|dbo|Selector7~3_combout )))) # (!\CPU0|cpu01_inst|CC01|cc [1] & 
// (\CPU0|cpu01_inst|XREG_inst|xreg [9] & ((\CPU0|cpu01_inst|dbo|Selector7~3_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [1]),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [9]),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~4_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector6~1 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|dbo|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector2~3 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector2~3_combout  = (\CPU0|cpu01_inst|data_fetch_01|md [5] & ((\CPU0|cpu01_inst|dbo|Selector7~10_combout ) # ((\CPU0|cpu01_inst|acca_inst|acca [5] & \CPU0|cpu01_inst|dbo|Selector7~9_combout )))) # 
// (!\CPU0|cpu01_inst|data_fetch_01|md [5] & (((\CPU0|cpu01_inst|acca_inst|acca [5] & \CPU0|cpu01_inst|dbo|Selector7~9_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [5]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~10_combout ),
	.datac(\CPU0|cpu01_inst|acca_inst|acca [5]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector2~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector3~2 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector3~2_combout  = (\CPU0|cpu01_inst|dbo|Selector7~7_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [4]) # ((\CPU0|cpu01_inst|dbo|Selector7~6_combout  & \CPU0|cpu01_inst|accb_inst|accb [4])))) # 
// (!\CPU0|cpu01_inst|dbo|Selector7~7_combout  & (\CPU0|cpu01_inst|dbo|Selector7~6_combout  & (\CPU0|cpu01_inst|accb_inst|accb [4])))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~7_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~6_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb [4]),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector3~2 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|dbo|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector1~2 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector1~2_combout  = (\CPU0|cpu01_inst|dbo|Selector7~7_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [6]) # ((\CPU0|cpu01_inst|dbo|Selector7~6_combout  & \CPU0|cpu01_inst|accb_inst|accb [6])))) # 
// (!\CPU0|cpu01_inst|dbo|Selector7~7_combout  & (\CPU0|cpu01_inst|dbo|Selector7~6_combout  & ((\CPU0|cpu01_inst|accb_inst|accb [6]))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~7_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~6_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [6]),
	.datad(\CPU0|cpu01_inst|accb_inst|accb [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector1~2 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|dbo|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0 (
// Equation(s):
// \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0_combout  = (\CPU0|cpu01_inst|nmi_req~q  & (!\CPU0|hold_s~q  & ((\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ))))

	.dataa(\CPU0|cpu01_inst|nmi_req~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datad(\CPU0|hold_s~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0 .lut_mask = 16'h00A8;
defparam \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \CPU0|REG_RW~0 (
// Equation(s):
// \CPU0|REG_RW~0_combout  = (\CPU0|always1~3_combout  & (!\CPU0|cpu01_inst|abm|Equal4~0_combout  & (\CPU0|always1~4_combout  & \CPU0|cpu01_inst|abm|Selector8~9_combout )))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|cpu01_inst|abm|Equal4~0_combout ),
	.datac(\CPU0|always1~4_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector8~9_combout ),
	.cin(gnd),
	.combout(\CPU0|REG_RW~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|REG_RW~0 .lut_mask = 16'h2000;
defparam \CPU0|REG_RW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \MATRIX|Decoder0~0 (
// Equation(s):
// \MATRIX|Decoder0~0_combout  = (!\keyboard|keymapper_inst|Selector3~12_combout  & (!\keyboard|keymapper_inst|Selector5~5_combout  & !\keyboard|keymapper_inst|Selector4~5_combout ))

	.dataa(\keyboard|keymapper_inst|Selector3~12_combout ),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~5_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~0 .lut_mask = 16'h0005;
defparam \MATRIX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \CPU0|DATA_IN_s[0]~0 (
// Equation(s):
// \CPU0|DATA_IN_s[0]~0_combout  = (\CPU0|cpu01_inst|abm|Equal4~0_combout ) # ((\CPU0|cpu01_inst|abm|Selector1~9_combout  & ((!\CPU0|cpu01_inst|abm|Selector0~9_combout ) # (!\RAM_W~0_combout ))))

	.dataa(\RAM_W~0_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector0~9_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector1~9_combout ),
	.datad(\CPU0|cpu01_inst|abm|Equal4~0_combout ),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[0]~0 .lut_mask = 16'hFF70;
defparam \CPU0|DATA_IN_s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb RAM_E(
// Equation(s):
// \RAM_E~combout  = (!\CPU0|cpu01_inst|abm|Equal4~0_combout  & ((\CPU0|cpu01_inst|abm|Selector0~9_combout  & (\RAM_W~0_combout )) # (!\CPU0|cpu01_inst|abm|Selector0~9_combout  & ((!\CPU0|cpu01_inst|abm|Selector1~9_combout )))))

	.dataa(\RAM_W~0_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector0~9_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector1~9_combout ),
	.datad(\CPU0|cpu01_inst|abm|Equal4~0_combout ),
	.cin(gnd),
	.combout(\RAM_E~combout ),
	.cout());
// synopsys translate_off
defparam RAM_E.lut_mask = 16'h008B;
defparam RAM_E.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \KBD_E~0 (
// Equation(s):
// \KBD_E~0_combout  = (\ROM_E~1_combout  & (\CPU0|cpu01_inst|abm|Selector1~9_combout  & ((\CPU0|cpu01_inst|abm|Selector2~9_combout ) # (\CPU0|cpu01_inst|abm|Selector3~9_combout ))))

	.dataa(\ROM_E~1_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector2~9_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector1~9_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector3~9_combout ),
	.cin(gnd),
	.combout(\KBD_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \KBD_E~0 .lut_mask = 16'hA080;
defparam \KBD_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \CPU0|DATA_IN_s[0]~1 (
// Equation(s):
// \CPU0|DATA_IN_s[0]~1_combout  = (\RAM_E~combout ) # ((\CPU0|DATA_IN_s[0]~0_combout  & ((\CPU0|always1~3_combout ) # (!\KBD_E~0_combout ))))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\RAM_E~combout ),
	.datac(\CPU0|DATA_IN_s[0]~0_combout ),
	.datad(\KBD_E~0_combout ),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[0]~1 .lut_mask = 16'hECFC;
defparam \CPU0|DATA_IN_s[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \MATRIX|Equal0~0 (
// Equation(s):
// \MATRIX|Equal0~0_combout  = \CPU0|PORT_A_OUT [0] $ (((!\keyboard|keymapper_inst|Selector2~9_combout  & (!\keyboard|keymapper_inst|Selector1~13_combout  & !\keyboard|keymapper_inst|Selector0~103_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datac(\CPU0|PORT_A_OUT [0]),
	.datad(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~0 .lut_mask = 16'hF0E1;
defparam \MATRIX|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \MATRIX|Equal0~1 (
// Equation(s):
// \MATRIX|Equal0~1_combout  = \CPU0|PORT_A_OUT [1] $ (((\keyboard|keymapper_inst|Selector2~9_combout  & (!\keyboard|keymapper_inst|Selector1~13_combout  & !\keyboard|keymapper_inst|Selector0~103_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datac(\CPU0|PORT_A_OUT [1]),
	.datad(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~1 .lut_mask = 16'hF0D2;
defparam \MATRIX|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \MATRIX|Equal0~2 (
// Equation(s):
// \MATRIX|Equal0~2_combout  = \CPU0|PORT_A_OUT [2] $ (((!\keyboard|keymapper_inst|Selector2~9_combout  & (\keyboard|keymapper_inst|Selector1~13_combout  & !\keyboard|keymapper_inst|Selector0~103_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datac(\CPU0|PORT_A_OUT [2]),
	.datad(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~2 .lut_mask = 16'hF0B4;
defparam \MATRIX|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \MATRIX|Equal0~3 (
// Equation(s):
// \MATRIX|Equal0~3_combout  = \CPU0|PORT_A_OUT [3] $ (((\keyboard|keymapper_inst|Selector2~9_combout  & (\keyboard|keymapper_inst|Selector1~13_combout  & !\keyboard|keymapper_inst|Selector0~103_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datac(\CPU0|PORT_A_OUT [3]),
	.datad(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~3 .lut_mask = 16'hF078;
defparam \MATRIX|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \CPU0|DATA_IN_s[0]~2 (
// Equation(s):
// \CPU0|DATA_IN_s[0]~2_combout  = (\MATRIX|Equal0~2_combout  & (\MATRIX|Equal0~3_combout  & (\MATRIX|Equal0~0_combout  & \MATRIX|Equal0~1_combout )))

	.dataa(\MATRIX|Equal0~2_combout ),
	.datab(\MATRIX|Equal0~3_combout ),
	.datac(\MATRIX|Equal0~0_combout ),
	.datad(\MATRIX|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[0]~2 .lut_mask = 16'h8000;
defparam \CPU0|DATA_IN_s[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \MATRIX|Equal0~4 (
// Equation(s):
// \MATRIX|Equal0~4_combout  = \CPU0|PORT_A_OUT [4] $ (((!\keyboard|keymapper_inst|Selector2~9_combout  & (!\keyboard|keymapper_inst|Selector1~13_combout  & \keyboard|keymapper_inst|Selector0~103_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datac(\CPU0|PORT_A_OUT [4]),
	.datad(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~4 .lut_mask = 16'hE1F0;
defparam \MATRIX|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \MATRIX|Equal0~5 (
// Equation(s):
// \MATRIX|Equal0~5_combout  = \CPU0|PORT_A_OUT [5] $ (((!\keyboard|keymapper_inst|Selector1~13_combout  & (\keyboard|keymapper_inst|Selector2~9_combout  & \keyboard|keymapper_inst|Selector0~103_combout ))))

	.dataa(\CPU0|PORT_A_OUT [5]),
	.datab(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datac(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~5 .lut_mask = 16'h9AAA;
defparam \MATRIX|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \MATRIX|Equal0~6 (
// Equation(s):
// \MATRIX|Equal0~6_combout  = \CPU0|PORT_A_OUT [6] $ (((\keyboard|keymapper_inst|Selector1~13_combout  & (!\keyboard|keymapper_inst|Selector2~9_combout  & \keyboard|keymapper_inst|Selector0~103_combout ))))

	.dataa(\CPU0|PORT_A_OUT [6]),
	.datab(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datac(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~6 .lut_mask = 16'hA6AA;
defparam \MATRIX|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \MATRIX|Equal0~7 (
// Equation(s):
// \MATRIX|Equal0~7_combout  = \CPU0|PORT_A_OUT [7] $ (((\keyboard|keymapper_inst|Selector2~9_combout  & (\keyboard|keymapper_inst|Selector1~13_combout  & \keyboard|keymapper_inst|Selector0~103_combout ))))

	.dataa(\CPU0|PORT_A_OUT [7]),
	.datab(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datac(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cin(gnd),
	.combout(\MATRIX|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Equal0~7 .lut_mask = 16'h6AAA;
defparam \MATRIX|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \CPU0|DATA_IN_s[0]~3 (
// Equation(s):
// \CPU0|DATA_IN_s[0]~3_combout  = (\MATRIX|Equal0~7_combout  & (\MATRIX|Equal0~6_combout  & (\MATRIX|Equal0~4_combout  & \MATRIX|Equal0~5_combout )))

	.dataa(\MATRIX|Equal0~7_combout ),
	.datab(\MATRIX|Equal0~6_combout ),
	.datac(\MATRIX|Equal0~4_combout ),
	.datad(\MATRIX|Equal0~5_combout ),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[0]~3 .lut_mask = 16'h8000;
defparam \CPU0|DATA_IN_s[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \CPU0|DATA_IN_s[0]~4 (
// Equation(s):
// \CPU0|DATA_IN_s[0]~4_combout  = (\CPU0|DATA_IN_s[0]~0_combout  & ((\CPU0|DATA_IN_s[0]~1_combout ) # ((\CPU0|DATA_IN_s[0]~2_combout  & \CPU0|DATA_IN_s[0]~3_combout ))))

	.dataa(\CPU0|DATA_IN_s[0]~0_combout ),
	.datab(\CPU0|DATA_IN_s[0]~1_combout ),
	.datac(\CPU0|DATA_IN_s[0]~2_combout ),
	.datad(\CPU0|DATA_IN_s[0]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|DATA_IN_s[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DATA_IN_s[0]~4 .lut_mask = 16'hA888;
defparam \CPU0|DATA_IN_s[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \SDRAM_inst|A_data_out[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|A_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[0] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \DATA_IN[0]~0 (
// Equation(s):
// \DATA_IN[0]~0_combout  = (\CPU0|DATA_IN_s[0]~1_combout  & (!\CPU0|DATA_IN_s[0]~0_combout  & (\SDRAM_inst|A_data_out [0]))) # (!\CPU0|DATA_IN_s[0]~1_combout  & ((\CPU0|DATA_IN_s[0]~0_combout ) # ((\ROM_inst|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\CPU0|DATA_IN_s[0]~1_combout ),
	.datab(\CPU0|DATA_IN_s[0]~0_combout ),
	.datac(\SDRAM_inst|A_data_out [0]),
	.datad(\ROM_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\DATA_IN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[0]~0 .lut_mask = 16'h7564;
defparam \DATA_IN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \DATA_IN[0] (
// Equation(s):
// DATA_IN[0] = (\CPU0|DATA_IN_s[0]~4_combout  & ((\DATA_IN[0]~0_combout  & ((!\MATRIX|Decoder0~0_combout ))) # (!\DATA_IN[0]~0_combout  & (\CPU0|cpu01_inst|abm|Selector15~10_combout )))) # (!\CPU0|DATA_IN_s[0]~4_combout  & (((\DATA_IN[0]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|abm|Selector15~10_combout ),
	.datab(\MATRIX|Decoder0~0_combout ),
	.datac(\CPU0|DATA_IN_s[0]~4_combout ),
	.datad(\DATA_IN[0]~0_combout ),
	.cin(gnd),
	.combout(DATA_IN[0]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[0] .lut_mask = 16'h3FA0;
defparam \DATA_IN[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \SDRAM_inst|A_data_out[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|A_data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[7] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb ROM_E(
// Equation(s):
// \ROM_E~combout  = (\CPU0|cpu01_inst|abm|Equal4~0_combout ) # ((\CPU0|cpu01_inst|abm|Selector1~9_combout ) # (!\CPU0|cpu01_inst|abm|Selector0~9_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|abm|Equal4~0_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector1~9_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector0~9_combout ),
	.cin(gnd),
	.combout(\ROM_E~combout ),
	.cout());
// synopsys translate_off
defparam ROM_E.lut_mask = 16'hFCFF;
defparam ROM_E.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb KBD_E(
// Equation(s):
// \KBD_E~combout  = ((\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr115~combout )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & !\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ))) # (!\KBD_E~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datad(\KBD_E~0_combout ),
	.cin(gnd),
	.combout(\KBD_E~combout ),
	.cout());
// synopsys translate_off
defparam KBD_E.lut_mask = 16'h81FF;
defparam KBD_E.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \DATA_IN[7]~1 (
// Equation(s):
// \DATA_IN[7]~1_combout  = (\ROM_E~combout  & (((\CPU0|cpu01_inst|abm|Selector8~9_combout ) # (!\KBD_E~combout )))) # (!\ROM_E~combout  & (\ROM_inst|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\ROM_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\ROM_E~combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector8~9_combout ),
	.datad(\KBD_E~combout ),
	.cin(gnd),
	.combout(\DATA_IN[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[7]~1 .lut_mask = 16'hE2EE;
defparam \DATA_IN[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \DATA_IN[7]~2 (
// Equation(s):
// \DATA_IN[7]~2_combout  = (\RAM_E~combout  & (\SDRAM_inst|A_data_out [7])) # (!\RAM_E~combout  & ((\DATA_IN[7]~1_combout )))

	.dataa(gnd),
	.datab(\RAM_E~combout ),
	.datac(\SDRAM_inst|A_data_out [7]),
	.datad(\DATA_IN[7]~1_combout ),
	.cin(gnd),
	.combout(\DATA_IN[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[7]~2 .lut_mask = 16'hF3C0;
defparam \DATA_IN[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \CPU0|OCF_reset (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCF_reset~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCF_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCF_reset .is_wysiwyg = "true";
defparam \CPU0|OCF_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \CPU0|always0~0 (
// Equation(s):
// \CPU0|always0~0_combout  = (\CPU0|always1~3_combout  & (\CPU0|OCF_reset~q  & ((\CPU0|Equal7~0_combout ) # (\CPU0|Equal8~0_combout ))))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|OCF_reset~q ),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|Equal8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always0~0 .lut_mask = 16'h8880;
defparam \CPU0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \CPU0|OCF~0 (
// Equation(s):
// \CPU0|OCF~0_combout  = (!\CPU0|always0~0_combout  & ((\CPU0|Equal10~26_combout ) # (\CPU0|OCF~q )))

	.dataa(\CPU0|Equal10~26_combout ),
	.datab(\CPU0|always0~0_combout ),
	.datac(\CPU0|OCF~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|OCF~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCF~0 .lut_mask = 16'h3232;
defparam \CPU0|OCF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \SDRAM_inst|A_data_out[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|A_data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[6] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \DATA_IN[6]~3 (
// Equation(s):
// \DATA_IN[6]~3_combout  = (\ROM_E~combout  & ((\CPU0|cpu01_inst|abm|Selector9~9_combout ) # ((!\KBD_E~combout )))) # (!\ROM_E~combout  & (((\ROM_inst|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\CPU0|cpu01_inst|abm|Selector9~9_combout ),
	.datab(\ROM_E~combout ),
	.datac(\ROM_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\KBD_E~combout ),
	.cin(gnd),
	.combout(\DATA_IN[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[6]~3 .lut_mask = 16'hB8FC;
defparam \DATA_IN[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \DATA_IN[6]~4 (
// Equation(s):
// \DATA_IN[6]~4_combout  = (\RAM_E~combout  & ((\SDRAM_inst|A_data_out [6]))) # (!\RAM_E~combout  & (\DATA_IN[6]~3_combout ))

	.dataa(gnd),
	.datab(\DATA_IN[6]~3_combout ),
	.datac(\RAM_E~combout ),
	.datad(\SDRAM_inst|A_data_out [6]),
	.cin(gnd),
	.combout(\DATA_IN[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[6]~4 .lut_mask = 16'hFC0C;
defparam \DATA_IN[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \CPU0|TOF_reset (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|TOF_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|TOF_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|TOF_reset .is_wysiwyg = "true";
defparam \CPU0|TOF_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \CPU0|always0~1 (
// Equation(s):
// \CPU0|always0~1_combout  = (!\CPU0|always1~3_combout  & (\CPU0|Equal5~0_combout  & \CPU0|TOF_reset~q ))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(gnd),
	.datad(\CPU0|TOF_reset~q ),
	.cin(gnd),
	.combout(\CPU0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always0~1 .lut_mask = 16'h4400;
defparam \CPU0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \CPU0|TOF~0 (
// Equation(s):
// \CPU0|TOF~0_combout  = (!\CPU0|always0~1_combout  & ((\CPU0|Equal9~4_combout ) # (\CPU0|TOF~q )))

	.dataa(\CPU0|Equal9~4_combout ),
	.datab(gnd),
	.datac(\CPU0|TOF~q ),
	.datad(\CPU0|always0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|TOF~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|TOF~0 .lut_mask = 16'h00FA;
defparam \CPU0|TOF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \MATRIX|Decoder0~1 (
// Equation(s):
// \MATRIX|Decoder0~1_combout  = (\keyboard|keymapper_inst|Selector3~12_combout  & (\keyboard|keymapper_inst|Selector5~5_combout  & !\keyboard|keymapper_inst|Selector4~5_combout ))

	.dataa(\keyboard|keymapper_inst|Selector3~12_combout ),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~5_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~1 .lut_mask = 16'h00A0;
defparam \MATRIX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \SDRAM_inst|A_data_out[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|A_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[5] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \DATA_IN[5]~5 (
// Equation(s):
// \DATA_IN[5]~5_combout  = (\CPU0|DATA_IN_s[0]~1_combout  & (((\SDRAM_inst|A_data_out [5] & !\CPU0|DATA_IN_s[0]~0_combout )))) # (!\CPU0|DATA_IN_s[0]~1_combout  & ((\ROM_inst|altsyncram_component|auto_generated|q_a [5]) # ((\CPU0|DATA_IN_s[0]~0_combout ))))

	.dataa(\CPU0|DATA_IN_s[0]~1_combout ),
	.datab(\ROM_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\SDRAM_inst|A_data_out [5]),
	.datad(\CPU0|DATA_IN_s[0]~0_combout ),
	.cin(gnd),
	.combout(\DATA_IN[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[5]~5 .lut_mask = 16'h55E4;
defparam \DATA_IN[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \DATA_IN[5] (
// Equation(s):
// DATA_IN[5] = (\CPU0|DATA_IN_s[0]~4_combout  & ((\DATA_IN[5]~5_combout  & (!\MATRIX|Decoder0~1_combout )) # (!\DATA_IN[5]~5_combout  & ((\CPU0|cpu01_inst|abm|Selector10~9_combout ))))) # (!\CPU0|DATA_IN_s[0]~4_combout  & (((\DATA_IN[5]~5_combout ))))

	.dataa(\MATRIX|Decoder0~1_combout ),
	.datab(\CPU0|DATA_IN_s[0]~4_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector10~9_combout ),
	.datad(\DATA_IN[5]~5_combout ),
	.cin(gnd),
	.combout(DATA_IN[5]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[5] .lut_mask = 16'h77C0;
defparam \DATA_IN[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \MATRIX|Decoder0~2 (
// Equation(s):
// \MATRIX|Decoder0~2_combout  = (\keyboard|keymapper_inst|Selector3~12_combout  & (!\keyboard|keymapper_inst|Selector5~5_combout  & !\keyboard|keymapper_inst|Selector4~5_combout ))

	.dataa(\keyboard|keymapper_inst|Selector3~12_combout ),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~5_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~2 .lut_mask = 16'h000A;
defparam \MATRIX|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \SDRAM_inst|A_data_out[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|A_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[4] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \DATA_IN[4]~6 (
// Equation(s):
// \DATA_IN[4]~6_combout  = (\CPU0|DATA_IN_s[0]~0_combout  & (((!\CPU0|DATA_IN_s[0]~1_combout )))) # (!\CPU0|DATA_IN_s[0]~0_combout  & ((\CPU0|DATA_IN_s[0]~1_combout  & ((\SDRAM_inst|A_data_out [4]))) # (!\CPU0|DATA_IN_s[0]~1_combout  & 
// (\ROM_inst|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\ROM_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\CPU0|DATA_IN_s[0]~0_combout ),
	.datac(\SDRAM_inst|A_data_out [4]),
	.datad(\CPU0|DATA_IN_s[0]~1_combout ),
	.cin(gnd),
	.combout(\DATA_IN[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[4]~6 .lut_mask = 16'h30EE;
defparam \DATA_IN[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \DATA_IN[4] (
// Equation(s):
// DATA_IN[4] = (\CPU0|DATA_IN_s[0]~4_combout  & ((\DATA_IN[4]~6_combout  & ((!\MATRIX|Decoder0~2_combout ))) # (!\DATA_IN[4]~6_combout  & (\CPU0|cpu01_inst|abm|Selector11~9_combout )))) # (!\CPU0|DATA_IN_s[0]~4_combout  & (((\DATA_IN[4]~6_combout ))))

	.dataa(\CPU0|cpu01_inst|abm|Selector11~9_combout ),
	.datab(\MATRIX|Decoder0~2_combout ),
	.datac(\CPU0|DATA_IN_s[0]~4_combout ),
	.datad(\DATA_IN[4]~6_combout ),
	.cin(gnd),
	.combout(DATA_IN[4]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[4] .lut_mask = 16'h3FA0;
defparam \DATA_IN[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \MATRIX|Decoder0~3 (
// Equation(s):
// \MATRIX|Decoder0~3_combout  = (!\keyboard|keymapper_inst|Selector3~12_combout  & (\keyboard|keymapper_inst|Selector5~5_combout  & \keyboard|keymapper_inst|Selector4~5_combout ))

	.dataa(\keyboard|keymapper_inst|Selector3~12_combout ),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~5_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~3 .lut_mask = 16'h5000;
defparam \MATRIX|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \SDRAM_inst|A_data_out[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|A_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[3] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \DATA_IN[3]~7 (
// Equation(s):
// \DATA_IN[3]~7_combout  = (\CPU0|DATA_IN_s[0]~1_combout  & (!\CPU0|DATA_IN_s[0]~0_combout  & (\SDRAM_inst|A_data_out [3]))) # (!\CPU0|DATA_IN_s[0]~1_combout  & ((\CPU0|DATA_IN_s[0]~0_combout ) # ((\ROM_inst|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\CPU0|DATA_IN_s[0]~1_combout ),
	.datab(\CPU0|DATA_IN_s[0]~0_combout ),
	.datac(\SDRAM_inst|A_data_out [3]),
	.datad(\ROM_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DATA_IN[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[3]~7 .lut_mask = 16'h7564;
defparam \DATA_IN[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \DATA_IN[3] (
// Equation(s):
// DATA_IN[3] = (\DATA_IN[3]~7_combout  & (((!\MATRIX|Decoder0~3_combout )) # (!\CPU0|DATA_IN_s[0]~4_combout ))) # (!\DATA_IN[3]~7_combout  & (\CPU0|DATA_IN_s[0]~4_combout  & (\CPU0|cpu01_inst|abm|Selector12~combout )))

	.dataa(\DATA_IN[3]~7_combout ),
	.datab(\CPU0|DATA_IN_s[0]~4_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.datad(\MATRIX|Decoder0~3_combout ),
	.cin(gnd),
	.combout(DATA_IN[3]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[3] .lut_mask = 16'h62EA;
defparam \DATA_IN[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \MATRIX|Decoder0~4 (
// Equation(s):
// \MATRIX|Decoder0~4_combout  = (!\keyboard|keymapper_inst|Selector3~12_combout  & (!\keyboard|keymapper_inst|Selector5~5_combout  & \keyboard|keymapper_inst|Selector4~5_combout ))

	.dataa(\keyboard|keymapper_inst|Selector3~12_combout ),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~5_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~4 .lut_mask = 16'h0500;
defparam \MATRIX|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \SDRAM_inst|A_data_out[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|A_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[2] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \DATA_IN[2]~8 (
// Equation(s):
// \DATA_IN[2]~8_combout  = (\CPU0|DATA_IN_s[0]~1_combout  & (!\CPU0|DATA_IN_s[0]~0_combout  & (\SDRAM_inst|A_data_out [2]))) # (!\CPU0|DATA_IN_s[0]~1_combout  & ((\CPU0|DATA_IN_s[0]~0_combout ) # ((\ROM_inst|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\CPU0|DATA_IN_s[0]~1_combout ),
	.datab(\CPU0|DATA_IN_s[0]~0_combout ),
	.datac(\SDRAM_inst|A_data_out [2]),
	.datad(\ROM_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DATA_IN[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[2]~8 .lut_mask = 16'h7564;
defparam \DATA_IN[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \DATA_IN[2] (
// Equation(s):
// DATA_IN[2] = (\DATA_IN[2]~8_combout  & (((!\CPU0|DATA_IN_s[0]~4_combout )) # (!\MATRIX|Decoder0~4_combout ))) # (!\DATA_IN[2]~8_combout  & (((\CPU0|DATA_IN_s[0]~4_combout  & \CPU0|cpu01_inst|abm|Selector13~combout ))))

	.dataa(\MATRIX|Decoder0~4_combout ),
	.datab(\DATA_IN[2]~8_combout ),
	.datac(\CPU0|DATA_IN_s[0]~4_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.cin(gnd),
	.combout(DATA_IN[2]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[2] .lut_mask = 16'h7C4C;
defparam \DATA_IN[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \MATRIX|Decoder0~5 (
// Equation(s):
// \MATRIX|Decoder0~5_combout  = (!\keyboard|keymapper_inst|Selector3~12_combout  & (\keyboard|keymapper_inst|Selector5~5_combout  & !\keyboard|keymapper_inst|Selector4~5_combout ))

	.dataa(\keyboard|keymapper_inst|Selector3~12_combout ),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector5~5_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~5_combout ),
	.cin(gnd),
	.combout(\MATRIX|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MATRIX|Decoder0~5 .lut_mask = 16'h0050;
defparam \MATRIX|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \SDRAM_inst|A_data_out[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|A_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[1] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \DATA_IN[1]~9 (
// Equation(s):
// \DATA_IN[1]~9_combout  = (\CPU0|DATA_IN_s[0]~1_combout  & (!\CPU0|DATA_IN_s[0]~0_combout  & (\SDRAM_inst|A_data_out [1]))) # (!\CPU0|DATA_IN_s[0]~1_combout  & ((\CPU0|DATA_IN_s[0]~0_combout ) # ((\ROM_inst|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\CPU0|DATA_IN_s[0]~1_combout ),
	.datab(\CPU0|DATA_IN_s[0]~0_combout ),
	.datac(\SDRAM_inst|A_data_out [1]),
	.datad(\ROM_inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DATA_IN[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IN[1]~9 .lut_mask = 16'h7564;
defparam \DATA_IN[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \DATA_IN[1] (
// Equation(s):
// DATA_IN[1] = (\DATA_IN[1]~9_combout  & (((!\CPU0|DATA_IN_s[0]~4_combout )) # (!\MATRIX|Decoder0~5_combout ))) # (!\DATA_IN[1]~9_combout  & (((\CPU0|DATA_IN_s[0]~4_combout  & \CPU0|cpu01_inst|abm|Selector14~combout ))))

	.dataa(\MATRIX|Decoder0~5_combout ),
	.datab(\DATA_IN[1]~9_combout ),
	.datac(\CPU0|DATA_IN_s[0]~4_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector14~combout ),
	.cin(gnd),
	.combout(DATA_IN[1]),
	.cout());
// synopsys translate_off
defparam \DATA_IN[1] .lut_mask = 16'h7C4C;
defparam \DATA_IN[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \spec_key~0 (
// Equation(s):
// \spec_key~0_combout  = (\keyboard|keymapper_inst|Selector6~22_combout  & (\CPU0|PORT_A_OUT [0] & ((\CPU0|PORT_A_OUT [7]) # (!\keyboard|keymapper_inst|Selector7~26_combout )))) # (!\keyboard|keymapper_inst|Selector6~22_combout  & (((\CPU0|PORT_A_OUT [7]) # 
// (!\keyboard|keymapper_inst|Selector7~26_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector6~22_combout ),
	.datab(\CPU0|PORT_A_OUT [0]),
	.datac(\CPU0|PORT_A_OUT [7]),
	.datad(\keyboard|keymapper_inst|Selector7~26_combout ),
	.cin(gnd),
	.combout(\spec_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \spec_key~0 .lut_mask = 16'hD0DD;
defparam \spec_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \button_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\button_s[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[0]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[0] .is_wysiwyg = "true";
defparam \button_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \spec_key~1 (
// Equation(s):
// \spec_key~1_combout  = (\spec_key~0_combout  & ((\CPU0|PORT_A_OUT [2]) # (button_s[0])))

	.dataa(gnd),
	.datab(\spec_key~0_combout ),
	.datac(\CPU0|PORT_A_OUT [2]),
	.datad(button_s[0]),
	.cin(gnd),
	.combout(\spec_key~1_combout ),
	.cout());
// synopsys translate_off
defparam \spec_key~1 .lut_mask = 16'hCCC0;
defparam \spec_key~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector11~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector11~0_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector11~6_combout  & \CPU0|cpu01_inst|XREG_inst|Equal1~1_combout 
// )))) # (!\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & (((\CPU0|cpu01_inst|ALU01|Selector11~6_combout  & \CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector11~6_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector11~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|XREG_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal33~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal33~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal33~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal33~1 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|ALU01|Equal33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal33~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal33~2_combout  = (\CPU0|cpu01_inst|ALU01|Equal33~1_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Equal33~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal33~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal33~2 .lut_mask = 16'h000A;
defparam \CPU0|cpu01_inst|ALU01|Equal33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector20~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector20~0_combout  = (!\CPU0|cpu01_inst|ALU01|Equal33~2_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # 
// (!\CPU0|cpu01_inst|ALU01|Equal34~1_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Equal33~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal34~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector20~0 .lut_mask = 16'h3323;
defparam \CPU0|cpu01_inst|ALU01|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector2~3 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector2~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & \CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout  & ((\CPU0|cpu01_inst|ALU01|Selector20~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector20~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector2~3 .lut_mask = 16'hF232;
defparam \CPU0|cpu01_inst|CC01|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector18~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector18~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  $ 
// (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector18~2 .lut_mask = 16'h226A;
defparam \CPU0|cpu01_inst|ALU01|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector18~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector18~3_combout  = (\CPU0|cpu01_inst|ALU01|Equal33~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector18~2_combout  & \CPU0|cpu01_inst|ALU01|Selector0~9_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Equal33~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector18~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector0~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector18~3 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|ALU01|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector18~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector18~4_combout  = (\CPU0|cpu01_inst|ALU01|Equal32~0_combout  & ((\CPU0|cpu01_inst|ALU01|WideNor0~3_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector15~0_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout )))) # 
// (!\CPU0|cpu01_inst|ALU01|Equal32~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Equal32~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector18~4 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|ALU01|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector18~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector18~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  $ (((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// \CPU0|cpu01_inst|ALU01|Selector8~17_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~17_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector18~5 .lut_mask = 16'hF7F8;
defparam \CPU0|cpu01_inst|ALU01|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector18~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector18~6_combout  = (\CPU0|cpu01_inst|CC01|cc [3] & ((\CPU0|cpu01_inst|ALU01|Selector18~4_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector18~5_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [3]),
	.datab(\CPU0|cpu01_inst|ALU01|Selector18~4_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector18~5_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector18~6 .lut_mask = 16'hA888;
defparam \CPU0|cpu01_inst|ALU01|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|WideOr10~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|WideOr10~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|WideOr10~0 .lut_mask = 16'hE8E0;
defparam \CPU0|cpu01_inst|ALU01|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|WideOr10~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|WideOr10~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|WideOr10~1 .lut_mask = 16'h5DCC;
defparam \CPU0|cpu01_inst|ALU01|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|WideOr10~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|WideOr10~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (((\CPU0|cpu01_inst|ALU01|WideOr10~1_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & ((\CPU0|cpu01_inst|ALU01|WideOr10~0_combout ) # ((\CPU0|cpu01_inst|ALU01|WideOr10~1_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|WideOr10~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|WideOr10~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|WideOr10~2 .lut_mask = 16'h44F4;
defparam \CPU0|cpu01_inst|ALU01|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|WideOr10~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|WideOr10~3_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & ((\CPU0|cpu01_inst|ALU01|Equal33~1_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & 
// (\CPU0|cpu01_inst|ALU01|WideOr10~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector20~0_combout )

	.dataa(\CPU0|cpu01_inst|ALU01|WideOr10~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector20~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal33~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|WideOr10~3 .lut_mask = 16'hF3BB;
defparam \CPU0|cpu01_inst|ALU01|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector18~7 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector18~7_combout  = (\CPU0|cpu01_inst|ALU01|Selector18~8_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector18~3_combout ) # ((\CPU0|cpu01_inst|ALU01|WideOr10~3_combout  & \CPU0|cpu01_inst|ALU01|Selector8~23_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector18~8_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector18~3_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|WideOr10~3_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector18~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector18~7 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|ALU01|Selector18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~7 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~7_combout  = (!\CPU0|cpu01_inst|ALU01|Selector3~6_combout  & (!\CPU0|cpu01_inst|ALU01|Selector0~9_combout  & !\CPU0|cpu01_inst|ALU01|Selector4~6_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector3~6_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector0~9_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ALU01|Selector4~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~7 .lut_mask = 16'h0011;
defparam \CPU0|cpu01_inst|CC01|cc[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~8 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~8_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~19_combout  & (!\CPU0|cpu01_inst|ALU01|Selector1~6_combout  & (!\CPU0|cpu01_inst|ALU01|Selector5~6_combout  & !\CPU0|cpu01_inst|ALU01|Selector2~6_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~19_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector1~6_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector5~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector2~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~8 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|CC01|cc[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal5~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal5~0_combout  = (\CPU0|cpu01_inst|ALU01|Equal37~3_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Equal37~3_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal5~0 .lut_mask = 16'h0022;
defparam \CPU0|cpu01_inst|ALU01|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|WideOr11~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|WideOr11~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|WideOr11~0 .lut_mask = 16'h226E;
defparam \CPU0|cpu01_inst|ALU01|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~9 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~9_combout  = (\CPU0|cpu01_inst|CC01|cc[2]~8_combout  & ((\CPU0|cpu01_inst|ALU01|Equal5~0_combout ) # ((\CPU0|cpu01_inst|ALU01|Equal33~0_combout  & \CPU0|cpu01_inst|ALU01|WideOr11~0_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Equal5~0_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc[2]~8_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal33~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~9 .lut_mask = 16'hC888;
defparam \CPU0|cpu01_inst|CC01|cc[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~10 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~10_combout  = (\CPU0|cpu01_inst|CC01|cc[2]~9_combout  & (\CPU0|cpu01_inst|CC01|cc[2]~7_combout  & (!\CPU0|cpu01_inst|ALU01|Selector7~6_combout  & \CPU0|cpu01_inst|CC01|cc[2]~4_combout )))

	.dataa(\CPU0|cpu01_inst|CC01|cc[2]~9_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc[2]~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector7~6_combout ),
	.datad(\CPU0|cpu01_inst|CC01|cc[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~10 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|CC01|cc[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~11 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~11_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & ((!\CPU0|cpu01_inst|ALU01|Equal37~2_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Equal37~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~11 .lut_mask = 16'h7000;
defparam \CPU0|cpu01_inst|CC01|cc[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~12 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~12_combout  = (\CPU0|cpu01_inst|CC01|cc[2]~11_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # (!\CPU0|cpu01_inst|ALU01|Equal33~0_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc[2]~11_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal33~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~12 .lut_mask = 16'hEFAA;
defparam \CPU0|cpu01_inst|CC01|cc[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~13 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~13_combout  = (\CPU0|cpu01_inst|CC01|cc [2] & ((\CPU0|cpu01_inst|CC01|cc[2]~12_combout ) # ((\CPU0|cpu01_inst|ALU01|Equal37~4_combout  & \CPU0|cpu01_inst|left_mux01|Selector13~2_combout )))) # (!\CPU0|cpu01_inst|CC01|cc [2] & 
// (\CPU0|cpu01_inst|ALU01|Equal37~4_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [2]),
	.datab(\CPU0|cpu01_inst|ALU01|Equal37~4_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc[2]~12_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~13 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|CC01|cc[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~14 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~14_combout  = (\CPU0|cpu01_inst|CC01|cc[2]~10_combout ) # ((\CPU0|cpu01_inst|CC01|cc[2]~13_combout ) # ((\CPU0|cpu01_inst|CC01|cc[2]~4_combout  & \CPU0|cpu01_inst|ALU01|WideOr10~3_combout )))

	.dataa(\CPU0|cpu01_inst|CC01|cc[2]~10_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc[2]~4_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc[2]~13_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|WideOr10~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~14 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|CC01|cc[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector1~0_combout  = (\CPU0|cpu01_inst|CC01|cc [6] & ((\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & (!\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector9~2_combout )))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [6]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector1~0 .lut_mask = 16'h2A20;
defparam \CPU0|cpu01_inst|CC01|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector1~1 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector1~1_combout  = (\CPU0|cpu01_inst|CC01|Selector1~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datad(\CPU0|cpu01_inst|CC01|Selector1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector1~1 .lut_mask = 16'hFF8C;
defparam \CPU0|cpu01_inst|CC01|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|cc_out~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|cc_out~3_combout  = (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & !\CPU0|cpu01_inst|left_mux01|Selector12~2_combout 
// )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|cc_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|cc_out~3 .lut_mask = 16'h0004;
defparam \CPU0|cpu01_inst|ALU01|cc_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|cc_out~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|cc_out~4_combout  = (\CPU0|cpu01_inst|ALU01|cc_out~2_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & (\CPU0|cpu01_inst|ALU01|cc_out~3_combout  & !\CPU0|cpu01_inst|left_mux01|Selector14~2_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|cc_out~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|cc_out~3_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|cc_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|cc_out~4 .lut_mask = 16'h0020;
defparam \CPU0|cpu01_inst|ALU01|cc_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~31 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~31_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|CC01|cc [1]))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|ALU01|cc_out~4_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// (\CPU0|cpu01_inst|CC01|cc [1]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [1]),
	.datad(\CPU0|cpu01_inst|ALU01|cc_out~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~31 .lut_mask = 16'hD490;
defparam \CPU0|cpu01_inst|ALU01|Selector15~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~32 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~32_combout  = (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~32 .lut_mask = 16'h0420;
defparam \CPU0|cpu01_inst|ALU01|Selector15~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~33 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~33_combout  = (\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & (\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & \CPU0|cpu01_inst|left_mux01|Selector12~2_combout 
// )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~33 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|ALU01|Selector15~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~34 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~34_combout  = (!\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & \CPU0|cpu01_inst|ALU01|cc_out~2_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|cc_out~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~34 .lut_mask = 16'h0300;
defparam \CPU0|cpu01_inst|ALU01|Selector15~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~35 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~35_combout  = (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~33_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout )))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~34_combout  & !\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector15~33_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~34_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~35 .lut_mask = 16'hA00C;
defparam \CPU0|cpu01_inst|ALU01|Selector15~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~36 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~36_combout  = (\CPU0|cpu01_inst|ALU01|Selector15~32_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & \CPU0|cpu01_inst|ALU01|Selector15~35_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~32_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~35_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~36 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|ALU01|Selector15~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector21~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector21~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~31_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~36_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~36_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~31_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector21~0 .lut_mask = 16'hDC98;
defparam \CPU0|cpu01_inst|ALU01|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~37 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~37_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|CC01|cc [1]))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datad(\CPU0|cpu01_inst|CC01|cc [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~37 .lut_mask = 16'hB391;
defparam \CPU0|cpu01_inst|ALU01|Selector15~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector21~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector21~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector21~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~37_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector21~0_combout  & 
// ((\CPU0|cpu01_inst|CC01|cc [1]))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (((\CPU0|cpu01_inst|ALU01|Selector21~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~37_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [1]),
	.datad(\CPU0|cpu01_inst|ALU01|Selector21~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector21~1 .lut_mask = 16'hDDA0;
defparam \CPU0|cpu01_inst|ALU01|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~24 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~24_combout  = (\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  $ 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  $ 
// (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~24 .lut_mask = 16'h1842;
defparam \CPU0|cpu01_inst|ALU01|Selector8~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~38 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~38_combout  = (\CPU0|cpu01_inst|ALU01|Selector8~24_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~24_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~38 .lut_mask = 16'h0C0C;
defparam \CPU0|cpu01_inst|ALU01|Selector15~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~39 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~39_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|CC01|cc [1]))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [1]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~39 .lut_mask = 16'hFC0A;
defparam \CPU0|cpu01_inst|ALU01|Selector15~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|cc_out~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|cc_out~5_combout  = \CPU0|cpu01_inst|CC01|cc [0] $ (((\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [0])) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector15~3_combout )))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [0]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~3_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [0]),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|cc_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|cc_out~5 .lut_mask = 16'h5A3C;
defparam \CPU0|cpu01_inst|ALU01|cc_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~40 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~40_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~39_combout  & (\CPU0|cpu01_inst|ALU01|cc_out~5_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector15~39_combout  & 
// ((\CPU0|cpu01_inst|ALU01|cc_out~6_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~39_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~39_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|cc_out~5_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|cc_out~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~40 .lut_mask = 16'hE6C4;
defparam \CPU0|cpu01_inst|ALU01|Selector15~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~25 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~25_combout  = (\CPU0|cpu01_inst|ALU01|Selector0~9_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector0~4_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  $ 
// (!\CPU0|cpu01_inst|right_mux01|right[15]~0_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector0~9_combout  & (\CPU0|cpu01_inst|left_mux01|Selector0~4_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  $ 
// (\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector0~9_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~25 .lut_mask = 16'h1284;
defparam \CPU0|cpu01_inst|ALU01|Selector8~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~41 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~41_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~25_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector8~24_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~24_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~25_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~41 .lut_mask = 16'hFC0C;
defparam \CPU0|cpu01_inst|ALU01|Selector15~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector21~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector21~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~40_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~41_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector15~41_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~40_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector21~2 .lut_mask = 16'hFC22;
defparam \CPU0|cpu01_inst|ALU01|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~42 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~42_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  $ (((!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// \CPU0|cpu01_inst|left_mux01|Selector8~2_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~42 .lut_mask = 16'h9C00;
defparam \CPU0|cpu01_inst|ALU01|Selector15~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~43 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~43_combout  = (\CPU0|cpu01_inst|ALU01|Selector15~42_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  $ 
// (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~42_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~43 .lut_mask = 16'hFF12;
defparam \CPU0|cpu01_inst|ALU01|Selector15~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector21~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector21~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector21~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~43_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector21~2_combout 
//  & (\CPU0|cpu01_inst|ALU01|Selector15~38_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector21~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector15~38_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector21~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~43_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector21~3 .lut_mask = 16'hF838;
defparam \CPU0|cpu01_inst|ALU01|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector21~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector21~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (\CPU0|cpu01_inst|ALU01|Selector21~1_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & ((\CPU0|cpu01_inst|ALU01|Selector21~3_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector21~1_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector21~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector21~4 .lut_mask = 16'hFA0C;
defparam \CPU0|cpu01_inst|ALU01|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector21~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector21~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & (\CPU0|cpu01_inst|CC01|cc [1] & ((\CPU0|cpu01_inst|ALU01|Selector21~4_combout ) # (\CPU0|cpu01_inst|ALU01|Selector15~0_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & (\CPU0|cpu01_inst|ALU01|Selector21~4_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector21~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datad(\CPU0|cpu01_inst|CC01|cc [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector21~5 .lut_mask = 16'hEA0A;
defparam \CPU0|cpu01_inst|ALU01|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[1]~16 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[1]~16_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector21~5_combout  & (!\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector21~5_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[1]~16 .lut_mask = 16'hF202;
defparam \CPU0|cpu01_inst|CC01|cc[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \keyboard|always1~0 (
// Equation(s):
// \keyboard|always1~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1] & \keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]))) # 
// (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3] & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|always1~0 .lut_mask = 16'h0810;
defparam \keyboard|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \keyboard|Selector11~0 (
// Equation(s):
// \keyboard|Selector11~0_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7] & \keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.datac(gnd),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.cin(gnd),
	.combout(\keyboard|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector11~0 .lut_mask = 16'h1100;
defparam \keyboard|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \keyboard|Equal5~0 (
// Equation(s):
// \keyboard|Equal5~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.cin(gnd),
	.combout(\keyboard|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal5~0 .lut_mask = 16'h0002;
defparam \keyboard|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \keyboard|caps_lock~0 (
// Equation(s):
// \keyboard|caps_lock~0_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3] & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|caps_lock~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|caps_lock~0 .lut_mask = 16'h0040;
defparam \keyboard|caps_lock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \keyboard|caps_lock~1 (
// Equation(s):
// \keyboard|caps_lock~1_combout  = \keyboard|caps_lock~q  $ (((\keyboard|caps_lock~0_combout  & (\keyboard|state.process_first~q  & \keyboard|Equal5~0_combout ))))

	.dataa(\keyboard|caps_lock~0_combout ),
	.datab(\keyboard|state.process_first~q ),
	.datac(\keyboard|caps_lock~q ),
	.datad(\keyboard|Equal5~0_combout ),
	.cin(gnd),
	.combout(\keyboard|caps_lock~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|caps_lock~1 .lut_mask = 16'h78F0;
defparam \keyboard|caps_lock~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \keyboard|scan_code[0]~1 (
// Equation(s):
// \keyboard|scan_code[0]~1_combout  = (!\keyboard|state.process_first~q  & !\keyboard|state.process_second~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|state.process_first~q ),
	.datad(\keyboard|state.process_second~q ),
	.cin(gnd),
	.combout(\keyboard|scan_code[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|scan_code[0]~1 .lut_mask = 16'h000F;
defparam \keyboard|scan_code[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \VDG|vert_scaler~2 (
// Equation(s):
// \VDG|vert_scaler~2_combout  = (!\VDG|vert_scaler [0] & (!\VDG|col_count[1]~8_combout  & ((\VDG|vert_scaler [1]) # (!\VDG|vert_scaler [2]))))

	.dataa(\VDG|vert_scaler [1]),
	.datab(\VDG|vert_scaler [2]),
	.datac(\VDG|vert_scaler [0]),
	.datad(\VDG|col_count[1]~8_combout ),
	.cin(gnd),
	.combout(\VDG|vert_scaler~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler~2 .lut_mask = 16'h000B;
defparam \VDG|vert_scaler~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \VDG|Equal7~2 (
// Equation(s):
// \VDG|Equal7~2_combout  = (\VDG|Equal7~1_combout  & (!\VDG|line_count [3] & (!\VDG|line_count [2] & !\VDG|line_count [9])))

	.dataa(\VDG|Equal7~1_combout ),
	.datab(\VDG|line_count [3]),
	.datac(\VDG|line_count [2]),
	.datad(\VDG|line_count [9]),
	.cin(gnd),
	.combout(\VDG|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal7~2 .lut_mask = 16'h0002;
defparam \VDG|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \VDG|Equal8~2 (
// Equation(s):
// \VDG|Equal8~2_combout  = (!\VDG|line_count [3] & (!\VDG|line_count [1] & (!\VDG|line_count [2] & !\VDG|line_count [0])))

	.dataa(\VDG|line_count [3]),
	.datab(\VDG|line_count [1]),
	.datac(\VDG|line_count [2]),
	.datad(\VDG|line_count [0]),
	.cin(gnd),
	.combout(\VDG|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal8~2 .lut_mask = 16'h0001;
defparam \VDG|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \VDG|next_active_rows~0 (
// Equation(s):
// \VDG|next_active_rows~0_combout  = (\VDG|Equal7~2_combout ) # ((\VDG|active_rows~q  & ((!\VDG|Equal8~1_combout ) # (!\VDG|Equal8~2_combout ))))

	.dataa(\VDG|Equal8~2_combout ),
	.datab(\VDG|Equal7~2_combout ),
	.datac(\VDG|active_rows~q ),
	.datad(\VDG|Equal8~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_active_rows~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_active_rows~0 .lut_mask = 16'hDCFC;
defparam \VDG|next_active_rows~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \SDRAM_inst|Selector18~0 (
// Equation(s):
// \SDRAM_inst|Selector18~0_combout  = (!\SDRAM_inst|state.S_refresh_1~q  & (!\SDRAM_inst|state.S_refresh_NOP_21~q  & (!\SDRAM_inst|state.S_refresh_NOP_11~q  & !\SDRAM_inst|state.S_refresh_2~q )))

	.dataa(\SDRAM_inst|state.S_refresh_1~q ),
	.datab(\SDRAM_inst|state.S_refresh_NOP_21~q ),
	.datac(\SDRAM_inst|state.S_refresh_NOP_11~q ),
	.datad(\SDRAM_inst|state.S_refresh_2~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector18~0 .lut_mask = 16'h0001;
defparam \SDRAM_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \SDRAM_inst|prev_HSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|prev_HSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|prev_HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|prev_HSYNC .is_wysiwyg = "true";
defparam \SDRAM_inst|prev_HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \SDRAM_inst|A_data_out[0]~0 (
// Equation(s):
// \SDRAM_inst|A_data_out[0]~0_combout  = (!\reset~q  & ((\SDRAM_inst|state.S_refresh_NOP_11~q ) # ((\SDRAM_inst|state.S_refresh_NOP_21~q ) # (\SDRAM_inst|state.S_activate_B_NOP~q ))))

	.dataa(\reset~q ),
	.datab(\SDRAM_inst|state.S_refresh_NOP_11~q ),
	.datac(\SDRAM_inst|state.S_refresh_NOP_21~q ),
	.datad(\SDRAM_inst|state.S_activate_B_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|A_data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[0]~0 .lut_mask = 16'h5554;
defparam \SDRAM_inst|A_data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \CPU0|OCF_reset~2 (
// Equation(s):
// \CPU0|OCF_reset~2_combout  = (!\CPU0|always0~0_combout  & ((\CPU0|OCF_reset~q ) # ((\CPU0|OCF~q  & \CPU0|OCF_reset~3_combout ))))

	.dataa(\CPU0|OCF~q ),
	.datab(\CPU0|always0~0_combout ),
	.datac(\CPU0|OCF_reset~q ),
	.datad(\CPU0|OCF_reset~3_combout ),
	.cin(gnd),
	.combout(\CPU0|OCF_reset~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCF_reset~2 .lut_mask = 16'h3230;
defparam \CPU0|OCF_reset~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \CPU0|TOF_reset~0 (
// Equation(s):
// \CPU0|TOF_reset~0_combout  = (!\CPU0|always0~1_combout  & ((\CPU0|TOF_reset~q ) # ((\CPU0|TOF~q  & \CPU0|OCF_reset~3_combout ))))

	.dataa(\CPU0|TOF~q ),
	.datab(\CPU0|OCF_reset~3_combout ),
	.datac(\CPU0|TOF_reset~q ),
	.datad(\CPU0|always0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|TOF_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|TOF_reset~0 .lut_mask = 16'h00F8;
defparam \CPU0|TOF_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \VDG|horiz_scaler~2 (
// Equation(s):
// \VDG|horiz_scaler~2_combout  = \VDG|horiz_scaler [1] $ (\VDG|horiz_scaler [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|horiz_scaler [1]),
	.datad(\VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VDG|horiz_scaler~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_scaler~2 .lut_mask = 16'h0FF0;
defparam \VDG|horiz_scaler~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[0] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas ps2_data_s(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_data~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ps2_data_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam ps2_data_s.is_wysiwyg = "true";
defparam ps2_data_s.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~12 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout  = (\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1] & ((\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0] & (!\keyboard|ps2_host_inst|ps2_host_rx|frame [0])) # 
// (!\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0] & ((\ps2_data_s~q ))))) # (!\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1] & (!\keyboard|ps2_host_inst|ps2_host_rx|frame [0]))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|frame [0]),
	.datab(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1]),
	.datac(\ps2_data_s~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~12 .lut_mask = 16'h55D1;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~13 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~13_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout  & (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & !\reset~q ))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|frame~12_combout ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~13 .lut_mask = 16'h0101;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \CPU0|always1~6 (
// Equation(s):
// \CPU0|always1~6_combout  = (\CPU0|Equal5~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr115~combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & !\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.cin(gnd),
	.combout(\CPU0|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~6 .lut_mask = 16'h8002;
defparam \CPU0|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~14 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~14_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (((\CPU0|cpu01_inst|state_sequencer01|WideOr39~0_combout )))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// (\CPU0|cpu01_inst|state_sequencer01|WideOr22~0_combout  & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr22~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr39~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~14 .lut_mask = 16'hC0CA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector54~17 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector54~17_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (!\CPU0|cpu01_inst|state_sequencer01|WideOr37~0_combout )) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// (((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & \CPU0|cpu01_inst|state_sequencer01|WideOr20~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr37~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector54~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~17 .lut_mask = 16'h4744;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector7~2 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector7~2_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector7~6_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & ((\CPU0|data_in[0]~9_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector7~6_combout ),
	.datab(\CPU0|data_in[0]~9_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector7~2 .lut_mask = 16'hA0C0;
defparam \CPU0|cpu01_inst|XREG_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~106 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~106_combout  = ((\keyboard|scan_code [7]) # (\keyboard|keymapper_inst|Selector0~95_combout )) # (!\keyboard|scan_code [5])

	.dataa(\keyboard|scan_code [5]),
	.datab(gnd),
	.datac(\keyboard|scan_code [7]),
	.datad(\keyboard|keymapper_inst|Selector0~95_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~106_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~106 .lut_mask = 16'hFFF5;
defparam \keyboard|keymapper_inst|Selector0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~23 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~23_combout  = (\keyboard|scan_code [1] & (!\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|control_out~0_combout ) # (\keyboard|shift_key~q )))) # (!\keyboard|scan_code [1] & 
// (\keyboard|keymapper_inst|control_out~0_combout ))

	.dataa(\keyboard|keymapper_inst|control_out~0_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~23_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~23 .lut_mask = 16'h22EA;
defparam \keyboard|keymapper_inst|Selector6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \CPU0|DDR2[0]~2 (
// Equation(s):
// \CPU0|DDR2[0]~2_combout  = (\CPU0|always1~3_combout  & (\CPU0|Equal1~1_combout  & (button_s[3] & !\reset~q )))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|Equal1~1_combout ),
	.datac(button_s[3]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|DDR2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR2[0]~2 .lut_mask = 16'h0080;
defparam \CPU0|DDR2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector18~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector18~8_combout  = (\CPU0|cpu01_inst|ALU01|Selector18~6_combout ) # ((\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & (\CPU0|cpu01_inst|ALU01|Equal37~5_combout  & \CPU0|cpu01_inst|ALU01|Equal37~3_combout )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Equal37~5_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector18~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Equal37~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector18~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector18~8 .lut_mask = 16'hF8F0;
defparam \CPU0|cpu01_inst|ALU01|Selector18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|cc_out~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|cc_out~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector0~3_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector1~1_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (\CPU0|cpu01_inst|left_mux01|Selector0~3_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector1~1_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector0~3_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|cc_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|cc_out~6 .lut_mask = 16'h0EE0;
defparam \CPU0|cpu01_inst|ALU01|cc_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \CPU0|OCF_reset~3 (
// Equation(s):
// \CPU0|OCF_reset~3_combout  = (\CPU0|Equal4~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ) # (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout )))))

	.dataa(\CPU0|Equal4~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.cin(gnd),
	.combout(\CPU0|OCF_reset~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCF_reset~3 .lut_mask = 16'h2AA8;
defparam \CPU0|OCF_reset~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector64~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector64~4_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & 
// (\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector64~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector64~4 .lut_mask = 16'hFA0A;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector64~10 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector64~10_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & 
// \CPU0|cpu01_inst|state_sequencer01|Selector64~4_combout )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector64~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector64~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector64~10 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector64~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~108 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~108_combout  = (\keyboard|scan_code [4] & !\keyboard|scan_code [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~108_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~108 .lut_mask = 16'h00F0;
defparam \keyboard|keymapper_inst|Selector0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~34 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~34_combout  = (\keyboard|scan_code [6] & (((!\keyboard|scan_code [5] & !\keyboard|shift_key~q )) # (!\keyboard|scan_code [4]))) # (!\keyboard|scan_code [6] & (!\keyboard|scan_code [5]))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~34_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~34 .lut_mask = 16'h13BB;
defparam \keyboard|keymapper_inst|Selector0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~35 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~35_combout  = (\keyboard|scan_code [5] & ((\keyboard|scan_code [6]) # (\keyboard|scan_code [4]))) # (!\keyboard|scan_code [5] & ((!\keyboard|scan_code [4])))

	.dataa(gnd),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~35_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~35 .lut_mask = 16'hF0CF;
defparam \keyboard|keymapper_inst|Selector0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~110 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~110_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [3] & (\keyboard|keymapper_inst|Selector0~35_combout )) # (!\keyboard|scan_code [3] & ((\keyboard|keymapper_inst|Selector0~34_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector0~35_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~34_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~110_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~110 .lut_mask = 16'hEEFA;
defparam \keyboard|keymapper_inst|Selector0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~27 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~27_combout  = (\keyboard|scan_code [2] & (((\keyboard|scan_code [4])))) # (!\keyboard|scan_code [2] & ((\keyboard|scan_code [0] & ((!\keyboard|scan_code [4]))) # (!\keyboard|scan_code [0] & (\keyboard|scan_code [1]))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~27_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~27 .lut_mask = 16'hDC32;
defparam \keyboard|keymapper_inst|Selector7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector7~28 (
// Equation(s):
// \keyboard|keymapper_inst|Selector7~28_combout  = (\keyboard|keymapper_inst|Selector7~27_combout  & ((\keyboard|scan_code [4]) # (\keyboard|shift_key~q  $ (\keyboard|caps_lock~q ))))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|caps_lock~q ),
	.datac(\keyboard|keymapper_inst|Selector7~27_combout ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector7~28_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector7~28 .lut_mask = 16'hF060;
defparam \keyboard|keymapper_inst|Selector7~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~8 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|Mux22~1_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (!\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q )) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((!\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Mux22~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~8 .lut_mask = 16'hBBAF;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~9 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector59~8_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector59~2_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector59~8_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector59~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~9 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~8 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~8_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (!\CPU0|cpu01_inst|state_sequencer01|WideOr28~0_combout )) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & 
// ((!\CPU0|cpu01_inst|state_sequencer01|Mux15~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr28~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Mux15~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~8 .lut_mask = 16'h550F;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[0]~51 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[0]~51_combout  = !\multiHEX|frame_clk_inst|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiHEX|frame_clk_inst|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiHEX|frame_clk_inst|count[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[0]~51 .lut_mask = 16'h0F0F;
defparam \multiHEX|frame_clk_inst|count[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \button[0]~input (
	.i(button[0]),
	.ibar(gnd),
	.o(\button[0]~input_o ));
// synopsys translate_off
defparam \button[0]~input .bus_hold = "false";
defparam \button[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \CPU0|PORT_B_IN_s[4]~feeder (
// Equation(s):
// \CPU0|PORT_B_IN_s[4]~feeder_combout  = \TAPE_S~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TAPE_S~q ),
	.cin(gnd),
	.combout(\CPU0|PORT_B_IN_s[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|PORT_B_IN_s[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|PORT_B_IN_s[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \SDRAM_inst|prev_HSYNC~feeder (
// Equation(s):
// \SDRAM_inst|prev_HSYNC~feeder_combout  = \VDG|HSYNC~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|HSYNC~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|prev_HSYNC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|prev_HSYNC~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|prev_HSYNC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \CPU0|PORT_A_IN_s[0]~feeder (
// Equation(s):
// \CPU0|PORT_A_IN_s[0]~feeder_combout  = \CPU0|PORT_A_OUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|PORT_A_OUT [0]),
	.cin(gnd),
	.combout(\CPU0|PORT_A_IN_s[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|PORT_A_IN_s[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \CPU0|PORT_A_IN_s[1]~feeder (
// Equation(s):
// \CPU0|PORT_A_IN_s[1]~feeder_combout  = \CPU0|PORT_A_OUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|PORT_A_OUT [1]),
	.cin(gnd),
	.combout(\CPU0|PORT_A_IN_s[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|PORT_A_IN_s[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|PORT_A_IN_s[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \CPU0|DDR1[5]~feeder (
// Equation(s):
// \CPU0|DDR1[5]~feeder_combout  = \CPU0|cpu01_inst|dbo|Selector2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|dbo|Selector2~5_combout ),
	.cin(gnd),
	.combout(\CPU0|DDR1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR1[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|DDR1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \CPU0|DDR1[2]~feeder (
// Equation(s):
// \CPU0|DDR1[2]~feeder_combout  = \CPU0|cpu01_inst|dbo|Selector5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|dbo|Selector5~5_combout ),
	.cin(gnd),
	.combout(\CPU0|DDR1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR1[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|DDR1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \SDRAM_inst|A_data_out[6]~feeder (
// Equation(s):
// \SDRAM_inst|A_data_out[6]~feeder_combout  = \SDRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_inst|A_data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|A_data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \SDRAM_inst|A_data_out[7]~feeder (
// Equation(s):
// \SDRAM_inst|A_data_out[7]~feeder_combout  = \SDRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_inst|A_data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|A_data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|A_data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \button_s[0]~feeder (
// Equation(s):
// \button_s[0]~feeder_combout  = \button[0]~input_o 

	.dataa(gnd),
	.datab(\button[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\button_s[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[0]~feeder .lut_mask = 16'hCCCC;
defparam \button_s[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \TAPE_OUT~output (
	.i(\CPU0|PORT_B_OUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TAPE_OUT),
	.obar());
// synopsys translate_off
defparam \TAPE_OUT~output .bus_hold = "false";
defparam \TAPE_OUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \SEG_SEL[0]~output (
	.i(\multiHEX|SEG_SEL [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEG_SEL[0]),
	.obar());
// synopsys translate_off
defparam \SEG_SEL[0]~output .bus_hold = "false";
defparam \SEG_SEL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \SEG_SEL[1]~output (
	.i(\multiHEX|SEG_SEL [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEG_SEL[1]),
	.obar());
// synopsys translate_off
defparam \SEG_SEL[1]~output .bus_hold = "false";
defparam \SEG_SEL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \SEG_SEL[2]~output (
	.i(\multiHEX|SEG_SEL [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEG_SEL[2]),
	.obar());
// synopsys translate_off
defparam \SEG_SEL[2]~output .bus_hold = "false";
defparam \SEG_SEL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \SEG_SEL[3]~output (
	.i(\multiHEX|SEG_SEL [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEG_SEL[3]),
	.obar());
// synopsys translate_off
defparam \SEG_SEL[3]~output .bus_hold = "false";
defparam \SEG_SEL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \LED[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \LED[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \LED[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\TAPE_S~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \HEX_OUT[0]~output (
	.i(\multiHEX|HEX_OUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[0]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[0]~output .bus_hold = "false";
defparam \HEX_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \HEX_OUT[1]~output (
	.i(\multiHEX|HEX_OUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[1]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[1]~output .bus_hold = "false";
defparam \HEX_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \HEX_OUT[2]~output (
	.i(\multiHEX|HEX_OUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[2]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[2]~output .bus_hold = "false";
defparam \HEX_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \HEX_OUT[3]~output (
	.i(\multiHEX|HEX_OUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[3]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[3]~output .bus_hold = "false";
defparam \HEX_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \HEX_OUT[4]~output (
	.i(\multiHEX|HEX_OUT [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[4]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[4]~output .bus_hold = "false";
defparam \HEX_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \HEX_OUT[5]~output (
	.i(\multiHEX|HEX_OUT [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[5]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[5]~output .bus_hold = "false";
defparam \HEX_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \HEX_OUT[6]~output (
	.i(\multiHEX|HEX_OUT [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_OUT[6]),
	.obar());
// synopsys translate_off
defparam \HEX_OUT[6]~output .bus_hold = "false";
defparam \HEX_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \beep~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(beep),
	.obar());
// synopsys translate_off
defparam \beep~output .bus_hold = "false";
defparam \beep~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \R~output (
	.i(\VDG|R~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R),
	.obar());
// synopsys translate_off
defparam \R~output .bus_hold = "false";
defparam \R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \G~output (
	.i(\VDG|G~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G),
	.obar());
// synopsys translate_off
defparam \G~output .bus_hold = "false";
defparam \G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \B~output (
	.i(\VDG|B~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B),
	.obar());
// synopsys translate_off
defparam \B~output .bus_hold = "false";
defparam \B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \HSYNC~output (
	.i(\VDG|HSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSYNC),
	.obar());
// synopsys translate_off
defparam \HSYNC~output .bus_hold = "false";
defparam \HSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \VSYNC~output (
	.i(\VDG|VSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VSYNC),
	.obar());
// synopsys translate_off
defparam \VSYNC~output .bus_hold = "false";
defparam \VSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \audio~output (
	.i(VDG_control[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(audio),
	.obar());
// synopsys translate_off
defparam \audio~output .bus_hold = "false";
defparam \audio~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SDRAM_CLK~output (
	.i(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CLK),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \SDRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CKE),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \SDRAM_CSn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CSn),
	.obar());
// synopsys translate_off
defparam \SDRAM_CSn~output .bus_hold = "false";
defparam \SDRAM_CSn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \SDRAM_WREn~output (
	.i(\SDRAM_inst|SDRAM_CMD [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_WREn),
	.obar());
// synopsys translate_off
defparam \SDRAM_WREn~output .bus_hold = "false";
defparam \SDRAM_WREn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \SDRAM_CASn~output (
	.i(\SDRAM_inst|SDRAM_CMD [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CASn),
	.obar());
// synopsys translate_off
defparam \SDRAM_CASn~output .bus_hold = "false";
defparam \SDRAM_CASn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \SDRAM_RASn~output (
	.i(\SDRAM_inst|SDRAM_CMD [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_RASn),
	.obar());
// synopsys translate_off
defparam \SDRAM_RASn~output .bus_hold = "false";
defparam \SDRAM_RASn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \SDRAM_A[0]~output (
	.i(\SDRAM_inst|SDRAM_A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[0]~output .bus_hold = "false";
defparam \SDRAM_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \SDRAM_A[1]~output (
	.i(\SDRAM_inst|SDRAM_A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[1]~output .bus_hold = "false";
defparam \SDRAM_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \SDRAM_A[2]~output (
	.i(\SDRAM_inst|SDRAM_A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[2]~output .bus_hold = "false";
defparam \SDRAM_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \SDRAM_A[3]~output (
	.i(\SDRAM_inst|SDRAM_A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[3]~output .bus_hold = "false";
defparam \SDRAM_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \SDRAM_A[4]~output (
	.i(\SDRAM_inst|SDRAM_A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[4]~output .bus_hold = "false";
defparam \SDRAM_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \SDRAM_A[5]~output (
	.i(\SDRAM_inst|SDRAM_A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[5]~output .bus_hold = "false";
defparam \SDRAM_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \SDRAM_A[6]~output (
	.i(\SDRAM_inst|SDRAM_A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[6]~output .bus_hold = "false";
defparam \SDRAM_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \SDRAM_A[7]~output (
	.i(\SDRAM_inst|SDRAM_A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[7]~output .bus_hold = "false";
defparam \SDRAM_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \SDRAM_A[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[8]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[8]~output .bus_hold = "false";
defparam \SDRAM_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \SDRAM_A[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[9]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[9]~output .bus_hold = "false";
defparam \SDRAM_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \SDRAM_A[10]~output (
	.i(\SDRAM_inst|SDRAM_A [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[10]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[10]~output .bus_hold = "false";
defparam \SDRAM_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SDRAM_A[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[11]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[11]~output .bus_hold = "false";
defparam \SDRAM_A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \SDRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[0]~output .bus_hold = "false";
defparam \SDRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \SDRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[1]~output .bus_hold = "false";
defparam \SDRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SDRAM_DQM[0]~output (
	.i(\SDRAM_inst|SDRAM_DQM [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQM[0]~output .bus_hold = "false";
defparam \SDRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \SDRAM_DQM[1]~output (
	.i(\SDRAM_inst|SDRAM_DQM [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQM[1]~output .bus_hold = "false";
defparam \SDRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \SDRAM_DQ[0]~output (
	.i(\SDRAM_inst|A_data_hold [0]),
	.oe(\SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[0]~output .bus_hold = "false";
defparam \SDRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \SDRAM_DQ[1]~output (
	.i(\SDRAM_inst|A_data_hold [1]),
	.oe(\SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[1]~output .bus_hold = "false";
defparam \SDRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \SDRAM_DQ[2]~output (
	.i(\SDRAM_inst|A_data_hold [2]),
	.oe(\SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[2]~output .bus_hold = "false";
defparam \SDRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \SDRAM_DQ[3]~output (
	.i(\SDRAM_inst|A_data_hold [3]),
	.oe(\SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[3]~output .bus_hold = "false";
defparam \SDRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \SDRAM_DQ[4]~output (
	.i(\SDRAM_inst|A_data_hold [4]),
	.oe(\SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[4]~output .bus_hold = "false";
defparam \SDRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SDRAM_DQ[5]~output (
	.i(\SDRAM_inst|A_data_hold [5]),
	.oe(\SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[5]~output .bus_hold = "false";
defparam \SDRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SDRAM_DQ[6]~output (
	.i(\SDRAM_inst|A_data_hold [6]),
	.oe(\SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[6]~output .bus_hold = "false";
defparam \SDRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SDRAM_DQ[7]~output (
	.i(\SDRAM_inst|A_data_hold [7]),
	.oe(\SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[7]~output .bus_hold = "false";
defparam \SDRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \SDRAM_DQ[8]~output (
	.i(!\SDRAM_inst|gate_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[8]~output .bus_hold = "false";
defparam \SDRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SDRAM_DQ[9]~output (
	.i(!\SDRAM_inst|gate_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[9]~output .bus_hold = "false";
defparam \SDRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \SDRAM_DQ[10]~output (
	.i(!\SDRAM_inst|gate_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[10]~output .bus_hold = "false";
defparam \SDRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \SDRAM_DQ[11]~output (
	.i(!\SDRAM_inst|gate_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[11]~output .bus_hold = "false";
defparam \SDRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \SDRAM_DQ[12]~output (
	.i(!\SDRAM_inst|gate_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[12]~output .bus_hold = "false";
defparam \SDRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \SDRAM_DQ[13]~output (
	.i(!\SDRAM_inst|gate_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[13]~output .bus_hold = "false";
defparam \SDRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \SDRAM_DQ[14]~output (
	.i(!\SDRAM_inst|gate_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[14]~output .bus_hold = "false";
defparam \SDRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SDRAM_DQ[15]~output (
	.i(!\SDRAM_inst|gate_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[15]~output .bus_hold = "false";
defparam \SDRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\Clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 4;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 5;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 4;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 9;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 9;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 252;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 252;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c3";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 56;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "c0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m = 9;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6795;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 277;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \button[3]~input (
	.i(button[3]),
	.ibar(gnd),
	.o(\button[3]~input_o ));
// synopsys translate_off
defparam \button[3]~input .bus_hold = "false";
defparam \button[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \button_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\button[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[3]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[3] .is_wysiwyg = "true";
defparam \button_s[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \reset~0 (
// Equation(s):
// \reset~0_combout  = !\RST~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RST~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset~0 .lut_mask = 16'h0F0F;
defparam \reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas reset(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset.is_wysiwyg = "true";
defparam reset.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~77 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~77_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state~q  & (button_s[3] & !\reset~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state~q ),
	.datab(button_s[3]),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~77 .lut_mask = 16'h0088;
defparam \CPU0|cpu01_inst|state_sequencer01|state~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \button[2]~input (
	.i(button[2]),
	.ibar(gnd),
	.o(\button[2]~input_o ));
// synopsys translate_off
defparam \button[2]~input .bus_hold = "false";
defparam \button[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \button_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\button[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[2]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[2] .is_wysiwyg = "true";
defparam \button_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \CPU0|hold_s~0 (
// Equation(s):
// \CPU0|hold_s~0_combout  = !button_s[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(button_s[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|hold_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|hold_s~0 .lut_mask = 16'h0F0F;
defparam \CPU0|hold_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state.reset_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  = (button_s[3] & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(button_s[3]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.reset_state~0 .lut_mask = 16'h00F0;
defparam \CPU0|cpu01_inst|state_sequencer01|state.reset_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \CPU0|hold_s (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|hold_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|hold_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|hold_s .is_wysiwyg = "true";
defparam \CPU0|hold_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~70 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~70_combout  = (\reset~q ) # ((!button_s[3]) # (!\CPU0|hold_s~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU0|hold_s~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~70 .lut_mask = 16'hCFFF;
defparam \CPU0|cpu01_inst|state_sequencer01|state~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|tempind[5]~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|tempind[5]~2_combout  = (\CPU0|cpu01_inst|EA01|ea [5] & \CPU0|cpu01_inst|EA01|Equal1~0_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|ea [5]),
	.datac(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|tempind[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|tempind[5]~2 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|EA01|tempind[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr51~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [0])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & 
// (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [0])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr51~0 .lut_mask = 16'h02C0;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]) # 
// (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0 .lut_mask = 16'h8880;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q  & \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector10~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector10~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector10~1 .lut_mask = 16'h002A;
defparam \CPU0|cpu01_inst|EA01|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector12~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector12~2_combout  = (\CPU0|cpu01_inst|EA01|Selector12~1_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout )))

	.dataa(\CPU0|cpu01_inst|EA01|Selector12~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector12~2 .lut_mask = 16'h0AAA;
defparam \CPU0|cpu01_inst|EA01|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector10~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector10~0_combout  = \CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout  $ (((\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout  & ((\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector10~0 .lut_mask = 16'h3C9C;
defparam \CPU0|cpu01_inst|EA01|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \CPU0|Equal0~2 (
// Equation(s):
// \CPU0|Equal0~2_combout  = (!\CPU0|cpu01_inst|abm|Selector15~10_combout  & !\CPU0|cpu01_inst|abm|Selector14~combout )

	.dataa(\CPU0|cpu01_inst|abm|Selector15~10_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector14~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal0~2 .lut_mask = 16'h1111;
defparam \CPU0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector67~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector67~2 .lut_mask = 16'h8080;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Equal5~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Equal5~0_combout  = (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]) # (!\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout )) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0])) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector57~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Equal5~0 .lut_mask = 16'hF7FF;
defparam \CPU0|cpu01_inst|state_sequencer01|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q  & \CPU0|cpu01_inst|state_sequencer01|Equal5~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \button[1]~input (
	.i(button[1]),
	.ibar(gnd),
	.o(\button[1]~input_o ));
// synopsys translate_off
defparam \button[1]~input .bus_hold = "false";
defparam \button[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \button_s[1]~feeder (
// Equation(s):
// \button_s[1]~feeder_combout  = \button[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[1]~input_o ),
	.cin(gnd),
	.combout(\button_s[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[1]~feeder .lut_mask = 16'hFF00;
defparam \button_s[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \button_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\button_s[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[1]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[1] .is_wysiwyg = "true";
defparam \button_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \CPU0|nmi_s~0 (
// Equation(s):
// \CPU0|nmi_s~0_combout  = !button_s[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(button_s[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|nmi_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|nmi_s~0 .lut_mask = 16'h0F0F;
defparam \CPU0|nmi_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \CPU0|nmi_s (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|nmi_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|nmi_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|nmi_s .is_wysiwyg = "true";
defparam \CPU0|nmi_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|nmi_req~0 (
// Equation(s):
// \CPU0|cpu01_inst|nmi_req~0_combout  = (\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q  & (\CPU0|cpu01_inst|nmi_req~q  & \CPU0|nmi_s~q )) # (!\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q  & ((\CPU0|cpu01_inst|nmi_req~q ) # (\CPU0|nmi_s~q )))

	.dataa(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|nmi_req~q ),
	.datad(\CPU0|nmi_s~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|nmi_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|nmi_req~0 .lut_mask = 16'hF550;
defparam \CPU0|cpu01_inst|nmi_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \CPU0|cpu01_inst|nmi_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|nmi_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|nmi_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|nmi_req .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|nmi_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Equal4~0_combout  & 
// !\CPU0|cpu01_inst|nmi_req~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Equal4~0_combout ),
	.datad(\CPU0|cpu01_inst|nmi_req~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~1 .lut_mask = 16'h0004;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rti_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rti_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state.reset_state~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state.reset_state~1_combout  = (button_s[3] & (!\reset~q  & ((\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ) # (!\CPU0|hold_s~q ))))

	.dataa(button_s[3]),
	.datab(\reset~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(\CPU0|hold_s~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.reset_state~1 .lut_mask = 16'h2022;
defparam \CPU0|cpu01_inst|state_sequencer01|state.reset_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \CPU0|cpu01_inst|state_sequencer01|state.reset_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.reset_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.reset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q ) # (!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0 .lut_mask = 16'hFF0F;
defparam \CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector60~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector60~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & 
// \CPU0|cpu01_inst|opcode_fetch_01|op_code [4])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector60~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~3 .lut_mask = 16'h2000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr47~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr47~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr47~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr47~0 .lut_mask = 16'h00E0;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~107 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~107_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & \CPU0|cpu01_inst|state_sequencer01|WideOr47~0_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr47~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~107 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state_sequencer01|state~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \CPU0|cpu01_inst|state_sequencer01|state.indexed_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.indexed_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.indexed_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector47~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector47~3_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q )) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector47~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~3 .lut_mask = 16'hAC00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr48~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr48~0 .lut_mask = 16'hA800;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector60~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector60~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector60~2_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector47~3_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector60~3_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector60~2_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector60~3_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector60~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector60~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector60~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~4 .lut_mask = 16'hA0EC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \CPU0|cpu01_inst|state_sequencer01|state.read8_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector60~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.read8_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.read8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector39~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector39~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector39~1 .lut_mask = 16'hFFF0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (!\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]) # 
// (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3 .lut_mask = 16'h7720;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~2_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3_combout  & \CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~2 .lut_mask = 16'h8080;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N3
dffeas \CPU0|cpu01_inst|state_sequencer01|state.execute_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.execute_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.execute_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector49~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & 
// \CPU0|cpu01_inst|opcode_fetch_01|op_code [6])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~0 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector39~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector39~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout  & !\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector39~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector39~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector39~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector39~2 .lut_mask = 16'hDDFD;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~99 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~99_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q  & (button_s[3] & !\reset~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q ),
	.datab(button_s[3]),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~99 .lut_mask = 16'h0088;
defparam \CPU0|cpu01_inst|state_sequencer01|state~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mul1_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul1_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~100 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~100_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~100 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mul2_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul2_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~101 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~101_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q  & (button_s[3] & !\reset~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q ),
	.datac(button_s[3]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~101 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mul3_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul3_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul3_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~102 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~102_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~102 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mul4_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul4_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul4_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~103 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~103_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q  & (button_s[3] & !\reset~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q ),
	.datac(button_s[3]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~103 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mul5_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul5_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul5_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~104 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~104_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q  & (button_s[3] & !\reset~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q ),
	.datab(gnd),
	.datac(button_s[3]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~104 .lut_mask = 16'h00A0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mul6_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul6_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul6_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~105 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~105_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q  & !\reset~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~105 .lut_mask = 16'h00A0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mul7_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul7_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul7_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr109~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr109~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.mul5_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul4_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr109~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr109~1 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \CPU0|cpu01_inst|state_sequencer01|state.read16_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(vcc),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.read16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.read16_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.read16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~108 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~108_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q  & (!\reset~q  & button_s[3]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~108 .lut_mask = 16'h0A00;
defparam \CPU0|cpu01_inst|state_sequencer01|state~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mulea_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mulea_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mulea_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~106 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~106_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q  & !\reset~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~106 .lut_mask = 16'h00A0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \CPU0|cpu01_inst|state_sequencer01|state.muld_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.muld_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.muld_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.muld_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~98 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~98_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.muld_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.muld_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~98 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mul0_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul0_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul0_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr109~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr109~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr109~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr109~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr80 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q  & (\CPU0|cpu01_inst|state_sequencer01|WideOr109~1_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.read16_state~q  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr109~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr109~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.read16_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr109~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr80 .lut_mask = 16'h0400;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[1]~10 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[1]~10 .lut_mask = 16'h5FAA;
defparam \CPU0|cpu01_inst|data_fetch_01|md[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector14~0 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & 
// ((!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector14~0 .lut_mask = 16'hAF55;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector14~1 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector14~1_combout  = (!\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & ((\CPU0|cpu01_inst|ALU01|Selector14~9_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & (\CPU0|cpu01_inst|data_fetch_01|md [0]))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [0]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector14~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector14~1 .lut_mask = 16'h0E02;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector14~2 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector14~2_combout  = (\CPU0|cpu01_inst|data_fetch_01|Selector14~1_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout  & !\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|Selector14~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector14~2 .lut_mask = 16'hFF0C;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[8]~9 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout  = (!\CPU0|hold_s~q  & ((\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout  & 
// ((!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datab(\CPU0|hold_s~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[8]~9 .lut_mask = 16'h3103;
defparam \CPU0|cpu01_inst|data_fetch_01|md[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \CPU0|cpu01_inst|data_fetch_01|md[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector13~0 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector13~0_combout  = (!\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & (\CPU0|cpu01_inst|ALU01|Selector13~6_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [1])))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector13~6_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector13~0 .lut_mask = 16'h0B08;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector13~1 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector13~1_combout  = (\CPU0|cpu01_inst|data_fetch_01|Selector13~0_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout  & !\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|Selector13~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector13~1 .lut_mask = 16'hFF0C;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \CPU0|cpu01_inst|data_fetch_01|md[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector12~0 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector12~0_combout  = (!\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & (\CPU0|cpu01_inst|ALU01|Selector12~15_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [2])))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector12~15_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [2]),
	.datad(\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector12~0 .lut_mask = 16'h00B8;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector12~1 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector12~1_combout  = (\CPU0|cpu01_inst|data_fetch_01|Selector12~0_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout  & !\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|Selector12~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector12~1 .lut_mask = 16'hFF22;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \CPU0|cpu01_inst|data_fetch_01|md[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux23~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout ))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector57~1_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux23~0 .lut_mask = 16'h05F5;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux29~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux29~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux29~0 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector40~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector40~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q  & (((\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Mux29~0_combout )) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Mux23~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Mux29~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~1 .lut_mask = 16'hA2AA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideNor1~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [6]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideNor1~0 .lut_mask = 16'h4400;
defparam \CPU0|cpu01_inst|state_sequencer01|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector40~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector40~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~3 .lut_mask = 16'hEAFA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~0_combout  & \CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~1 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector40~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector40~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector40~3_combout ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector55~1_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector40~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector40~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector55~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~4 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[11]~3 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[11]~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [10])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md 
// [3])))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [10]),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [3]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[11]~3 .lut_mask = 16'hAACC;
defparam \CPU0|cpu01_inst|data_fetch_01|md[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr3~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr3~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] $ (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr3~0 .lut_mask = 16'hD438;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr11~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr11~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] $ (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr11~0 .lut_mask = 16'hF348;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|state_sequencer01|WideOr11~0_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|WideOr3~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr3~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~7 .lut_mask = 16'hA808;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr39~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr39~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))) 
// # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [1])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & 
// (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr39~0 .lut_mask = 16'h1632;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~8 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~6_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector56~7_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr39~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~6_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr39~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~8 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~9 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~9_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.muld_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.muld_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~9 .lut_mask = 16'h0003;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~72 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~72_combout  = (\CPU0|cpu01_inst|state_sequencer01|Decoder4~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & \CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder4~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~72 .lut_mask = 16'h8800;
defparam \CPU0|cpu01_inst|state_sequencer01|state~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~87 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~87_combout  = (!\reset~q  & (\CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q  & button_s[3]))

	.dataa(\reset~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q ),
	.datac(gnd),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~87 .lut_mask = 16'h4400;
defparam \CPU0|cpu01_inst|state_sequencer01|state~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~71 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~71_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~71 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~86 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~86_combout  = (!\reset~q  & (\CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q  & button_s[3]))

	.dataa(\reset~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q ),
	.datac(gnd),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~86 .lut_mask = 16'h4400;
defparam \CPU0|cpu01_inst|state_sequencer01|state~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~88 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~88_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q  & (!\reset~q  & button_s[3]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~88 .lut_mask = 16'h0A00;
defparam \CPU0|cpu01_inst|state_sequencer01|state~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr113~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.pulb_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.pulb_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr113~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector60~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & \CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~0 .lut_mask = 16'h0F00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.immediate16_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.immediate16_state~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout  & 
// !\CPU0|cpu01_inst|opcode_fetch_01|op_code [4])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr51~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.immediate16_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.immediate16_state~0 .lut_mask = 16'h0080;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.immediate16_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \CPU0|cpu01_inst|state_sequencer01|state.immediate16_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|next_state.immediate16_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.immediate16_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.immediate16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr116~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr116~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.write8_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.write8_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr116~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116~0 .lut_mask = 16'h000F;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~5_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~5 .lut_mask = 16'h0004;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~89 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~89_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~5_combout  & \CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder4~5_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~89 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \CPU0|cpu01_inst|state_sequencer01|state.pula_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.pula_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.pula_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr116~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q  & (\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~0_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116~1 .lut_mask = 16'h0040;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~2 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector65~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector65~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout  & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [7]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector65~0 .lut_mask = 16'h0C00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector65~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector65~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector65~1_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector65~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]) # 
// (\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector65~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector65~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector65~2 .lut_mask = 16'h8880;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \CPU0|cpu01_inst|state_sequencer01|state.jsr_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector65~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.jsr_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.jsr_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.jsr_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~73 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~73_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.jsr_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.jsr_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~73 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \CPU0|cpu01_inst|state_sequencer01|state.jsr1_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.jsr1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.jsr1_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.jsr1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector64~9 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector64~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.jsr1_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector64~10_combout  & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & 
// \CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector64~10_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.jsr1_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector64~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector64~9 .lut_mask = 16'hF2F0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector64~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \CPU0|cpu01_inst|state_sequencer01|state.jmp_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector64~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.jmp_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.jmp_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~3_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.branch_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q  & (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.branch_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~3 .lut_mask = 16'h0010;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~10 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~10_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~9_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector56~3_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~9_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector56~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~10 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr114~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr114~4_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr114~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~4 .lut_mask = 16'h000F;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~11 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~11_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & (\CPU0|cpu01_inst|state_sequencer01|WideOr114~4_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr114~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~11 .lut_mask = 16'h0010;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~12 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector56~8_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector56~10_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector56~11_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~8_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~10_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector56~11_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~12 .lut_mask = 16'hFEEE;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr32~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr32~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]) # ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr32~0 .lut_mask = 16'hAA20;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~5_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr32~0_combout  & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [4]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr32~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~5 .lut_mask = 16'h0300;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr41~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr41~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] $ 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr41~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr41~0 .lut_mask = 16'h4292;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr41~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// \CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr41~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~1 .lut_mask = 16'hC888;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|Selector56~5_combout  & 
// \CPU0|cpu01_inst|opcode_fetch_01|op_code [5])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~1_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~2 .lut_mask = 16'hF2F0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr26~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr26~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]))) 
// # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr26~0 .lut_mask = 16'hFF7C;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~6_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (((\CPU0|cpu01_inst|state_sequencer01|WideOr26~0_combout )))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr26~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~6 .lut_mask = 16'hC0C5;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & \CPU0|cpu01_inst|opcode_fetch_01|op_code [7])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector52~6_combout  & 
// !\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector52~6_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~7 .lut_mask = 16'hFF08;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~4_combout  & ((\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector52~4_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector52~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~5 .lut_mask = 16'hAE0C;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector52~9 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector52~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector52~7_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector52~5_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector52~8_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector52~8_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector52~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~9 .lut_mask = 16'hFFFD;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~0 .lut_mask = 16'h1108;
defparam \CPU0|cpu01_inst|ALU01|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~4 .lut_mask = 16'h00F0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [4]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~0 .lut_mask = 16'h3000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector28~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector28~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~0 .lut_mask = 16'h1010;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector28~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector28~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~2 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr40~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr40~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] $ (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))) 
// # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] $ (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr40~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr40~0 .lut_mask = 16'hD2BE;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~9 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~9_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr40~0_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|Selector57~8_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~8_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr40~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~9 .lut_mask = 16'h030A;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Mux29~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|Selector57~1_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Mux29~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr48~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~5 .lut_mask = 16'hC088;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~4_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~9_combout ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector57~5_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector60~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~9_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~6 .lut_mask = 16'hEEEA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector57~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector57~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector57~6_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector33~0_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector39~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector39~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector57~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~6_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector33~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~7 .lut_mask = 16'hFDFF;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr36~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr36~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] 
// & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr36~0 .lut_mask = 16'h0D30;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector53~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector53~6_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (((\CPU0|cpu01_inst|state_sequencer01|WideOr36~0_combout )))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// (\CPU0|cpu01_inst|state_sequencer01|WideOr19~0_combout  & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr19~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr36~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector53~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector53~6 .lut_mask = 16'hCE02;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector53~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector53~6_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr36~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr36~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~6_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr36~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector53~5 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector53~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ) # (\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector53~7 .lut_mask = 16'hFEFE;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~1 .lut_mask = 16'h000C;
defparam \CPU0|cpu01_inst|ALU01|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector50~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector50~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~0 .lut_mask = 16'h0050;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector51~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector51~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code 
// [4] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]) # (!\CPU0|cpu01_inst|state_sequencer01|Selector50~0_combout )))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector50~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~0 .lut_mask = 16'h1145;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector51~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector51~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & ((\CPU0|cpu01_inst|state_sequencer01|Selector51~1_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector51~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector51~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector51~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~2 .lut_mask = 16'hCCC8;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~109 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~109_combout  = (\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & \CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~109 .lut_mask = 16'h8800;
defparam \CPU0|cpu01_inst|state_sequencer01|state~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \CPU0|cpu01_inst|state_sequencer01|state.mul_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.mul_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector51~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector51~4_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector51~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~10_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector51~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector51~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~10_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~5 .lut_mask = 16'hFFEF;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|right[11]~4 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|right[11]~4_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & \CPU0|cpu01_inst|data_fetch_01|md [11]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|right[11]~4 .lut_mask = 16'h1010;
defparam \CPU0|cpu01_inst|right_mux01|right[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector48~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector48~4_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [6]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector48~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~4 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector48~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector48~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector48~4_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector48~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector48~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~5 .lut_mask = 16'hE400;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector53~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector53~4 .lut_mask = 16'h0044;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr18~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr18~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr18~0 .lut_mask = 16'h000E;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector48~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector48~1_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr18~0_combout )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~1 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr109~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr109~1_combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr109~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr109~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr109~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr109~2 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr109~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector47~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & \CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~2 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr7~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr7~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr7~0 .lut_mask = 16'h3008;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector48~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector48~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|state_sequencer01|WideOr7~0_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~0 .lut_mask = 16'hE020;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector48~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector48~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector48~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector48~0_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector48~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector48~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~2 .lut_mask = 16'hFFEF;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector48~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector48~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector48~3_combout ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector48~5_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector48~3_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector48~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~6 .lut_mask = 16'hFEF0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr90~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr90~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr90~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr90~0 .lut_mask = 16'hFEFE;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr61~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr61~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.muld_state~q  & (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.muld_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr61~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr61~0 .lut_mask = 16'h0030;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr90~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr90~1_combout  = ((\CPU0|cpu01_inst|state_sequencer01|WideOr90~0_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr61~0_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~3_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~3_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr90~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr61~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr90~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr90~1 .lut_mask = 16'hDFFF;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector47~8 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector47~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector47~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~8 .lut_mask = 16'h020A;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector62~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector62~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector62~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector62~2 .lut_mask = 16'h00A0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector47~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector47~4_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~9_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector47~3_combout ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector62~2_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Decoder4~9_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector62~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector47~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~4 .lut_mask = 16'h8880;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector47~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector47~5_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector47~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~5 .lut_mask = 16'h0808;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector47~10 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector47~10_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & 
// \CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector47~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~10 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector47~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector47~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~4_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector47~10_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|WideOr0~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector47~5_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr0~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector47~4_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~5_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector47~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~6 .lut_mask = 16'hFFEC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector47~9 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector47~6_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector47~7_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector47~8_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr90~1_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector47~7_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr90~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~8_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~9 .lut_mask = 16'hFFB3;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector2~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector49~7_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector49~7_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector2~0 .lut_mask = 16'hFAAA;
defparam \CPU0|cpu01_inst|left_mux01|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~90 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~90_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q  & (button_s[3] & !\reset~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q ),
	.datab(button_s[3]),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~90 .lut_mask = 16'h0088;
defparam \CPU0|cpu01_inst|state_sequencer01|state~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr57~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr57~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr57~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr57~0 .lut_mask = 16'h0303;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~7 .lut_mask = 16'h0080;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector29~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector29~1_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (!\CPU0|cpu01_inst|state_sequencer01|WideOr30~0_combout )) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr30~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector29~1 .lut_mask = 16'h0704;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector29~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector29~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~1_combout ) # ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// !\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector29~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector29~2 .lut_mask = 16'hFF04;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector29~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~0_combout ) # (((\CPU0|cpu01_inst|state_sequencer01|Selector29~2_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr57~0_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector29~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr57~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector29~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector29~3 .lut_mask = 16'hFBBB;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[3]~3 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[3]~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector4~6_combout )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector4~6_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[3]~3 .lut_mask = 16'hAACC;
defparam \CPU0|cpu01_inst|acca_inst|acca[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector50~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector50~2_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5])) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr32~0_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (((\CPU0|cpu01_inst|state_sequencer01|Selector50~0_combout  & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr32~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector50~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~2 .lut_mask = 16'h22FA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector50~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector50~3_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout  & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5])))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (((\CPU0|cpu01_inst|state_sequencer01|Selector50~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector50~2_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector50~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~3 .lut_mask = 16'h0CAC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|right_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] $ (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|right_ctrl~0 .lut_mask = 16'h0060;
defparam \CPU0|cpu01_inst|state_sequencer01|right_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector50~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector50~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & 
// \CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|right_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~1 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector50~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector50~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector50~3_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector33~1_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector33~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector50~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector50~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~4 .lut_mask = 16'hFFB3;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|Selector4~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|Selector4~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (((\CPU0|cpu01_inst|accb_inst|accb [3] & \CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [3] & ((!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [3]),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|Selector4~0 .lut_mask = 16'hC00A;
defparam \CPU0|cpu01_inst|right_mux01|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~2 .lut_mask = 16'hCD4C;
defparam \CPU0|cpu01_inst|ALU01|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (((\CPU0|cpu01_inst|ALU01|Selector6~2_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (!\CPU0|cpu01_inst|ALU01|Selector16~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector16~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~3 .lut_mask = 16'hF5C0;
defparam \CPU0|cpu01_inst|ALU01|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector0~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector0~10_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ) # 
// (!\CPU0|cpu01_inst|ALU01|Selector6~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector0~10 .lut_mask = 16'h3233;
defparam \CPU0|cpu01_inst|ALU01|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr21~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr21~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & 
// ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr21~0 .lut_mask = 16'hF320;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr27~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr27~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code 
// [0]))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] $ (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr27~0 .lut_mask = 16'hF37C;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~10 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~10_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|state_sequencer01|WideOr27~0_combout ))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (!\CPU0|cpu01_inst|state_sequencer01|WideOr21~0_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr21~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~10 .lut_mask = 16'h0B01;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~9 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q  & (((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~9 .lut_mask = 16'h7F00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~11 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~11_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~8_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector55~9_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector55~10_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~8_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~10_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~9_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~11 .lut_mask = 16'hFEFA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Equal4~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Equal4~1_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Equal4~1 .lut_mask = 16'h0C0C;
defparam \CPU0|cpu01_inst|state_sequencer01|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((\CPU0|cpu01_inst|state_sequencer01|WideOr32~0_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Equal4~1_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr32~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Equal4~1_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~5 .lut_mask = 16'h8A00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr38~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr38~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] $ (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr38~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr38~0 .lut_mask = 16'h12A0;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr38~0_combout  & (((!\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout  & \CPU0|cpu01_inst|state_sequencer01|state.execute_state~q )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr38~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector55~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr38~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~3 .lut_mask = 16'h3F22;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~5_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector55~3_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector55~6_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~6_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~7 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector55~12 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector55~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector55~11_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector55~7_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~4_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~11_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector55~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~12 .lut_mask = 16'hFFFD;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~5 .lut_mask = 16'h62E2;
defparam \CPU0|cpu01_inst|ALU01|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~16 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~16_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ) # 
// (!\CPU0|cpu01_inst|ALU01|Selector12~5_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~5_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~16 .lut_mask = 16'hFFEF;
defparam \CPU0|cpu01_inst|ALU01|Selector12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector15~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector15~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector49~7_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector49~7_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector15~1 .lut_mask = 16'hF0A0;
defparam \CPU0|cpu01_inst|left_mux01|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[0]~5 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[0]~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & (((\CPU0|data_in[0]~9_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & (\CPU0|cpu01_inst|ALU01|Selector16~12_combout  & 
// ((!\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector16~12_combout ),
	.datab(\CPU0|data_in[0]~9_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[0]~5 .lut_mask = 16'hC0CA;
defparam \CPU0|cpu01_inst|CC01|cc[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[0]~17 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[0]~17_combout  = (!\CPU0|hold_s~q  & ((\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q ) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datad(\CPU0|hold_s~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[0]~17 .lut_mask = 16'h00BF;
defparam \CPU0|cpu01_inst|CC01|cc[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \CPU0|cpu01_inst|CC01|cc[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|CC01|cc[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|CC01|cc[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|CC01|cc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|CC01|cc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~1_cout  = CARRY((!\CPU0|cpu01_inst|CC01|cc [0]) # (!\CPU0|cpu01_inst|ALU01|WideNor0~2_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|WideNor0~2_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~1_cout ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~1 .lut_mask = 16'h0077;
defparam \CPU0|cpu01_inst|ALU01|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~2_combout  = (\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & (!\CPU0|cpu01_inst|ALU01|Add2~1_cout )) # (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add2~1_cout ) # (GND))))) # (!\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & (\CPU0|cpu01_inst|ALU01|Add2~1_cout  & VCC)) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & (!\CPU0|cpu01_inst|ALU01|Add2~1_cout ))))
// \CPU0|cpu01_inst|ALU01|Add2~3  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & ((!\CPU0|cpu01_inst|ALU01|Add2~1_cout ) # (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ))) # (!\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & 
// (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & !\CPU0|cpu01_inst|ALU01|Add2~1_cout )))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~1_cout ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~2_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~3 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~2 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~11 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~11_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add2~2_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add2~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~11 .lut_mask = 16'hAE04;
defparam \CPU0|cpu01_inst|ALU01|Selector15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~12 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~12_combout  = (\CPU0|cpu01_inst|ALU01|Selector15~11_combout ) # ((\CPU0|cpu01_inst|ALU01|carry_in~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|carry_in~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~11_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~12 .lut_mask = 16'hCCEC;
defparam \CPU0|cpu01_inst|ALU01|Selector15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~13 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~13_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~12_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector8~0_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector8~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~13 .lut_mask = 16'hF0CA;
defparam \CPU0|cpu01_inst|ALU01|Selector15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector15~1 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector15~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [0]) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [0])) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout )))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [0]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector15~1 .lut_mask = 16'hE823;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector15~2 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector15~2_combout  = (\CPU0|cpu01_inst|data_fetch_01|Selector15~0_combout  & ((\CPU0|cpu01_inst|data_fetch_01|Selector15~1_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector15~16_combout )))) # 
// (!\CPU0|cpu01_inst|data_fetch_01|Selector15~0_combout  & (\CPU0|cpu01_inst|data_fetch_01|Selector15~1_combout  & (\CPU0|data_in[0]~9_combout )))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|Selector15~0_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|Selector15~1_combout ),
	.datac(\CPU0|data_in[0]~9_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector15~2 .lut_mask = 16'hEAC8;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \CPU0|cpu01_inst|data_fetch_01|md[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|Selector7~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|Selector7~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & ((\CPU0|cpu01_inst|accb_inst|accb [0]) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (((\CPU0|cpu01_inst|data_fetch_01|md [0] & !\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ))))

	.dataa(\CPU0|cpu01_inst|accb_inst|accb [0]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [0]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|Selector7~0 .lut_mask = 16'h88FC;
defparam \CPU0|cpu01_inst|right_mux01|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~9 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~9_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// \CPU0|cpu01_inst|right_mux01|Selector7~0_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~9 .lut_mask = 16'hEC8C;
defparam \CPU0|cpu01_inst|ALU01|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~1_cout  = CARRY((\CPU0|cpu01_inst|ALU01|WideNor0~2_combout  & \CPU0|cpu01_inst|CC01|cc [0]))

	.dataa(\CPU0|cpu01_inst|ALU01|WideNor0~2_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~1_cout ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~1 .lut_mask = 16'h0088;
defparam \CPU0|cpu01_inst|ALU01|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~2_combout  = (\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & (\CPU0|cpu01_inst|ALU01|Add0~1_cout  & VCC)) # (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add0~1_cout )))) # (!\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & (!\CPU0|cpu01_inst|ALU01|Add0~1_cout )) # (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~1_cout ) # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add0~3  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  & !\CPU0|cpu01_inst|ALU01|Add0~1_cout )) # (!\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add0~1_cout ) # (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~1_cout ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~2_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~3 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~2 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~10_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~9_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector15~9_combout  & (\CPU0|cpu01_inst|ALU01|Add2~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector15~9_combout  & ((\CPU0|cpu01_inst|ALU01|Add0~2_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add2~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~9_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~10 .lut_mask = 16'hE5E0;
defparam \CPU0|cpu01_inst|ALU01|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~14 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~14_combout  = (\CPU0|cpu01_inst|ALU01|Selector15~13_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~1_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector15~13_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & \CPU0|cpu01_inst|ALU01|Selector15~10_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector8~1_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~13_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~14 .lut_mask = 16'hBC8C;
defparam \CPU0|cpu01_inst|ALU01|Selector15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~0_combout  = (\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & ((GND) # (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ))) # (!\CPU0|cpu01_inst|right_mux01|Selector7~0_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout  $ (GND)))
// \CPU0|cpu01_inst|ALU01|Add4~1  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ) # (!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~0_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~1 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~0 .lut_mask = 16'h66BB;
defparam \CPU0|cpu01_inst|ALU01|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|ALU01|Add4~0_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add4~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~2 .lut_mask = 16'hF4A4;
defparam \CPU0|cpu01_inst|ALU01|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~2_combout  & (\CPU0|cpu01_inst|ALU01|Add0~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector15~2_combout  & 
// ((!\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add0~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~2_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~3 .lut_mask = 16'hD0DA;
defparam \CPU0|cpu01_inst|ALU01|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~7 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|CC01|cc [0])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~4_combout )))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [0]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~7 .lut_mask = 16'hEF20;
defparam \CPU0|cpu01_inst|ALU01|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~8_combout  = (\CPU0|cpu01_inst|ALU01|Selector15~6_combout  & (((\CPU0|cpu01_inst|ALU01|Selector15~7_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector15~6_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~3_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector15~6_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~3_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~8 .lut_mask = 16'hE4AA;
defparam \CPU0|cpu01_inst|ALU01|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~15 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~15_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ) # (\CPU0|cpu01_inst|ALU01|Selector15~8_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~14_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~14_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~15 .lut_mask = 16'hAEA4;
defparam \CPU0|cpu01_inst|ALU01|Selector15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector15~0_combout  & (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector15~0_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector7~0_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector15~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|Selector7~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~1 .lut_mask = 16'hCCD8;
defparam \CPU0|cpu01_inst|ALU01|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector15~16 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector15~16_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~15_combout  & (\CPU0|cpu01_inst|left_mux01|Selector15~4_combout )) # 
// (!\CPU0|cpu01_inst|ALU01|Selector15~15_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~1_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & (\CPU0|cpu01_inst|ALU01|Selector15~15_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~15_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector15~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector15~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector15~16 .lut_mask = 16'hE6C4;
defparam \CPU0|cpu01_inst|ALU01|Selector15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|Selector7~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|Selector7~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & (((\CPU0|data_in[0]~9_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & (\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout  
// & (\CPU0|cpu01_inst|ALU01|Selector15~16_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.datab(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector15~16_combout ),
	.datad(\CPU0|data_in[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|Selector7~0 .lut_mask = 16'hEA40;
defparam \CPU0|cpu01_inst|accb_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr13~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr13~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr13~0 .lut_mask = 16'hA88C;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector30~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector30~3_combout  = ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|state_sequencer01|WideOr13~0_combout ))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// (!\CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~3 .lut_mask = 16'hDF1F;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~8 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~8_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~8 .lut_mask = 16'h0040;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector30~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector30~0_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]) # (!\CPU0|cpu01_inst|state_sequencer01|Selector28~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector28~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~0 .lut_mask = 16'h3033;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector30~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector30~1_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector30~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Equal4~1_combout  & !\CPU0|cpu01_inst|state_sequencer01|Decoder4~8_combout ))) # 
// (!\CPU0|cpu01_inst|acca_inst|acca[0]~8_combout )

	.dataa(\CPU0|cpu01_inst|acca_inst|acca[0]~8_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Equal4~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder4~8_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector30~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~1 .lut_mask = 16'hFF5D;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr61~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr61~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr109~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr61~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr109~1_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr109~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr61~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr109~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr61~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr61~1 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector30~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector30~2_combout  = ((\CPU0|cpu01_inst|state_sequencer01|WideOr61~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & \CPU0|cpu01_inst|state_sequencer01|Selector30~1_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector58~9_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector58~9_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector30~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr61~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~2 .lut_mask = 16'hFFD5;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector30~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector30~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & \CPU0|cpu01_inst|state_sequencer01|Selector30~3_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector30~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector30~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~4 .lut_mask = 16'hF8F8;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|accb[0]~1 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|accb[0]~1_combout  = (!\CPU0|hold_s~q  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ) # (!\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout )))

	.dataa(\CPU0|hold_s~q ),
	.datab(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[0]~1 .lut_mask = 16'h1515;
defparam \CPU0|cpu01_inst|accb_inst|accb[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \CPU0|cpu01_inst|accb_inst|accb[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|accb_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb_inst|accb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb_inst|accb[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \CPU0|cpu01_inst|SP_inst|sp[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector15~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector15~3 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector15~3_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~2_combout  & (((\CPU0|cpu01_inst|SP_inst|sp [0])) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~2_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (\CPU0|cpu01_inst|accb_inst|accb [0])))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~2_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb [0]),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector15~3 .lut_mask = 16'hEA62;
defparam \CPU0|cpu01_inst|left_mux01|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector15~4 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector15~4_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [0])) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~3_combout 
// )))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [0]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector15~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector15~4 .lut_mask = 16'hB8B8;
defparam \CPU0|cpu01_inst|left_mux01|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~6_combout  = (\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & (!\CPU0|cpu01_inst|ALU01|Add2~5 )) # (!\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add2~5  & VCC)))) # (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & ((\CPU0|cpu01_inst|ALU01|Add2~5 ) # (GND))) # (!\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add2~5 ))))
// \CPU0|cpu01_inst|ALU01|Add2~7  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & (\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & !\CPU0|cpu01_inst|ALU01|Add2~5 )) # (!\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  & 
// ((\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ) # (!\CPU0|cpu01_inst|ALU01|Add2~5 ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~5 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~6_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~7 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~6 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|ALU01|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~5 .lut_mask = 16'hF0FF;
defparam \CPU0|cpu01_inst|ALU01|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector13~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector13~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [2]))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector13~1_combout 
// ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector13~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector13~2 .lut_mask = 16'hE2E2;
defparam \CPU0|cpu01_inst|left_mux01|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector13~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector13~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & (\CPU0|cpu01_inst|left_mux01|Selector13~2_combout  $ (((\CPU0|cpu01_inst|ALU01|Selector6~6_combout ) # (\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ))))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ) # (\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & 
// (\CPU0|cpu01_inst|right_mux01|Selector5~0_combout  & \CPU0|cpu01_inst|left_mux01|Selector13~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector13~2 .lut_mask = 16'h1EE8;
defparam \CPU0|cpu01_inst|ALU01|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal33~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal33~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector55~13_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector55~11_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector55~7_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~13_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~11_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector55~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal33~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|ALU01|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ) # 
// (!\CPU0|cpu01_inst|ALU01|Equal33~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal33~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~4 .lut_mask = 16'hAA8A;
defparam \CPU0|cpu01_inst|ALU01|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal34~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal34~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal34~0 .lut_mask = 16'h00CC;
defparam \CPU0|cpu01_inst|ALU01|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & (!\CPU0|cpu01_inst|ALU01|Selector12~4_combout  & (!\CPU0|cpu01_inst|ALU01|Selector6~4_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Equal34~0_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector12~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~4_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal34~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~6 .lut_mask = 16'h11F0;
defparam \CPU0|cpu01_inst|ALU01|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector13~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector13~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~6_combout  & ((\CPU0|cpu01_inst|ALU01|Add4~4_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector12~16_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~6_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Selector13~2_combout  & !\CPU0|cpu01_inst|ALU01|Selector12~16_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add4~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector13~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector13~3 .lut_mask = 16'hF0AC;
defparam \CPU0|cpu01_inst|ALU01|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector13~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector13~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & ((\CPU0|cpu01_inst|ALU01|Selector13~3_combout  & ((\CPU0|cpu01_inst|ALU01|Add2~6_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector13~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector13~1_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~16_combout  & (((\CPU0|cpu01_inst|ALU01|Selector13~3_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector13~1_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~16_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add2~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector13~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector13~4 .lut_mask = 16'hF388;
defparam \CPU0|cpu01_inst|ALU01|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~1_combout ) # ((!\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~2 .lut_mask = 16'hCFCC;
defparam \CPU0|cpu01_inst|ALU01|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector13~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector13~5_combout  = (\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & (((\CPU0|cpu01_inst|ALU01|Selector13~4_combout  & !\CPU0|cpu01_inst|ALU01|Selector12~2_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector12~2_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector13~4_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector13~5 .lut_mask = 16'h0FCA;
defparam \CPU0|cpu01_inst|ALU01|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector13~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector13~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector13~5_combout  & (((\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector12~2_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector13~5_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add5~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add5~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector13~5_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector13~6 .lut_mask = 16'hCAF0;
defparam \CPU0|cpu01_inst|ALU01|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|Selector5~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|Selector5~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & 
// (((\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout  & \CPU0|cpu01_inst|ALU01|Selector13~6_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector13~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|Selector5~0 .lut_mask = 16'hD888;
defparam \CPU0|cpu01_inst|accb_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \CPU0|cpu01_inst|accb_inst|accb[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|accb_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb_inst|accb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb_inst|accb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|Selector5~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|Selector5~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (((\CPU0|cpu01_inst|accb_inst|accb [2] & \CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [2] & ((!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [2]),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [2]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|Selector5~0 .lut_mask = 16'hC00A;
defparam \CPU0|cpu01_inst|right_mux01|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~8_combout  = ((\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  $ (\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  $ (\CPU0|cpu01_inst|ALU01|Add2~7 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add2~9  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Add2~7 ) # (!\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & 
// (!\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & !\CPU0|cpu01_inst|ALU01|Add2~7 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~7 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~8_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~9 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~8 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|ALU01|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|Selector6~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|Selector6~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & 
// (((\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout  & \CPU0|cpu01_inst|ALU01|Selector14~9_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector14~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|Selector6~0 .lut_mask = 16'hD888;
defparam \CPU0|cpu01_inst|accb_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \CPU0|cpu01_inst|accb_inst|accb[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|accb_inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb_inst|accb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb_inst|accb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|Selector6~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|Selector6~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (((\CPU0|cpu01_inst|accb_inst|accb [1] & \CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [1] & ((!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [1]),
	.datac(\CPU0|cpu01_inst|accb_inst|accb [1]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|Selector6~0 .lut_mask = 16'hA044;
defparam \CPU0|cpu01_inst|right_mux01|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~6_combout  = (\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & (!\CPU0|cpu01_inst|ALU01|Add4~5 )) # (!\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add4~5 ) # (GND))))) # (!\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & (\CPU0|cpu01_inst|ALU01|Add4~5  & VCC)) # (!\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add4~5 ))))
// \CPU0|cpu01_inst|ALU01|Add4~7  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~5 ) # (!\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & 
// (!\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & !\CPU0|cpu01_inst|ALU01|Add4~5 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~5 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~6_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~7 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~6 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~13 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~13_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~12_combout  & ((\CPU0|cpu01_inst|ALU01|Add2~8_combout ) # ((!\CPU0|cpu01_inst|ALU01|Selector12~6_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~12_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Add4~6_combout  & \CPU0|cpu01_inst|ALU01|Selector12~6_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector12~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add2~8_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add4~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~13 .lut_mask = 16'hD8AA;
defparam \CPU0|cpu01_inst|ALU01|Selector12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~14 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~14_combout  = (\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~2_combout  & (\CPU0|cpu01_inst|ALU01|Add5~4_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector12~2_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector12~13_combout ))))) # (!\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & (((\CPU0|cpu01_inst|ALU01|Selector12~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add5~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~13_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~14 .lut_mask = 16'hBBC0;
defparam \CPU0|cpu01_inst|ALU01|Selector12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~15 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~15_combout  = (\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & (((\CPU0|cpu01_inst|ALU01|Selector12~14_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~14_combout  & 
// ((\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector12~14_combout  & (\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~14_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~15 .lut_mask = 16'hFC0A;
defparam \CPU0|cpu01_inst|ALU01|Selector12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[2]~9 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[2]~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[2]~9 .lut_mask = 16'h00AA;
defparam \CPU0|cpu01_inst|acca_inst|acca[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr79~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr79~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr79~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr79~0 .lut_mask = 16'h0C0C;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector31~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector31~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & (((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector31~0 .lut_mask = 16'h70F0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector31~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector31~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr79~0_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr79~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector31~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector31~1 .lut_mask = 16'hFF08;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector32~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector32~0_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & \CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~1_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder4~10_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr113~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector32~0 .lut_mask = 16'h8F0F;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Equal3~3 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector32~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector32~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Equal3~3 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|XREG_inst|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~76 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~76_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~76 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr64~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr64~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector47~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector47~7_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] 
// & (\CPU0|cpu01_inst|state_sequencer01|Selector50~0_combout  & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector50~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector47~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~7 .lut_mask = 16'h0A04;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector13~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector13~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]) # (((\CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0_combout  & \CPU0|cpu01_inst|opcode_fetch_01|op_code [5])) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector47~7_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector13~0 .lut_mask = 16'hF8FF;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Equal1~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Equal1~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout  & ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|Selector13~0_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & ((\CPU0|cpu01_inst|state_sequencer01|Selector32~0_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector13~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector32~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Equal1~0 .lut_mask = 16'h1504;
defparam \CPU0|cpu01_inst|XREG_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Equal1~1 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Equal1~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & \CPU0|cpu01_inst|XREG_inst|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Equal1~1 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|XREG_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector13~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector13~0_combout  = (\CPU0|cpu01_inst|ALU01|Selector13~6_combout  & ((\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout  & \CPU0|cpu01_inst|XREG_inst|Equal3~3_combout 
// )))) # (!\CPU0|cpu01_inst|ALU01|Selector13~6_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout  & (\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector13~6_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector13~0 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|XREG_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector31~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector31~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & \CPU0|cpu01_inst|state_sequencer01|Selector13~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector13~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector31~2 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|xreg[0]~1 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout  = (!\CPU0|hold_s~q  & (!\CPU0|cpu01_inst|state_sequencer01|Selector31~2_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ) # (!\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.datac(\CPU0|hold_s~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector31~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[0]~1 .lut_mask = 16'h000D;
defparam \CPU0|cpu01_inst|XREG_inst|xreg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector14~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector14~1_combout  = (\CPU0|cpu01_inst|EA01|Selector14~0_combout  & ((\CPU0|cpu01_inst|accb_inst|accb [2]) # ((!\CPU0|cpu01_inst|EA01|Selector10~1_combout )))) # (!\CPU0|cpu01_inst|EA01|Selector14~0_combout  & 
// (((\CPU0|cpu01_inst|XREG_inst|xreg [2] & \CPU0|cpu01_inst|EA01|Selector10~1_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|Selector14~0_combout ),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [2]),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [2]),
	.datad(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector14~1 .lut_mask = 16'hD8AA;
defparam \CPU0|cpu01_inst|EA01|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector14~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector14~2_combout  = (\CPU0|cpu01_inst|EA01|Selector14~1_combout  & ((!\CPU0|cpu01_inst|EA01|Selector10~1_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|Selector14~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector14~2 .lut_mask = 16'h0CCC;
defparam \CPU0|cpu01_inst|EA01|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[0]~16 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[0]~16_combout  = (\CPU0|cpu01_inst|EA01|Selector0~0_combout  & (\CPU0|cpu01_inst|EA01|Selector16~2_combout  $ (VCC))) # (!\CPU0|cpu01_inst|EA01|Selector0~0_combout  & (\CPU0|cpu01_inst|EA01|Selector16~2_combout  & VCC))
// \CPU0|cpu01_inst|EA01|ea[0]~17  = CARRY((\CPU0|cpu01_inst|EA01|Selector0~0_combout  & \CPU0|cpu01_inst|EA01|Selector16~2_combout ))

	.dataa(\CPU0|cpu01_inst|EA01|Selector0~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector16~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|ea[0]~16_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[0]~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[0]~16 .lut_mask = 16'h6688;
defparam \CPU0|cpu01_inst|EA01|ea[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[1]~18 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[1]~18_combout  = (\CPU0|cpu01_inst|EA01|tempind[1]~6_combout  & ((\CPU0|cpu01_inst|EA01|Selector15~2_combout  & (\CPU0|cpu01_inst|EA01|ea[0]~17  & VCC)) # (!\CPU0|cpu01_inst|EA01|Selector15~2_combout  & 
// (!\CPU0|cpu01_inst|EA01|ea[0]~17 )))) # (!\CPU0|cpu01_inst|EA01|tempind[1]~6_combout  & ((\CPU0|cpu01_inst|EA01|Selector15~2_combout  & (!\CPU0|cpu01_inst|EA01|ea[0]~17 )) # (!\CPU0|cpu01_inst|EA01|Selector15~2_combout  & ((\CPU0|cpu01_inst|EA01|ea[0]~17 
// ) # (GND)))))
// \CPU0|cpu01_inst|EA01|ea[1]~19  = CARRY((\CPU0|cpu01_inst|EA01|tempind[1]~6_combout  & (!\CPU0|cpu01_inst|EA01|Selector15~2_combout  & !\CPU0|cpu01_inst|EA01|ea[0]~17 )) # (!\CPU0|cpu01_inst|EA01|tempind[1]~6_combout  & ((!\CPU0|cpu01_inst|EA01|ea[0]~17 ) 
// # (!\CPU0|cpu01_inst|EA01|Selector15~2_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|tempind[1]~6_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector15~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[0]~17 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[1]~18_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[1]~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[1]~18 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|EA01|ea[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[3]~22 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[3]~22_combout  = (\CPU0|cpu01_inst|EA01|tempind[3]~4_combout  & ((\CPU0|cpu01_inst|EA01|Selector13~2_combout  & (\CPU0|cpu01_inst|EA01|ea[2]~21  & VCC)) # (!\CPU0|cpu01_inst|EA01|Selector13~2_combout  & 
// (!\CPU0|cpu01_inst|EA01|ea[2]~21 )))) # (!\CPU0|cpu01_inst|EA01|tempind[3]~4_combout  & ((\CPU0|cpu01_inst|EA01|Selector13~2_combout  & (!\CPU0|cpu01_inst|EA01|ea[2]~21 )) # (!\CPU0|cpu01_inst|EA01|Selector13~2_combout  & ((\CPU0|cpu01_inst|EA01|ea[2]~21 
// ) # (GND)))))
// \CPU0|cpu01_inst|EA01|ea[3]~23  = CARRY((\CPU0|cpu01_inst|EA01|tempind[3]~4_combout  & (!\CPU0|cpu01_inst|EA01|Selector13~2_combout  & !\CPU0|cpu01_inst|EA01|ea[2]~21 )) # (!\CPU0|cpu01_inst|EA01|tempind[3]~4_combout  & ((!\CPU0|cpu01_inst|EA01|ea[2]~21 ) 
// # (!\CPU0|cpu01_inst|EA01|Selector13~2_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|tempind[3]~4_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[2]~21 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[3]~22_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[3]~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[3]~22 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|EA01|ea[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \CPU0|cpu01_inst|EA01|ea[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector28~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector28~5_combout  = (\CPU0|cpu01_inst|EA01|ea [2] & ((\CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q  & \CPU0|cpu01_inst|EA01|ea [3])))) # 
// (!\CPU0|cpu01_inst|EA01|ea [2] & (\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q  & (\CPU0|cpu01_inst|EA01|ea [3])))

	.dataa(\CPU0|cpu01_inst|EA01|ea [2]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q ),
	.datac(\CPU0|cpu01_inst|EA01|ea [3]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~5 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector28~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector28~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q  & ((\CPU0|cpu01_inst|EA01|ea [7]) # ((\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q  & \CPU0|cpu01_inst|EA01|ea [6])))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q  & (((\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q  & \CPU0|cpu01_inst|EA01|ea [6]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q ),
	.datab(\CPU0|cpu01_inst|EA01|ea [7]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q ),
	.datad(\CPU0|cpu01_inst|EA01|ea [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector28~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector28~6_combout  = (\CPU0|cpu01_inst|EA01|ea [0] & ((\CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q ) # ((\CPU0|cpu01_inst|EA01|ea [1] & \CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q )))) # 
// (!\CPU0|cpu01_inst|EA01|ea [0] & (((\CPU0|cpu01_inst|EA01|ea [1] & \CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [0]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q ),
	.datac(\CPU0|cpu01_inst|EA01|ea [1]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector28~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~6 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector28~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector28~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector28~4_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector28~5_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector28~3_combout ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector28~6_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector28~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector28~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector28~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector28~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector28~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~7 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder3~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder3~2_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [4])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder3~2 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector28~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector28~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector28~1_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (\CPU0|cpu01_inst|state_sequencer01|Decoder3~2_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector28~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector28~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder3~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector28~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~2 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector28~8 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr57~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.muld_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|Selector28~7_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector28~2_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr57~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.muld_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector28~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector28~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~8 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr25~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr25~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr25~0 .lut_mask = 16'h00B0;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[0]~10 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[0]~10_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|state_sequencer01|WideOr30~0_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code 
// [4] & (((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & !\CPU0|cpu01_inst|state_sequencer01|WideOr25~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr30~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~10 .lut_mask = 16'hC8CB;
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[0]~8 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[0]~8_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~8 .lut_mask = 16'h0015;
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[0]~11 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[0]~11_combout  = (\CPU0|hold_s~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & ((\CPU0|cpu01_inst|acca_inst|acca[0]~10_combout ) # (!\CPU0|cpu01_inst|acca_inst|acca[0]~8_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datab(\CPU0|hold_s~q ),
	.datac(\CPU0|cpu01_inst|acca_inst|acca[0]~10_combout ),
	.datad(\CPU0|cpu01_inst|acca_inst|acca[0]~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~11 .lut_mask = 16'hECEE;
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[0]~12 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[0]~12_combout  = (\CPU0|cpu01_inst|acca_inst|acca[0]~11_combout ) # (((\CPU0|cpu01_inst|state_sequencer01|WideOr57~0_combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr61~1_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector58~9_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr57~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr61~1_combout ),
	.datac(\CPU0|cpu01_inst|acca_inst|acca[0]~11_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector58~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~12 .lut_mask = 16'hF8FF;
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[0]~14 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[0]~14_combout  = (!\CPU0|cpu01_inst|acca_inst|acca[0]~12_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ) # (!\CPU0|cpu01_inst|acca_inst|acca[0]~13_combout )))

	.dataa(\CPU0|cpu01_inst|acca_inst|acca[0]~13_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datad(\CPU0|cpu01_inst|acca_inst|acca[0]~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~14 .lut_mask = 16'h005F;
defparam \CPU0|cpu01_inst|acca_inst|acca[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \CPU0|cpu01_inst|acca_inst|acca[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|acca_inst|acca[3]~3_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector12~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.ena(\CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca_inst|acca [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca_inst|acca[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector4~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector4~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [3]))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [11]))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [11]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|acca_inst|acca [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector4~0 .lut_mask = 16'hF2C2;
defparam \CPU0|cpu01_inst|left_mux01|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector4~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector4~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector4~0_combout  & (((\CPU0|cpu01_inst|data_fetch_01|md [11]) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector4~0_combout  
// & (\CPU0|cpu01_inst|SP_inst|sp [11] & (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout )))

	.dataa(\CPU0|cpu01_inst|SP_inst|sp [11]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector4~0_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [11]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector4~1 .lut_mask = 16'hEC2C;
defparam \CPU0|cpu01_inst|left_mux01|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector4~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector4~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector4~1_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector4~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector4~2 .lut_mask = 16'hFA00;
defparam \CPU0|cpu01_inst|left_mux01|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector4~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector4~5_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector4~4_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector4~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector4~5 .lut_mask = 16'h3022;
defparam \CPU0|cpu01_inst|ALU01|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector4~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector4~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector4~5_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & \CPU0|cpu01_inst|right_mux01|right[11]~4_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[11]~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector4~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector4~6 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|ALU01|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[14]~8 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector39~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[14]~8 .lut_mask = 16'hAF00;
defparam \CPU0|cpu01_inst|data_fetch_01|md[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \CPU0|cpu01_inst|data_fetch_01|md[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|md[11]~3_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~91 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~91_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~91 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr113 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr113~2_combout ) # (((\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~5_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr113~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr111~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr113 .lut_mask = 16'hFFFB;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder3~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder3~1_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [4])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder3~1 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.bsr_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.bsr_state~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout  & \CPU0|cpu01_inst|state_sequencer01|Decoder3~1_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.bsr_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.bsr_state~0 .lut_mask = 16'h8080;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.bsr_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \CPU0|cpu01_inst|state_sequencer01|state.bsr_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|next_state.bsr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.bsr_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.bsr_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.bsr_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~74 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~74_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.bsr_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.bsr_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~74 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \CPU0|cpu01_inst|state_sequencer01|state.bsr1_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.bsr1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.bsr1_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.bsr1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr110~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr110~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.jsr1_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.bsr1_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.int_pch_state~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.jsr1_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.bsr1_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_pch_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr110~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr110~0 .lut_mask = 16'h0101;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector71~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector71~1_combout  = ((\CPU0|cpu01_inst|nmi_req~q  & (!\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q  & \CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ))) # (!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q 
// )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datab(\CPU0|cpu01_inst|nmi_req~q ),
	.datac(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector71~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector71~1 .lut_mask = 16'h5D55;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr111~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.bsr_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.jsr_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.bsr_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.jsr_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr111~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~0 .lut_mask = 16'h0003;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr112~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr112~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q ) # (((\CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~0_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~3_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr111~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr111~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr112~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr112~0 .lut_mask = 16'hFFBF;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~96 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~96_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~8_combout  & \CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder4~8_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~96 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \CPU0|cpu01_inst|state_sequencer01|state.psha_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.psha_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.psha_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.psha_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~95 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~95_combout  = (!\reset~q  & (button_s[3] & \CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(button_s[3]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~95 .lut_mask = 16'h3000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \CPU0|cpu01_inst|state_sequencer01|state.int_acca_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.int_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_acca_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_acca_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~93 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~93_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.int_acca_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_acca_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~93 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \CPU0|cpu01_inst|state_sequencer01|state.int_accb_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.int_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_accb_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~85 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~85_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.int_accb_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_accb_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~85 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \CPU0|cpu01_inst|state_sequencer01|state.int_cc_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_cc_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr112~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr112~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.pshb_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.int_acca_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.int_accb_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.pshb_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_acca_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_accb_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr112~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr112~1 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr112~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr112~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.psha_state~q  & \CPU0|cpu01_inst|state_sequencer01|WideOr112~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.psha_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr112~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr112~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr112~2 .lut_mask = 16'h0F00;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr112~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr112 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr112~combout  = ((\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|WideOr112~0_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr112~2_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr112~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr112~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr112 .lut_mask = 16'hFDFF;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~1 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr112~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~1 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|dbo|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Equal1~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Equal1~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout  & ((\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Equal1~1 .lut_mask = 16'h0301;
defparam \CPU0|cpu01_inst|EA01|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal37~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal37~5_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & ((\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ) # 
// (\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal37~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal37~5 .lut_mask = 16'h0F0E;
defparam \CPU0|cpu01_inst|ALU01|Equal37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal16~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal16~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Equal37~5_combout  & (\CPU0|cpu01_inst|ALU01|Equal33~0_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Equal37~5_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal33~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal16~0 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|ALU01|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal34~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal34~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal34~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal34~1 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|ALU01|Equal34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|WideNor0~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|WideNor0~2_combout  = (\CPU0|cpu01_inst|ALU01|Equal16~0_combout ) # ((\CPU0|cpu01_inst|ALU01|Equal34~1_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Equal16~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal34~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|WideNor0~2 .lut_mask = 16'hDCFC;
defparam \CPU0|cpu01_inst|ALU01|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|carry_in~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|carry_in~0_combout  = (\CPU0|cpu01_inst|CC01|cc [0] & \CPU0|cpu01_inst|ALU01|WideNor0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|CC01|cc [0]),
	.datad(\CPU0|cpu01_inst|ALU01|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|carry_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|carry_in~0 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|ALU01|carry_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \CPU0|cpu01_inst|SP_inst|sp[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|Selector0~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|Selector0~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & 
// (((\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout  & \CPU0|cpu01_inst|ALU01|Selector8~23_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.datab(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|Selector0~0 .lut_mask = 16'hACA0;
defparam \CPU0|cpu01_inst|accb_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \CPU0|cpu01_inst|accb_inst|accb[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|accb_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb_inst|accb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb_inst|accb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector8~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector8~0_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & \CPU0|cpu01_inst|XREG_inst|Equal1~1_combout )))) 
// # (!\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & (\CPU0|cpu01_inst|ALU01|Selector8~23_combout  & ((\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector8~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|XREG_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|Selector2~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (\CPU0|cpu01_inst|accb_inst|accb [5] & ((\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (((\CPU0|cpu01_inst|data_fetch_01|md [5] & !\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ))))

	.dataa(\CPU0|cpu01_inst|accb_inst|accb [5]),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|Selector2~0 .lut_mask = 16'hA00C;
defparam \CPU0|cpu01_inst|right_mux01|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector10~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector10~0_combout  = (\CPU0|cpu01_inst|ALU01|Selector10~6_combout  & ((\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout  & \CPU0|cpu01_inst|XREG_inst|Equal3~3_combout 
// )))) # (!\CPU0|cpu01_inst|ALU01|Selector10~6_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout  & (\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector10~6_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector10~0 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|XREG_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[5]~5 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[5]~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector2~6_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector2~6_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[5]~5 .lut_mask = 16'hCCAA;
defparam \CPU0|cpu01_inst|acca_inst|acca[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \CPU0|cpu01_inst|acca_inst|acca[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|acca_inst|acca[5]~5_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.ena(\CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca_inst|acca [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca_inst|acca[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector10~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector10~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [5])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [5])))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [5]),
	.datac(\CPU0|cpu01_inst|acca_inst|acca [5]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector10~0 .lut_mask = 16'hEE50;
defparam \CPU0|cpu01_inst|left_mux01|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \CPU0|cpu01_inst|SP_inst|sp[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector10~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector10~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector10~0_combout  & (((\CPU0|cpu01_inst|SP_inst|sp [5]) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector10~0_combout  & 
// (\CPU0|cpu01_inst|accb_inst|accb [5] & (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout )))

	.dataa(\CPU0|cpu01_inst|accb_inst|accb [5]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector10~0_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector10~1 .lut_mask = 16'hEC2C;
defparam \CPU0|cpu01_inst|left_mux01|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector10~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector10~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [5]))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector10~1_combout 
// ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector10~2 .lut_mask = 16'hFC30;
defparam \CPU0|cpu01_inst|left_mux01|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector10~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector10~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector10~5_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector0~10_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector10~5_combout  & 
// (((\CPU0|cpu01_inst|left_mux01|Selector10~2_combout  & !\CPU0|cpu01_inst|ALU01|Selector0~10_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector10~5_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector2~0_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector10~6 .lut_mask = 16'hAAD8;
defparam \CPU0|cpu01_inst|ALU01|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector10~0 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector10~0_combout  = (!\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & ((\CPU0|cpu01_inst|ALU01|Selector10~6_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & (\CPU0|cpu01_inst|data_fetch_01|md [4]))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [4]),
	.datab(\CPU0|cpu01_inst|ALU01|Selector10~6_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector10~0 .lut_mask = 16'h00CA;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector10~1 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector10~1_combout  = (\CPU0|cpu01_inst|data_fetch_01|Selector10~0_combout ) # ((!\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout  & \CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|Selector10~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector10~1 .lut_mask = 16'hFF44;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \CPU0|cpu01_inst|data_fetch_01|md[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector9~0 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector9~0_combout  = (!\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & (\CPU0|cpu01_inst|ALU01|Selector9~6_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [5])))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector9~6_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector9~0 .lut_mask = 16'h0D08;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector9~1 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector9~1_combout  = (\CPU0|cpu01_inst|data_fetch_01|Selector9~0_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout  & !\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|Selector9~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector9~1 .lut_mask = 16'hFF22;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \CPU0|cpu01_inst|data_fetch_01|md[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector11~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector11~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [4]))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector11~1_combout 
// ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector11~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [4]),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector11~2 .lut_mask = 16'hF0AA;
defparam \CPU0|cpu01_inst|left_mux01|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal37~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal37~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal37~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal37~3 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|ALU01|Equal37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal37~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal37~4_combout  = (\CPU0|cpu01_inst|ALU01|Equal37~5_combout  & \CPU0|cpu01_inst|ALU01|Equal37~3_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Equal37~5_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ALU01|Equal37~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal37~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal37~4 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|ALU01|Equal37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector2~2 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector2~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & (((\CPU0|cpu01_inst|CC01|cc [5])))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & ((\CPU0|cpu01_inst|ALU01|Equal37~4_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector10~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Equal37~4_combout  & ((\CPU0|cpu01_inst|CC01|cc [5])))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector10~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal37~4_combout ),
	.datad(\CPU0|cpu01_inst|CC01|cc [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector2~2 .lut_mask = 16'hEF20;
defparam \CPU0|cpu01_inst|CC01|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \CPU0|cpu01_inst|SP_inst|sp[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector12~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector12~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector12~0_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector12~15_combout  & \CPU0|cpu01_inst|XREG_inst|Equal1~1_combout 
// )))) # (!\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & (((\CPU0|cpu01_inst|ALU01|Selector12~15_combout  & \CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~15_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector12~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|XREG_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector12~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector12~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (((\CPU0|cpu01_inst|XREG_inst|xreg [3]) # (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (\CPU0|cpu01_inst|acca_inst|acca [3] & ((!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca_inst|acca [3]),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector12~0 .lut_mask = 16'hF0CA;
defparam \CPU0|cpu01_inst|left_mux01|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector12~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector12~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector12~0_combout  & (\CPU0|cpu01_inst|SP_inst|sp [3])) # (!\CPU0|cpu01_inst|left_mux01|Selector12~0_combout  & 
// ((\CPU0|cpu01_inst|accb_inst|accb [3]))))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector12~0_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datab(\CPU0|cpu01_inst|SP_inst|sp [3]),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector12~0_combout ),
	.datad(\CPU0|cpu01_inst|accb_inst|accb [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector12~1 .lut_mask = 16'hDAD0;
defparam \CPU0|cpu01_inst|left_mux01|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector12~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector12~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [3]))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector12~1_combout 
// ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector12~1_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector12~2 .lut_mask = 16'hFA50;
defparam \CPU0|cpu01_inst|left_mux01|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector2~5 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector2~5_combout  = (\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ) # (\CPU0|cpu01_inst|ALU01|Selector0~10_combout  $ (\CPU0|cpu01_inst|ALU01|Selector12~14_combout )))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & (((\CPU0|cpu01_inst|right_mux01|Selector4~0_combout  & !\CPU0|cpu01_inst|ALU01|Selector12~14_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|Selector4~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~14_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector2~5 .lut_mask = 16'hC4F8;
defparam \CPU0|cpu01_inst|CC01|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector2~4 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector2~4_combout  = (\CPU0|cpu01_inst|CC01|Selector2~3_combout  & ((\CPU0|cpu01_inst|CC01|Selector2~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout )))) # (!\CPU0|cpu01_inst|CC01|Selector2~3_combout  & 
// (((!\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout  & \CPU0|cpu01_inst|CC01|Selector2~5_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|Selector2~3_combout ),
	.datab(\CPU0|cpu01_inst|CC01|Selector2~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|CC01|Selector2~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector2~4 .lut_mask = 16'hADA8;
defparam \CPU0|cpu01_inst|CC01|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \CPU0|cpu01_inst|CC01|cc[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|CC01|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|CC01|cc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|CC01|cc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|daa_reg~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|daa_reg~2_combout  = (\CPU0|cpu01_inst|CC01|cc [5]) # ((\CPU0|cpu01_inst|left_mux01|Selector12~2_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ) # (\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector13~2_combout ),
	.datab(\CPU0|cpu01_inst|CC01|cc [5]),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector12~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|daa_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|daa_reg~2 .lut_mask = 16'hFECC;
defparam \CPU0|cpu01_inst|ALU01|daa_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~6_combout  = (\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add5~5 )) # (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout  & ((\CPU0|cpu01_inst|ALU01|Add5~5 ) # (GND)))
// \CPU0|cpu01_inst|ALU01|Add5~7  = CARRY((!\CPU0|cpu01_inst|ALU01|Add5~5 ) # (!\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~5 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~6_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~7 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~6 .lut_mask = 16'h3C3F;
defparam \CPU0|cpu01_inst|ALU01|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector11~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector11~5_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~2_combout  & (((\CPU0|cpu01_inst|ALU01|Add5~6_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector0~10_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~2_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector11~4_combout  & (\CPU0|cpu01_inst|ALU01|Selector0~10_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector11~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add5~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector11~5 .lut_mask = 16'hEC2C;
defparam \CPU0|cpu01_inst|ALU01|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector11~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector11~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector11~5_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector0~10_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector11~5_combout  & 
// (((!\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & \CPU0|cpu01_inst|left_mux01|Selector11~2_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector11~5_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector11~6 .lut_mask = 16'hCBC8;
defparam \CPU0|cpu01_inst|ALU01|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector11~0 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector11~0_combout  = (!\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & ((\CPU0|cpu01_inst|ALU01|Selector11~6_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & (\CPU0|cpu01_inst|data_fetch_01|md [3]))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [3]),
	.datab(\CPU0|cpu01_inst|ALU01|Selector11~6_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector11~0 .lut_mask = 16'h0C0A;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector11~1 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector11~1_combout  = (\CPU0|cpu01_inst|data_fetch_01|Selector11~0_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout  & !\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|Selector11~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector11~1 .lut_mask = 16'hFF0C;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \CPU0|cpu01_inst|data_fetch_01|md[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[12]~4 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[12]~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [11])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md 
// [4])))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [11]),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [4]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[12]~4 .lut_mask = 16'hAACC;
defparam \CPU0|cpu01_inst|data_fetch_01|md[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector12~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector12~3_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector12~3 .lut_mask = 16'hB8FF;
defparam \CPU0|cpu01_inst|ALU01|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~12 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~12_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~4_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector12~3_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~12 .lut_mask = 16'h0A0E;
defparam \CPU0|cpu01_inst|ALU01|Selector6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector2~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector2~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector2~1 .lut_mask = 16'hFFAA;
defparam \CPU0|cpu01_inst|left_mux01|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|right[9]~6 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|right[9]~6_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & \CPU0|cpu01_inst|data_fetch_01|md [9]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|right[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|right[9]~6 .lut_mask = 16'h0500;
defparam \CPU0|cpu01_inst|right_mux01|right[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector6~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector6~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector6~1_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector6~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector6~2 .lut_mask = 16'hFC00;
defparam \CPU0|cpu01_inst|left_mux01|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|WideNor0~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|WideNor0~3_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|WideNor0~3 .lut_mask = 16'h0F0E;
defparam \CPU0|cpu01_inst|ALU01|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~7 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ) # ((!\CPU0|cpu01_inst|ALU01|Equal32~0_combout  & (\CPU0|cpu01_inst|ALU01|WideNor0~3_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Equal32~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|WideNor0~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~7 .lut_mask = 16'hF0F4;
defparam \CPU0|cpu01_inst|ALU01|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|Selector0~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|Selector0~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (\CPU0|cpu01_inst|accb_inst|accb [7] & (\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (((!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & \CPU0|cpu01_inst|data_fetch_01|md [7]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [7]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|Selector0~0 .lut_mask = 16'h8580;
defparam \CPU0|cpu01_inst|right_mux01|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|Selector3~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector11~6_combout  & (\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector11~6_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|Selector3~0 .lut_mask = 16'hEA40;
defparam \CPU0|cpu01_inst|accb_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \CPU0|cpu01_inst|accb_inst|accb[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|accb_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb_inst|accb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb_inst|accb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|Selector3~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (((\CPU0|cpu01_inst|accb_inst|accb [4] & \CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [4] & ((!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [4]),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [4]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|Selector3~0 .lut_mask = 16'hC00A;
defparam \CPU0|cpu01_inst|right_mux01|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~14 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~14_combout  = (\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add2~13 )) # (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add2~13 ) # (GND))))) # (!\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & (\CPU0|cpu01_inst|ALU01|Add2~13  & VCC)) # (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add2~13 ))))
// \CPU0|cpu01_inst|ALU01|Add2~15  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & ((!\CPU0|cpu01_inst|ALU01|Add2~13 ) # (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ))) # (!\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & 
// (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & !\CPU0|cpu01_inst|ALU01|Add2~13 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector1~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~13 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~14_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~15 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~14 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~16 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~16_combout  = ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  $ (\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  $ (\CPU0|cpu01_inst|ALU01|Add2~15 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add2~17  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Add2~15 ) # (!\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & 
// (!\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  & !\CPU0|cpu01_inst|ALU01|Add2~15 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~15 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~16_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~16 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|ALU01|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~18 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~18_combout  = (\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add2~17 )) # (!\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add2~17 ) # (GND))))) # (!\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & (\CPU0|cpu01_inst|ALU01|Add2~17  & VCC)) # (!\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add2~17 ))))
// \CPU0|cpu01_inst|ALU01|Add2~19  = CARRY((\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & ((!\CPU0|cpu01_inst|ALU01|Add2~17 ) # (!\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ))) # (!\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & 
// (!\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & !\CPU0|cpu01_inst|ALU01|Add2~17 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~17 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~18_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~18 .lut_mask = 16'h692B;
defparam \CPU0|cpu01_inst|ALU01|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector7~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector7~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & ((\CPU0|cpu01_inst|ALU01|Add5~14_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector6~12_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & 
// (((!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & \CPU0|cpu01_inst|ALU01|Add2~18_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add5~14_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add2~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector7~3 .lut_mask = 16'hCBC8;
defparam \CPU0|cpu01_inst|ALU01|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~8_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~5_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector12~3_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~8 .lut_mask = 16'h0C0F;
defparam \CPU0|cpu01_inst|ALU01|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|right[8]~7 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|right[8]~7_combout  = (\CPU0|cpu01_inst|data_fetch_01|md [8] & (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [8]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|right[8]~7 .lut_mask = 16'h000C;
defparam \CPU0|cpu01_inst|right_mux01|right[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~6 .lut_mask = 16'hCCC0;
defparam \CPU0|cpu01_inst|ALU01|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector7~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector7~0_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & (\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  $ (((\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))) # (!\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  
// & (\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & \CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector7~0 .lut_mask = 16'h7668;
defparam \CPU0|cpu01_inst|ALU01|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~9 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # ((\CPU0|cpu01_inst|ALU01|Equal34~0_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~5_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector12~3_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector12~5_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Equal34~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~9 .lut_mask = 16'hFBF0;
defparam \CPU0|cpu01_inst|ALU01|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~10_combout  = ((!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  $ (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector6~9_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~10 .lut_mask = 16'h3B37;
defparam \CPU0|cpu01_inst|ALU01|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~11 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~11_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~10_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ) # ((!\CPU0|cpu01_inst|ALU01|Selector12~5_combout  & \CPU0|cpu01_inst|ALU01|Selector12~3_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector12~5_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~11 .lut_mask = 16'hF400;
defparam \CPU0|cpu01_inst|ALU01|Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector7~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector7~1_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & \CPU0|cpu01_inst|ALU01|Selector6~11_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add0~18_combout ) # ((!\CPU0|cpu01_inst|ALU01|Selector6~11_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add0~18_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector6~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~11_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector7~1 .lut_mask = 16'hE233;
defparam \CPU0|cpu01_inst|ALU01|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector7~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector7~2_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & ((\CPU0|cpu01_inst|ALU01|Selector7~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector7~0_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector7~1_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~16_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & (((\CPU0|cpu01_inst|ALU01|Selector7~1_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add4~16_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~8_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector7~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector7~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector7~2 .lut_mask = 16'hF388;
defparam \CPU0|cpu01_inst|ALU01|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector7~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector7~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector7~3_combout  & (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector7~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector7~2_combout ))))) # (!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector7~3_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector7~3_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector7~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector7~4 .lut_mask = 16'hBCB0;
defparam \CPU0|cpu01_inst|ALU01|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector7~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector7~5_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & (\CPU0|cpu01_inst|left_mux01|Selector7~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector7~4_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector7~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector7~5 .lut_mask = 16'h3120;
defparam \CPU0|cpu01_inst|ALU01|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector7~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector7~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector7~5_combout ) # ((\CPU0|cpu01_inst|right_mux01|right[8]~7_combout  & \CPU0|cpu01_inst|ALU01|Selector6~1_combout ))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[8]~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector7~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector7~6 .lut_mask = 16'hF8F8;
defparam \CPU0|cpu01_inst|ALU01|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \CPU0|cpu01_inst|SP_inst|sp[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector7~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector7~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector7~0_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [8]) # ((!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector7~0_combout  
// & (((\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & \CPU0|cpu01_inst|SP_inst|sp [8]))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector7~0_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [8]),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [8]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector7~1 .lut_mask = 16'hDA8A;
defparam \CPU0|cpu01_inst|left_mux01|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector7~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector7~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector7~1_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector7~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector7~2 .lut_mask = 16'hFC00;
defparam \CPU0|cpu01_inst|left_mux01|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~20 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~20_combout  = ((\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  $ (\CPU0|cpu01_inst|ALU01|Add2~19 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add2~21  = CARRY((\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  & (\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & !\CPU0|cpu01_inst|ALU01|Add2~19 )) # (!\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector6~2_combout ) # (!\CPU0|cpu01_inst|ALU01|Add2~19 ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[9]~6_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~19 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~20_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~20 .lut_mask = 16'h964D;
defparam \CPU0|cpu01_inst|ALU01|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add4~12 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add4~12_combout  = ((\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  $ (\CPU0|cpu01_inst|ALU01|Add4~11 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add4~13  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & ((!\CPU0|cpu01_inst|ALU01|Add4~11 ) # (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ))) # (!\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & 
// (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & !\CPU0|cpu01_inst|ALU01|Add4~11 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector1~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add4~11 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add4~12_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add4~13 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add4~12 .lut_mask = 16'h962B;
defparam \CPU0|cpu01_inst|ALU01|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~13 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~13_combout  = (\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  $ (((\CPU0|cpu01_inst|right_mux01|right[9]~6_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector6~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~6_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~5_combout ))) # (!\CPU0|cpu01_inst|right_mux01|right[9]~6_combout  
// & (\CPU0|cpu01_inst|ALU01|Selector6~6_combout  & \CPU0|cpu01_inst|ALU01|Selector6~5_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[9]~6_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector6~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~13 .lut_mask = 16'h1EE8;
defparam \CPU0|cpu01_inst|ALU01|Selector6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~15 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~15_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~14_combout  & (((\CPU0|cpu01_inst|ALU01|Selector6~13_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector6~8_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~14_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~18_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~8_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~14_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add4~18_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~13_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~15 .lut_mask = 16'hE4AA;
defparam \CPU0|cpu01_inst|ALU01|Selector6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~16 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~16_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~12_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector6~15_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & (\CPU0|cpu01_inst|ALU01|Add2~20_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add2~20_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~15_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~16 .lut_mask = 16'hDC98;
defparam \CPU0|cpu01_inst|ALU01|Selector6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~10 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~10_combout  = (\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & (\CPU0|cpu01_inst|ALU01|Add5~9  & VCC)) # (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add5~9 )))) # (!\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & (!\CPU0|cpu01_inst|ALU01|Add5~9 )) # (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add5~9 ) # (GND)))))
// \CPU0|cpu01_inst|ALU01|Add5~11  = CARRY((\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & !\CPU0|cpu01_inst|ALU01|Add5~9 )) # (!\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout  & 
// ((!\CPU0|cpu01_inst|ALU01|Add5~9 ) # (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|daa_reg[6]~3_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~9 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~10_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~11 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~10 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|ALU01|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~16 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~16_combout  = (\CPU0|cpu01_inst|ALU01|Add5~15  & (\CPU0|cpu01_inst|left_mux01|Selector2~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector6~1_combout  & VCC))) # (!\CPU0|cpu01_inst|ALU01|Add5~15  & 
// ((((\CPU0|cpu01_inst|left_mux01|Selector2~1_combout  & \CPU0|cpu01_inst|left_mux01|Selector6~1_combout )))))
// \CPU0|cpu01_inst|ALU01|Add5~17  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector2~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector6~1_combout  & !\CPU0|cpu01_inst|ALU01|Add5~15 )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~15 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~16_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~16 .lut_mask = 16'h8708;
defparam \CPU0|cpu01_inst|ALU01|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~17 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~17_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~16_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~16_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add5~16_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~16_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~16_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add5~16_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~17 .lut_mask = 16'hEC64;
defparam \CPU0|cpu01_inst|ALU01|Selector6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~18 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~18_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & (\CPU0|cpu01_inst|left_mux01|Selector6~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector6~17_combout )))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector6~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~17_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~18 .lut_mask = 16'h00AC;
defparam \CPU0|cpu01_inst|ALU01|Selector6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector6~19 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector6~19_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~18_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & \CPU0|cpu01_inst|right_mux01|right[9]~6_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[9]~6_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector6~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector6~19 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|ALU01|Selector6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \CPU0|cpu01_inst|SP_inst|sp[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector6~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector6~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector6~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector6~0_combout  & (((\CPU0|cpu01_inst|data_fetch_01|md [9]) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector6~0_combout  
// & (\CPU0|cpu01_inst|SP_inst|sp [9] & (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector6~0_combout ),
	.datab(\CPU0|cpu01_inst|SP_inst|sp [9]),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector6~1 .lut_mask = 16'hEA4A;
defparam \CPU0|cpu01_inst|left_mux01|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~22 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~22_combout  = (\CPU0|cpu01_inst|ALU01|Add5~21  & (((!\CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector3~1_combout ))) # (!\CPU0|cpu01_inst|ALU01|Add5~21  & 
// (((\CPU0|cpu01_inst|left_mux01|Selector3~1_combout  & \CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (GND)))
// \CPU0|cpu01_inst|ALU01|Add5~23  = CARRY(((!\CPU0|cpu01_inst|ALU01|Add5~21 ) # (!\CPU0|cpu01_inst|left_mux01|Selector2~1_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector3~1_combout ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector3~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~21 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~22_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add5~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~22 .lut_mask = 16'h787F;
defparam \CPU0|cpu01_inst|ALU01|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|right[12]~3 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|right[12]~3_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & \CPU0|cpu01_inst|data_fetch_01|md [12]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [12]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|right[12]~3 .lut_mask = 16'h0500;
defparam \CPU0|cpu01_inst|right_mux01|right[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[2]~2 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[2]~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector5~6_combout )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector5~6_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[2]~2 .lut_mask = 16'hAACC;
defparam \CPU0|cpu01_inst|acca_inst|acca[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \CPU0|cpu01_inst|acca_inst|acca[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|acca_inst|acca[2]~2_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.ena(\CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca_inst|acca [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca_inst|acca[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector5~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector5~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ) # (\CPU0|cpu01_inst|acca_inst|acca [2])))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [10] & (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [10]),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datad(\CPU0|cpu01_inst|acca_inst|acca [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector5~0 .lut_mask = 16'hAEA4;
defparam \CPU0|cpu01_inst|left_mux01|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector5~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector5~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector5~0_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [10]))) # (!\CPU0|cpu01_inst|left_mux01|Selector5~0_combout  & 
// (\CPU0|cpu01_inst|SP_inst|sp [10])))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector5~0_combout ))))

	.dataa(\CPU0|cpu01_inst|SP_inst|sp [10]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [10]),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector5~1 .lut_mask = 16'hF388;
defparam \CPU0|cpu01_inst|left_mux01|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector5~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector5~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector5~1_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector5~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector5~2 .lut_mask = 16'hF0A0;
defparam \CPU0|cpu01_inst|left_mux01|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~26 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~26_combout  = (\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & (!\CPU0|cpu01_inst|ALU01|Add2~25 )) # (!\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add2~25  & VCC)))) # (!\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & ((\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & ((\CPU0|cpu01_inst|ALU01|Add2~25 ) # (GND))) # (!\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & 
// (!\CPU0|cpu01_inst|ALU01|Add2~25 ))))
// \CPU0|cpu01_inst|ALU01|Add2~27  = CARRY((\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & (\CPU0|cpu01_inst|right_mux01|right[12]~3_combout  & !\CPU0|cpu01_inst|ALU01|Add2~25 )) # (!\CPU0|cpu01_inst|left_mux01|Selector3~2_combout  & 
// ((\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ) # (!\CPU0|cpu01_inst|ALU01|Add2~25 ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~25 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~26_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add2~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~26 .lut_mask = 16'h694D;
defparam \CPU0|cpu01_inst|ALU01|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector3~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector3~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & ((\CPU0|cpu01_inst|ALU01|Add5~22_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector6~12_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Add2~26_combout  & !\CPU0|cpu01_inst|ALU01|Selector6~12_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add5~22_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add2~26_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector3~3 .lut_mask = 16'hAAD8;
defparam \CPU0|cpu01_inst|ALU01|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector3~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector3~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & ((\CPU0|cpu01_inst|ALU01|Selector3~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector3~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector3~2_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector3~3_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector3~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector4~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector3~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector3~4 .lut_mask = 16'hF388;
defparam \CPU0|cpu01_inst|ALU01|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector3~2 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector3~2_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & ((\CPU0|cpu01_inst|ALU01|Selector3~6_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector3~6_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector3~2 .lut_mask = 16'hC0A0;
defparam \CPU0|cpu01_inst|XREG_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Equal3~2 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Equal3~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & !\CPU0|cpu01_inst|state_sequencer01|Selector32~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector31~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector32~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Equal3~2 .lut_mask = 16'h0003;
defparam \CPU0|cpu01_inst|XREG_inst|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|xreg[8]~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector31~2_combout  & (!\CPU0|hold_s~q  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ) # (!\CPU0|cpu01_inst|XREG_inst|Equal3~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector31~2_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal3~2_combout ),
	.datad(\CPU0|hold_s~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[8]~0 .lut_mask = 16'h0023;
defparam \CPU0|cpu01_inst|XREG_inst|xreg[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector3~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & ((\CPU0|cpu01_inst|SP_inst|sp [12]) # ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout 
//  & (((!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & \CPU0|cpu01_inst|XREG_inst|xreg [12]))))

	.dataa(\CPU0|cpu01_inst|SP_inst|sp [12]),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [12]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector3~0 .lut_mask = 16'hCBC8;
defparam \CPU0|cpu01_inst|left_mux01|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector3~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector3~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector3~0_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [12]))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector3~0_combout  & (\CPU0|cpu01_inst|acca_inst|acca [4])))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector3~0_combout ))))

	.dataa(\CPU0|cpu01_inst|acca_inst|acca [4]),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [12]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector3~1 .lut_mask = 16'hCFA0;
defparam \CPU0|cpu01_inst|left_mux01|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector3~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector3~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector3~1_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector3~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector3~2 .lut_mask = 16'hFC00;
defparam \CPU0|cpu01_inst|left_mux01|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector3~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector3~5_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector3~4_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector3~4_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector3~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector3~5 .lut_mask = 16'h3210;
defparam \CPU0|cpu01_inst|ALU01|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector3~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector3~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector3~5_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & \CPU0|cpu01_inst|right_mux01|right[12]~3_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector3~5_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|right[12]~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector3~6 .lut_mask = 16'hFCF0;
defparam \CPU0|cpu01_inst|ALU01|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \CPU0|cpu01_inst|data_fetch_01|md[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|md[12]~4_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[13]~5 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[13]~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [12])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md 
// [5])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [12]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[13]~5 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|data_fetch_01|md[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector2~4 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector2~4_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~3_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector2~3_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector2~4 .lut_mask = 16'hAA88;
defparam \CPU0|cpu01_inst|left_mux01|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector2~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector2~5_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector2~4_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector2~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector2~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector2~5 .lut_mask = 16'h3022;
defparam \CPU0|cpu01_inst|ALU01|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector2~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector2~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector2~5_combout ) # ((\CPU0|cpu01_inst|right_mux01|right[13]~2_combout  & \CPU0|cpu01_inst|ALU01|Selector6~1_combout ))

	.dataa(\CPU0|cpu01_inst|right_mux01|right[13]~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ALU01|Selector2~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector2~6 .lut_mask = 16'hFF88;
defparam \CPU0|cpu01_inst|ALU01|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \CPU0|cpu01_inst|data_fetch_01|md[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|md[13]~5_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[14]~6 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[14]~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [13]))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md 
// [6]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [6]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[14]~6 .lut_mask = 16'hEE44;
defparam \CPU0|cpu01_inst|data_fetch_01|md[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|right[14]~1 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|right[14]~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & \CPU0|cpu01_inst|data_fetch_01|md [14]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|right[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|right[14]~1 .lut_mask = 16'h1100;
defparam \CPU0|cpu01_inst|right_mux01|right[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector1~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector1~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector1~1_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector1~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector1~2 .lut_mask = 16'hAAA0;
defparam \CPU0|cpu01_inst|left_mux01|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector1~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector1~5_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector1~4_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector1~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector1~5 .lut_mask = 16'h00E2;
defparam \CPU0|cpu01_inst|ALU01|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector1~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector1~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector1~5_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & \CPU0|cpu01_inst|right_mux01|right[14]~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[14]~1_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector1~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector1~6 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|ALU01|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \CPU0|cpu01_inst|data_fetch_01|md[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|md[14]~6_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[15]~7 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[15]~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [14]))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md 
// [7]))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[15]~7 .lut_mask = 16'hEE22;
defparam \CPU0|cpu01_inst|data_fetch_01|md[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \CPU0|cpu01_inst|data_fetch_01|md[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|md[15]~7_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|right[15]~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|right[15]~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & \CPU0|cpu01_inst|data_fetch_01|md [15]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|right[15]~0 .lut_mask = 16'h0300;
defparam \CPU0|cpu01_inst|right_mux01|right[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector0~4 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector0~4_combout  = (\CPU0|cpu01_inst|left_mux01|Selector0~3_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector0~3_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector0~4 .lut_mask = 16'hA8A8;
defparam \CPU0|cpu01_inst|left_mux01|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add2~32 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add2~32_combout  = \CPU0|cpu01_inst|right_mux01|right[15]~0_combout  $ (\CPU0|cpu01_inst|ALU01|Add2~31  $ (\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ),
	.cin(\CPU0|cpu01_inst|ALU01|Add2~31 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add2~32 .lut_mask = 16'hC33C;
defparam \CPU0|cpu01_inst|ALU01|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector0~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector0~4_combout  = (\CPU0|cpu01_inst|left_mux01|Selector0~4_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  $ (((\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector0~4_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & ((\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & 
// (\CPU0|cpu01_inst|right_mux01|right[15]~0_combout  & \CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector0~4 .lut_mask = 16'h7668;
defparam \CPU0|cpu01_inst|ALU01|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|Selector1~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (\CPU0|cpu01_inst|accb_inst|accb [6] & (\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout  & (((!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & \CPU0|cpu01_inst|data_fetch_01|md [6]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|Selector1~0 .lut_mask = 16'h8580;
defparam \CPU0|cpu01_inst|right_mux01|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~16 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~16_combout  = ((\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  $ (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  $ (!\CPU0|cpu01_inst|ALU01|Add0~15 )))) # (GND)
// \CPU0|cpu01_inst|ALU01|Add0~17  = CARRY((\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ) # (!\CPU0|cpu01_inst|ALU01|Add0~15 ))) # (!\CPU0|cpu01_inst|right_mux01|Selector0~0_combout  & 
// (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & !\CPU0|cpu01_inst|ALU01|Add0~15 )))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~15 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~16_combout ),
	.cout(\CPU0|cpu01_inst|ALU01|Add0~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~16 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|ALU01|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add0~32 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add0~32_combout  = \CPU0|cpu01_inst|right_mux01|right[15]~0_combout  $ (\CPU0|cpu01_inst|ALU01|Add0~31  $ (!\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector0~4_combout ),
	.cin(\CPU0|cpu01_inst|ALU01|Add0~31 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add0~32 .lut_mask = 16'h3CC3;
defparam \CPU0|cpu01_inst|ALU01|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector0~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector0~5_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~11_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & ((\CPU0|cpu01_inst|ALU01|carry_in~0_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector6~9_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add0~32_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~11_combout  & (((!\CPU0|cpu01_inst|ALU01|Selector6~9_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~11_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add0~32_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|carry_in~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector0~5 .lut_mask = 16'hA0DD;
defparam \CPU0|cpu01_inst|ALU01|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector0~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector0~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & ((\CPU0|cpu01_inst|ALU01|Selector0~5_combout  & ((\CPU0|cpu01_inst|ALU01|Selector0~4_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector0~5_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add4~30_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~8_combout  & (((\CPU0|cpu01_inst|ALU01|Selector0~5_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add4~30_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~8_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector0~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector0~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector0~6 .lut_mask = 16'hF388;
defparam \CPU0|cpu01_inst|ALU01|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector0~7 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector0~7_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & (((\CPU0|cpu01_inst|ALU01|Selector6~7_combout ) # (\CPU0|cpu01_inst|ALU01|Selector0~6_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector6~12_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add2~32_combout  & (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add2~32_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector0~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector0~7 .lut_mask = 16'hAEA4;
defparam \CPU0|cpu01_inst|ALU01|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector0~2 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector0~2_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector0~9_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout )))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector0~9_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector0~2 .lut_mask = 16'h88A0;
defparam \CPU0|cpu01_inst|XREG_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector0~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector0~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & (\CPU0|cpu01_inst|acca_inst|acca [7])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [15])))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.datac(\CPU0|cpu01_inst|acca_inst|acca [7]),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector0~2 .lut_mask = 16'hD9C8;
defparam \CPU0|cpu01_inst|left_mux01|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \CPU0|cpu01_inst|SP_inst|sp[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector0~3 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector0~3_combout  = (\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector0~2_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [15])) # (!\CPU0|cpu01_inst|left_mux01|Selector0~2_combout  & 
// ((\CPU0|cpu01_inst|SP_inst|sp [15]))))) # (!\CPU0|cpu01_inst|left_mux01|Selector2~0_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector0~2_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector2~0_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [15]),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector0~2_combout ),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector0~3 .lut_mask = 16'hDAD0;
defparam \CPU0|cpu01_inst|left_mux01|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Add5~28 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Add5~28_combout  = \CPU0|cpu01_inst|ALU01|Add5~27  $ (((!\CPU0|cpu01_inst|left_mux01|Selector0~3_combout ) # (!\CPU0|cpu01_inst|left_mux01|Selector2~1_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector0~3_combout ),
	.cin(\CPU0|cpu01_inst|ALU01|Add5~27 ),
	.combout(\CPU0|cpu01_inst|ALU01|Add5~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Add5~28 .lut_mask = 16'hC30F;
defparam \CPU0|cpu01_inst|ALU01|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector0~8 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector0~8_combout  = (\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector0~7_combout  & (\CPU0|cpu01_inst|left_mux01|Selector1~2_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector0~7_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Add5~28_combout ))))) # (!\CPU0|cpu01_inst|ALU01|Selector6~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector0~7_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector0~7_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector1~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Add5~28_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector0~8 .lut_mask = 16'hE6C4;
defparam \CPU0|cpu01_inst|ALU01|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector0~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector0~3_combout  = (!\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector0~3_combout  & (\CPU0|cpu01_inst|left_mux01|Selector2~1_combout  & \CPU0|cpu01_inst|ALU01|Selector6~3_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector0~3_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector2~1_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector0~3 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|ALU01|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector0~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector0~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~0_combout  & (\CPU0|cpu01_inst|right_mux01|right[15]~0_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~0_combout ),
	.datac(\CPU0|cpu01_inst|right_mux01|right[15]~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector0~2 .lut_mask = 16'h0040;
defparam \CPU0|cpu01_inst|ALU01|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector0~9 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector0~9_combout  = (\CPU0|cpu01_inst|ALU01|Selector0~3_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector0~2_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & \CPU0|cpu01_inst|ALU01|Selector0~8_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector0~8_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector0~3_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector0~9 .lut_mask = 16'hFFF8;
defparam \CPU0|cpu01_inst|ALU01|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[7]~7 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[7]~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector0~9_combout )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector0~9_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[7]~7 .lut_mask = 16'hAACC;
defparam \CPU0|cpu01_inst|acca_inst|acca[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \CPU0|cpu01_inst|acca_inst|acca[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|acca_inst|acca[7]~7_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.ena(\CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca_inst|acca [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca_inst|acca[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector8~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector8~0_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout )))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (\CPU0|cpu01_inst|XREG_inst|xreg [7])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [7])))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [7]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datad(\CPU0|cpu01_inst|acca_inst|acca [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector8~0 .lut_mask = 16'hE5E0;
defparam \CPU0|cpu01_inst|left_mux01|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector8~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector8~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~0_combout  & (\CPU0|cpu01_inst|SP_inst|sp [7])) # (!\CPU0|cpu01_inst|left_mux01|Selector8~0_combout  & 
// ((\CPU0|cpu01_inst|accb_inst|accb [7]))))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector8~0_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datab(\CPU0|cpu01_inst|SP_inst|sp [7]),
	.datac(\CPU0|cpu01_inst|accb_inst|accb [7]),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector8~1 .lut_mask = 16'hDDA0;
defparam \CPU0|cpu01_inst|left_mux01|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector8~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector8~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [7])) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~1_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [7]),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector8~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector8~2 .lut_mask = 16'hCFC0;
defparam \CPU0|cpu01_inst|left_mux01|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~13 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~13_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ) # ((!\CPU0|cpu01_inst|left_mux01|Selector8~2_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout  & (!\CPU0|cpu01_inst|ALU01|carry_in~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|carry_in~0_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~13 .lut_mask = 16'h8CAE;
defparam \CPU0|cpu01_inst|ALU01|Selector8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~14 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~14_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ) # (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (\CPU0|cpu01_inst|ALU01|carry_in~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|carry_in~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~14 .lut_mask = 16'hEAE0;
defparam \CPU0|cpu01_inst|ALU01|Selector8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~15 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~15_combout  = (\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~14_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  $ (\CPU0|cpu01_inst|ALU01|Selector8~13_combout 
// )))) # (!\CPU0|cpu01_inst|left_mux01|Selector7~2_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~13_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector8~13_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector8~14_combout )))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector7~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector8~13_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~14_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~15 .lut_mask = 16'hBF38;
defparam \CPU0|cpu01_inst|ALU01|Selector8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~16 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~16_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector8~15_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector8~15_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector8~15_combout  & (\CPU0|cpu01_inst|ALU01|Add2~16_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~15_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add2~16_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~16 .lut_mask = 16'hDC98;
defparam \CPU0|cpu01_inst|ALU01|Selector8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~17 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~17_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~17 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|ALU01|Selector8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~18 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~18_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ) # ((\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ) # 
// (!\CPU0|cpu01_inst|ALU01|Selector8~17_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|left_mux01|Selector8~2_combout  & (\CPU0|cpu01_inst|ALU01|Selector8~17_combout  & 
// \CPU0|cpu01_inst|right_mux01|Selector0~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector8~17_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~18 .lut_mask = 16'hEA8A;
defparam \CPU0|cpu01_inst|ALU01|Selector8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~19 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~19_combout  = (\CPU0|cpu01_inst|ALU01|Selector8~17_combout  & (((\CPU0|cpu01_inst|ALU01|Selector8~18_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector8~17_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~18_combout  & 
// (\CPU0|cpu01_inst|ALU01|Add2~16_combout )) # (!\CPU0|cpu01_inst|ALU01|Selector8~18_combout  & ((\CPU0|cpu01_inst|ALU01|Add0~16_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector8~17_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add2~16_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add0~16_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~19 .lut_mask = 16'hEE50;
defparam \CPU0|cpu01_inst|ALU01|Selector8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~20 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~20_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & (\CPU0|cpu01_inst|ALU01|Selector8~16_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~19_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector8~16_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~19_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~20 .lut_mask = 16'hD9C8;
defparam \CPU0|cpu01_inst|ALU01|Selector8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~21 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~21_combout  = (\CPU0|cpu01_inst|ALU01|Selector8~17_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|CC01|cc [7])))) # (!\CPU0|cpu01_inst|ALU01|Selector8~17_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [7]),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~17_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~21 .lut_mask = 16'hF0B8;
defparam \CPU0|cpu01_inst|ALU01|Selector8~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~22 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~22_combout  = (\CPU0|cpu01_inst|ALU01|Selector8~20_combout  & (((\CPU0|cpu01_inst|ALU01|Selector8~21_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout )))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector8~20_combout  & (\CPU0|cpu01_inst|ALU01|Selector8~12_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector8~12_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~20_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector8~21_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~22 .lut_mask = 16'hE2CC;
defparam \CPU0|cpu01_inst|ALU01|Selector8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (\CPU0|cpu01_inst|ALU01|Add5~12_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (((\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Add5~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|right_mux01|Selector0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~4 .lut_mask = 16'hB380;
defparam \CPU0|cpu01_inst|ALU01|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~1 .lut_mask = 16'h0207;
defparam \CPU0|cpu01_inst|ALU01|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~5_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  & \CPU0|cpu01_inst|ALU01|Selector14~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector14~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~5 .lut_mask = 16'h0F00;
defparam \CPU0|cpu01_inst|ALU01|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector8~5_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~4_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector14~2_combout  & \CPU0|cpu01_inst|left_mux01|Selector8~2_combout )))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector8~5_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector14~2_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~4_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector8~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~6 .lut_mask = 16'hECF0;
defparam \CPU0|cpu01_inst|ALU01|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector8~23 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector8~23_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & ((\CPU0|cpu01_inst|ALU01|Selector8~6_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector8~22_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|ALU01|Selector8~22_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector8~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector8~23 .lut_mask = 16'hFA50;
defparam \CPU0|cpu01_inst|ALU01|Selector8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector8~0 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector8~0_combout  = (!\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & (\CPU0|cpu01_inst|ALU01|Selector8~23_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [6])))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector8~23_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|Selector14~0_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector8~0 .lut_mask = 16'h0D08;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|Selector8~1 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|Selector8~1_combout  = (\CPU0|cpu01_inst|data_fetch_01|Selector8~0_combout ) # ((!\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout  & \CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md[1]~10_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|data_fetch_01|Selector8~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|Selector8~1 .lut_mask = 16'hF5F0;
defparam \CPU0|cpu01_inst|data_fetch_01|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \CPU0|cpu01_inst|data_fetch_01|md[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[8]~0 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[8]~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [7]))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md 
// [0]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [0]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[8]~0 .lut_mask = 16'hEE44;
defparam \CPU0|cpu01_inst|data_fetch_01|md[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \CPU0|cpu01_inst|data_fetch_01|md[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|md[8]~0_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[9]~1 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[9]~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [8])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md 
// [1])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [8]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[9]~1 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|data_fetch_01|md[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \CPU0|cpu01_inst|data_fetch_01|md[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|md[9]~1_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector6~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|data_fetch_01|md[10]~2 (
// Equation(s):
// \CPU0|cpu01_inst|data_fetch_01|md[10]~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [9])) # (!\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md 
// [2])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector40~4_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [9]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|data_fetch_01|md[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[10]~2 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|data_fetch_01|md[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \CPU0|cpu01_inst|data_fetch_01|md[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|data_fetch_01|md[10]~2_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|data_fetch_01|md[14]~8_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|WideOr80~combout ),
	.ena(\CPU0|cpu01_inst|data_fetch_01|md[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|data_fetch_01|md [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|data_fetch_01|md[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|data_fetch_01|md[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|right_mux01|right[10]~5 (
// Equation(s):
// \CPU0|cpu01_inst|right_mux01|right[10]~5_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout  & (\CPU0|cpu01_inst|data_fetch_01|md [10] & !\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector50~4_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [10]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector51~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|right_mux01|right[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|right_mux01|right[10]~5 .lut_mask = 16'h0404;
defparam \CPU0|cpu01_inst|right_mux01|right[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector5~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector5~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector5~5_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector6~1_combout  & \CPU0|cpu01_inst|right_mux01|right[10]~5_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector5~5_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector6~1_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|right_mux01|right[10]~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector5~6 .lut_mask = 16'hEEAA;
defparam \CPU0|cpu01_inst|ALU01|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector5~2 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector5~2_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & ((\CPU0|cpu01_inst|ALU01|Selector5~6_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector5~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector5~2 .lut_mask = 16'hE020;
defparam \CPU0|cpu01_inst|XREG_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector6~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector6~0_combout  = (\CPU0|cpu01_inst|EA01|ea [2] & ((\CPU0|cpu01_inst|EA01|Equal1~1_combout ) # ((\CPU0|cpu01_inst|EA01|Equal1~0_combout  & \CPU0|cpu01_inst|XREG_inst|xreg [10])))) # (!\CPU0|cpu01_inst|EA01|ea [2] & 
// (((\CPU0|cpu01_inst|EA01|Equal1~0_combout  & \CPU0|cpu01_inst|XREG_inst|xreg [10]))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [2]),
	.datab(\CPU0|cpu01_inst|EA01|Equal1~1_combout ),
	.datac(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [10]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector6~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|EA01|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector6~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector6~1_combout  = (\CPU0|cpu01_inst|EA01|Selector6~0_combout ) # ((!\CPU0|cpu01_inst|EA01|WideNor1~0_combout  & \CPU0|cpu01_inst|EA01|ea [10]))

	.dataa(\CPU0|cpu01_inst|EA01|WideNor1~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|Selector6~0_combout ),
	.datad(\CPU0|cpu01_inst|EA01|ea [10]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector6~1 .lut_mask = 16'hF5F0;
defparam \CPU0|cpu01_inst|EA01|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector6~2 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector6~2_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~19_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector6~19_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector6~2 .lut_mask = 16'hA0C0;
defparam \CPU0|cpu01_inst|XREG_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector7~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector7~0_combout  = (\CPU0|cpu01_inst|EA01|ea [1] & ((\CPU0|cpu01_inst|EA01|Equal1~1_combout ) # ((\CPU0|cpu01_inst|EA01|Equal1~0_combout  & \CPU0|cpu01_inst|XREG_inst|xreg [9])))) # (!\CPU0|cpu01_inst|EA01|ea [1] & 
// (((\CPU0|cpu01_inst|EA01|Equal1~0_combout  & \CPU0|cpu01_inst|XREG_inst|xreg [9]))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [1]),
	.datab(\CPU0|cpu01_inst|EA01|Equal1~1_combout ),
	.datac(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector7~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|EA01|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[5]~26 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[5]~26_combout  = (\CPU0|cpu01_inst|EA01|Selector11~2_combout  & ((\CPU0|cpu01_inst|EA01|tempind[5]~2_combout  & (\CPU0|cpu01_inst|EA01|ea[4]~25  & VCC)) # (!\CPU0|cpu01_inst|EA01|tempind[5]~2_combout  & 
// (!\CPU0|cpu01_inst|EA01|ea[4]~25 )))) # (!\CPU0|cpu01_inst|EA01|Selector11~2_combout  & ((\CPU0|cpu01_inst|EA01|tempind[5]~2_combout  & (!\CPU0|cpu01_inst|EA01|ea[4]~25 )) # (!\CPU0|cpu01_inst|EA01|tempind[5]~2_combout  & ((\CPU0|cpu01_inst|EA01|ea[4]~25 
// ) # (GND)))))
// \CPU0|cpu01_inst|EA01|ea[5]~27  = CARRY((\CPU0|cpu01_inst|EA01|Selector11~2_combout  & (!\CPU0|cpu01_inst|EA01|tempind[5]~2_combout  & !\CPU0|cpu01_inst|EA01|ea[4]~25 )) # (!\CPU0|cpu01_inst|EA01|Selector11~2_combout  & ((!\CPU0|cpu01_inst|EA01|ea[4]~25 ) 
// # (!\CPU0|cpu01_inst|EA01|tempind[5]~2_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|Selector11~2_combout ),
	.datab(\CPU0|cpu01_inst|EA01|tempind[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[4]~25 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[5]~26_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[5]~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[5]~26 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|EA01|ea[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[6]~28 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[6]~28_combout  = ((\CPU0|cpu01_inst|EA01|tempind[6]~1_combout  $ (\CPU0|cpu01_inst|EA01|Selector10~4_combout  $ (!\CPU0|cpu01_inst|EA01|ea[5]~27 )))) # (GND)
// \CPU0|cpu01_inst|EA01|ea[6]~29  = CARRY((\CPU0|cpu01_inst|EA01|tempind[6]~1_combout  & ((\CPU0|cpu01_inst|EA01|Selector10~4_combout ) # (!\CPU0|cpu01_inst|EA01|ea[5]~27 ))) # (!\CPU0|cpu01_inst|EA01|tempind[6]~1_combout  & 
// (\CPU0|cpu01_inst|EA01|Selector10~4_combout  & !\CPU0|cpu01_inst|EA01|ea[5]~27 )))

	.dataa(\CPU0|cpu01_inst|EA01|tempind[6]~1_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[5]~27 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[6]~28_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[6]~29 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[6]~28 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|EA01|ea[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[7]~30 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[7]~30_combout  = (\CPU0|cpu01_inst|EA01|Selector9~2_combout  & ((\CPU0|cpu01_inst|EA01|tempind[7]~0_combout  & (\CPU0|cpu01_inst|EA01|ea[6]~29  & VCC)) # (!\CPU0|cpu01_inst|EA01|tempind[7]~0_combout  & 
// (!\CPU0|cpu01_inst|EA01|ea[6]~29 )))) # (!\CPU0|cpu01_inst|EA01|Selector9~2_combout  & ((\CPU0|cpu01_inst|EA01|tempind[7]~0_combout  & (!\CPU0|cpu01_inst|EA01|ea[6]~29 )) # (!\CPU0|cpu01_inst|EA01|tempind[7]~0_combout  & ((\CPU0|cpu01_inst|EA01|ea[6]~29 ) 
// # (GND)))))
// \CPU0|cpu01_inst|EA01|ea[7]~31  = CARRY((\CPU0|cpu01_inst|EA01|Selector9~2_combout  & (!\CPU0|cpu01_inst|EA01|tempind[7]~0_combout  & !\CPU0|cpu01_inst|EA01|ea[6]~29 )) # (!\CPU0|cpu01_inst|EA01|Selector9~2_combout  & ((!\CPU0|cpu01_inst|EA01|ea[6]~29 ) # 
// (!\CPU0|cpu01_inst|EA01|tempind[7]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|Selector9~2_combout ),
	.datab(\CPU0|cpu01_inst|EA01|tempind[7]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[6]~29 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[7]~30_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[7]~31 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[7]~30 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|EA01|ea[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[9]~34 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[9]~34_combout  = (\CPU0|cpu01_inst|EA01|Selector7~1_combout  & (!\CPU0|cpu01_inst|EA01|ea[8]~33 )) # (!\CPU0|cpu01_inst|EA01|Selector7~1_combout  & ((\CPU0|cpu01_inst|EA01|ea[8]~33 ) # (GND)))
// \CPU0|cpu01_inst|EA01|ea[9]~35  = CARRY((!\CPU0|cpu01_inst|EA01|ea[8]~33 ) # (!\CPU0|cpu01_inst|EA01|Selector7~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|Selector7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[8]~33 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[9]~34_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[9]~35 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[9]~34 .lut_mask = 16'h3C3F;
defparam \CPU0|cpu01_inst|EA01|ea[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \CPU0|cpu01_inst|EA01|ea[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector7~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector7~1_combout  = (\CPU0|cpu01_inst|EA01|Selector7~0_combout ) # ((!\CPU0|cpu01_inst|EA01|WideNor1~0_combout  & \CPU0|cpu01_inst|EA01|ea [9]))

	.dataa(\CPU0|cpu01_inst|EA01|WideNor1~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|Selector7~0_combout ),
	.datad(\CPU0|cpu01_inst|EA01|ea [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector7~1 .lut_mask = 16'hF5F0;
defparam \CPU0|cpu01_inst|EA01|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[10]~36 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[10]~36_combout  = (\CPU0|cpu01_inst|EA01|Selector6~1_combout  & (\CPU0|cpu01_inst|EA01|ea[9]~35  $ (GND))) # (!\CPU0|cpu01_inst|EA01|Selector6~1_combout  & (!\CPU0|cpu01_inst|EA01|ea[9]~35  & VCC))
// \CPU0|cpu01_inst|EA01|ea[10]~37  = CARRY((\CPU0|cpu01_inst|EA01|Selector6~1_combout  & !\CPU0|cpu01_inst|EA01|ea[9]~35 ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|Selector6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[9]~35 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[10]~36_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[10]~37 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[10]~36 .lut_mask = 16'hC30C;
defparam \CPU0|cpu01_inst|EA01|ea[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \CPU0|cpu01_inst|EA01|ea[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr74~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr74~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr74~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr74~0 .lut_mask = 16'h0101;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector34~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr74~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr74~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector34~2 .lut_mask = 16'hFEFF;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|always0~0_combout  & ((\CPU0|cpu01_inst|CC01|cc [4]) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout  & !\CPU0|irq_ocf~10_combout 
// ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [4]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ),
	.datac(\CPU0|irq_ocf~10_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|always0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2 .lut_mask = 16'h00AB;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector36~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector36~0_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2_combout  & \CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector36~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector36~1 .lut_mask = 16'hBABA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Equal2~4 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Equal2~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Equal2~4 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|PC01|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector6~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector6~0_combout  = (\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (\CPU0|cpu01_inst|EA01|ea [10] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~4_combout )))) # 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~4_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|ea [10]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector6~0 .lut_mask = 16'hD0DD;
defparam \CPU0|cpu01_inst|PC01|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|temppc~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|temppc~1_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|temppc~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|temppc~1 .lut_mask = 16'h7DFD;
defparam \CPU0|cpu01_inst|PC01|temppc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector6~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector6~1_combout  = (\CPU0|cpu01_inst|PC01|Selector6~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [10]) # (!\CPU0|cpu01_inst|PC01|temppc~1_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|PC01|Selector6~0_combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [10]),
	.datad(\CPU0|cpu01_inst|PC01|temppc~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector6~1 .lut_mask = 16'hC0CC;
defparam \CPU0|cpu01_inst|PC01|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector8~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector8~1_combout  = (\CPU0|cpu01_inst|PC01|Selector8~0_combout  & ((\CPU0|data_in[0]~9_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~4_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|Selector8~0_combout ),
	.datab(gnd),
	.datac(\CPU0|data_in[0]~9_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector8~1 .lut_mask = 16'hA0AA;
defparam \CPU0|cpu01_inst|PC01|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Equal2~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Equal2~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Equal2~0 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|PC01|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector34~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector34~0_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ) # (!\CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector34~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector34~1 .lut_mask = 16'h2A2A;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Equal2~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Equal2~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Equal2~1 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|PC01|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector9~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector9~0_combout  = (\CPU0|cpu01_inst|EA01|ea [7] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ) # ((!\CPU0|cpu01_inst|PC01|Equal2~1_combout )))) # (!\CPU0|cpu01_inst|EA01|ea [7] & 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.datac(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector9~0 .lut_mask = 16'h8CAF;
defparam \CPU0|cpu01_inst|PC01|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector9~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector9~1_combout  = (\CPU0|cpu01_inst|PC01|Selector9~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [7]) # (!\CPU0|cpu01_inst|PC01|temppc~0_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|pc [7]),
	.datab(\CPU0|cpu01_inst|PC01|Selector9~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|PC01|temppc~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector9~1 .lut_mask = 16'h88CC;
defparam \CPU0|cpu01_inst|PC01|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|tempof[6]~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|tempof[6]~1_combout  = (\CPU0|cpu01_inst|PC01|Equal2~3_combout  & \CPU0|cpu01_inst|EA01|ea [6])

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|ea [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|tempof[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|tempof[6]~1 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|PC01|tempof[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|tempof[5]~2 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|tempof[5]~2_combout  = (\CPU0|cpu01_inst|PC01|Equal2~3_combout  & \CPU0|cpu01_inst|EA01|ea [5])

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|ea [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|tempof[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|tempof[5]~2 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|PC01|tempof[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector13~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector13~0_combout  = (\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (\CPU0|cpu01_inst|EA01|ea [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout )))) # 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|ea [3]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector13~0 .lut_mask = 16'hD0DD;
defparam \CPU0|cpu01_inst|PC01|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|tempof[1]~6 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|tempof[1]~6_combout  = (\CPU0|cpu01_inst|PC01|Equal2~3_combout  & \CPU0|cpu01_inst|EA01|ea [1])

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|ea [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|tempof[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|tempof[1]~6 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|PC01|tempof[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[0]~16 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[0]~16_combout  = (\CPU0|cpu01_inst|PC01|Selector0~0_combout  & (\CPU0|cpu01_inst|PC01|Selector16~1_combout  $ (VCC))) # (!\CPU0|cpu01_inst|PC01|Selector0~0_combout  & (\CPU0|cpu01_inst|PC01|Selector16~1_combout  & VCC))
// \CPU0|cpu01_inst|PC01|pc[0]~17  = CARRY((\CPU0|cpu01_inst|PC01|Selector0~0_combout  & \CPU0|cpu01_inst|PC01|Selector16~1_combout ))

	.dataa(\CPU0|cpu01_inst|PC01|Selector0~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector16~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|pc[0]~16_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[0]~17 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[0]~16 .lut_mask = 16'h6688;
defparam \CPU0|cpu01_inst|PC01|pc[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \CPU0|cpu01_inst|PC01|pc[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector16~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector16~0_combout  = (\CPU0|cpu01_inst|PC01|Equal2~0_combout  & ((\CPU0|cpu01_inst|EA01|ea [0]) # ((\CPU0|cpu01_inst|PC01|pc [0] & \CPU0|cpu01_inst|PC01|temppc~0_combout )))) # (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & 
// (((\CPU0|cpu01_inst|PC01|pc [0] & \CPU0|cpu01_inst|PC01|temppc~0_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|ea [0]),
	.datac(\CPU0|cpu01_inst|PC01|pc [0]),
	.datad(\CPU0|cpu01_inst|PC01|temppc~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector16~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|PC01|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector16~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector16~1_combout  = (\CPU0|cpu01_inst|PC01|Selector16~0_combout ) # ((\CPU0|cpu01_inst|PC01|Equal2~1_combout  & \CPU0|data_in[0]~9_combout ))

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~1_combout ),
	.datab(gnd),
	.datac(\CPU0|data_in[0]~9_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Selector16~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector16~1 .lut_mask = 16'hFFA0;
defparam \CPU0|cpu01_inst|PC01|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[1]~18 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[1]~18_combout  = (\CPU0|cpu01_inst|PC01|Selector15~1_combout  & ((\CPU0|cpu01_inst|PC01|tempof[1]~6_combout  & (\CPU0|cpu01_inst|PC01|pc[0]~17  & VCC)) # (!\CPU0|cpu01_inst|PC01|tempof[1]~6_combout  & 
// (!\CPU0|cpu01_inst|PC01|pc[0]~17 )))) # (!\CPU0|cpu01_inst|PC01|Selector15~1_combout  & ((\CPU0|cpu01_inst|PC01|tempof[1]~6_combout  & (!\CPU0|cpu01_inst|PC01|pc[0]~17 )) # (!\CPU0|cpu01_inst|PC01|tempof[1]~6_combout  & ((\CPU0|cpu01_inst|PC01|pc[0]~17 ) 
// # (GND)))))
// \CPU0|cpu01_inst|PC01|pc[1]~19  = CARRY((\CPU0|cpu01_inst|PC01|Selector15~1_combout  & (!\CPU0|cpu01_inst|PC01|tempof[1]~6_combout  & !\CPU0|cpu01_inst|PC01|pc[0]~17 )) # (!\CPU0|cpu01_inst|PC01|Selector15~1_combout  & ((!\CPU0|cpu01_inst|PC01|pc[0]~17 ) 
// # (!\CPU0|cpu01_inst|PC01|tempof[1]~6_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|Selector15~1_combout ),
	.datab(\CPU0|cpu01_inst|PC01|tempof[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[0]~17 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[1]~18_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[1]~19 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[1]~18 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|PC01|pc[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[2]~20 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[2]~20_combout  = ((\CPU0|cpu01_inst|PC01|tempof[2]~5_combout  $ (\CPU0|cpu01_inst|PC01|Selector14~1_combout  $ (!\CPU0|cpu01_inst|PC01|pc[1]~19 )))) # (GND)
// \CPU0|cpu01_inst|PC01|pc[2]~21  = CARRY((\CPU0|cpu01_inst|PC01|tempof[2]~5_combout  & ((\CPU0|cpu01_inst|PC01|Selector14~1_combout ) # (!\CPU0|cpu01_inst|PC01|pc[1]~19 ))) # (!\CPU0|cpu01_inst|PC01|tempof[2]~5_combout  & 
// (\CPU0|cpu01_inst|PC01|Selector14~1_combout  & !\CPU0|cpu01_inst|PC01|pc[1]~19 )))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[2]~5_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector14~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[1]~19 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[2]~20_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[2]~21 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[2]~20 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|PC01|pc[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \CPU0|cpu01_inst|PC01|pc[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector14~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector14~1_combout  = (\CPU0|cpu01_inst|PC01|Selector14~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [2]) # (!\CPU0|cpu01_inst|PC01|temppc~0_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|Selector14~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|PC01|temppc~0_combout ),
	.datad(\CPU0|cpu01_inst|PC01|pc [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector14~1 .lut_mask = 16'hAA0A;
defparam \CPU0|cpu01_inst|PC01|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[3]~22 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[3]~22_combout  = (\CPU0|cpu01_inst|PC01|tempof[3]~4_combout  & ((\CPU0|cpu01_inst|PC01|Selector13~1_combout  & (\CPU0|cpu01_inst|PC01|pc[2]~21  & VCC)) # (!\CPU0|cpu01_inst|PC01|Selector13~1_combout  & 
// (!\CPU0|cpu01_inst|PC01|pc[2]~21 )))) # (!\CPU0|cpu01_inst|PC01|tempof[3]~4_combout  & ((\CPU0|cpu01_inst|PC01|Selector13~1_combout  & (!\CPU0|cpu01_inst|PC01|pc[2]~21 )) # (!\CPU0|cpu01_inst|PC01|Selector13~1_combout  & ((\CPU0|cpu01_inst|PC01|pc[2]~21 ) 
// # (GND)))))
// \CPU0|cpu01_inst|PC01|pc[3]~23  = CARRY((\CPU0|cpu01_inst|PC01|tempof[3]~4_combout  & (!\CPU0|cpu01_inst|PC01|Selector13~1_combout  & !\CPU0|cpu01_inst|PC01|pc[2]~21 )) # (!\CPU0|cpu01_inst|PC01|tempof[3]~4_combout  & ((!\CPU0|cpu01_inst|PC01|pc[2]~21 ) # 
// (!\CPU0|cpu01_inst|PC01|Selector13~1_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[3]~4_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[2]~21 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[3]~22_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[3]~23 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[3]~22 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|PC01|pc[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \CPU0|cpu01_inst|PC01|pc[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector13~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector13~1_combout  = (\CPU0|cpu01_inst|PC01|Selector13~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [3]) # (!\CPU0|cpu01_inst|PC01|temppc~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|PC01|Selector13~0_combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [3]),
	.datad(\CPU0|cpu01_inst|PC01|temppc~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector13~1 .lut_mask = 16'hC0CC;
defparam \CPU0|cpu01_inst|PC01|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[4]~24 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[4]~24_combout  = ((\CPU0|cpu01_inst|PC01|tempof[4]~3_combout  $ (\CPU0|cpu01_inst|PC01|Selector12~1_combout  $ (!\CPU0|cpu01_inst|PC01|pc[3]~23 )))) # (GND)
// \CPU0|cpu01_inst|PC01|pc[4]~25  = CARRY((\CPU0|cpu01_inst|PC01|tempof[4]~3_combout  & ((\CPU0|cpu01_inst|PC01|Selector12~1_combout ) # (!\CPU0|cpu01_inst|PC01|pc[3]~23 ))) # (!\CPU0|cpu01_inst|PC01|tempof[4]~3_combout  & 
// (\CPU0|cpu01_inst|PC01|Selector12~1_combout  & !\CPU0|cpu01_inst|PC01|pc[3]~23 )))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[4]~3_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector12~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[3]~23 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[4]~24_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[4]~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[4]~24 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|PC01|pc[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[5]~26 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[5]~26_combout  = (\CPU0|cpu01_inst|PC01|Selector11~1_combout  & ((\CPU0|cpu01_inst|PC01|tempof[5]~2_combout  & (\CPU0|cpu01_inst|PC01|pc[4]~25  & VCC)) # (!\CPU0|cpu01_inst|PC01|tempof[5]~2_combout  & 
// (!\CPU0|cpu01_inst|PC01|pc[4]~25 )))) # (!\CPU0|cpu01_inst|PC01|Selector11~1_combout  & ((\CPU0|cpu01_inst|PC01|tempof[5]~2_combout  & (!\CPU0|cpu01_inst|PC01|pc[4]~25 )) # (!\CPU0|cpu01_inst|PC01|tempof[5]~2_combout  & ((\CPU0|cpu01_inst|PC01|pc[4]~25 ) 
// # (GND)))))
// \CPU0|cpu01_inst|PC01|pc[5]~27  = CARRY((\CPU0|cpu01_inst|PC01|Selector11~1_combout  & (!\CPU0|cpu01_inst|PC01|tempof[5]~2_combout  & !\CPU0|cpu01_inst|PC01|pc[4]~25 )) # (!\CPU0|cpu01_inst|PC01|Selector11~1_combout  & ((!\CPU0|cpu01_inst|PC01|pc[4]~25 ) 
// # (!\CPU0|cpu01_inst|PC01|tempof[5]~2_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|Selector11~1_combout ),
	.datab(\CPU0|cpu01_inst|PC01|tempof[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[4]~25 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[5]~26_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[5]~27 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[5]~26 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|PC01|pc[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[7]~30 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[7]~30_combout  = (\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector9~1_combout  & (\CPU0|cpu01_inst|PC01|pc[6]~29  & VCC)) # (!\CPU0|cpu01_inst|PC01|Selector9~1_combout  & 
// (!\CPU0|cpu01_inst|PC01|pc[6]~29 )))) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector9~1_combout  & (!\CPU0|cpu01_inst|PC01|pc[6]~29 )) # (!\CPU0|cpu01_inst|PC01|Selector9~1_combout  & ((\CPU0|cpu01_inst|PC01|pc[6]~29 ) 
// # (GND)))))
// \CPU0|cpu01_inst|PC01|pc[7]~31  = CARRY((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|PC01|Selector9~1_combout  & !\CPU0|cpu01_inst|PC01|pc[6]~29 )) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((!\CPU0|cpu01_inst|PC01|pc[6]~29 ) 
// # (!\CPU0|cpu01_inst|PC01|Selector9~1_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[6]~29 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[7]~30_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[7]~31 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[7]~30 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|PC01|pc[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[8]~32 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[8]~32_combout  = ((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  $ (\CPU0|cpu01_inst|PC01|Selector8~1_combout  $ (!\CPU0|cpu01_inst|PC01|pc[7]~31 )))) # (GND)
// \CPU0|cpu01_inst|PC01|pc[8]~33  = CARRY((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector8~1_combout ) # (!\CPU0|cpu01_inst|PC01|pc[7]~31 ))) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & 
// (\CPU0|cpu01_inst|PC01|Selector8~1_combout  & !\CPU0|cpu01_inst|PC01|pc[7]~31 )))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[7]~31 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[8]~32_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[8]~33 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[8]~32 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|PC01|pc[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[9]~34 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[9]~34_combout  = (\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector7~1_combout  & (\CPU0|cpu01_inst|PC01|pc[8]~33  & VCC)) # (!\CPU0|cpu01_inst|PC01|Selector7~1_combout  & 
// (!\CPU0|cpu01_inst|PC01|pc[8]~33 )))) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector7~1_combout  & (!\CPU0|cpu01_inst|PC01|pc[8]~33 )) # (!\CPU0|cpu01_inst|PC01|Selector7~1_combout  & ((\CPU0|cpu01_inst|PC01|pc[8]~33 ) 
// # (GND)))))
// \CPU0|cpu01_inst|PC01|pc[9]~35  = CARRY((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|PC01|Selector7~1_combout  & !\CPU0|cpu01_inst|PC01|pc[8]~33 )) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((!\CPU0|cpu01_inst|PC01|pc[8]~33 ) 
// # (!\CPU0|cpu01_inst|PC01|Selector7~1_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[8]~33 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[9]~34_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[9]~35 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[9]~34 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|PC01|pc[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \CPU0|cpu01_inst|PC01|pc[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[9] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector7~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector7~0_combout  = (\CPU0|cpu01_inst|EA01|ea [9] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ) # ((!\CPU0|cpu01_inst|PC01|Equal2~4_combout )))) # (!\CPU0|cpu01_inst|EA01|ea [9] & 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~4_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [9]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.datac(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector7~0 .lut_mask = 16'h8CAF;
defparam \CPU0|cpu01_inst|PC01|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector7~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector7~1_combout  = (\CPU0|cpu01_inst|PC01|Selector7~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [9]) # (!\CPU0|cpu01_inst|PC01|temppc~1_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|temppc~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|PC01|pc [9]),
	.datad(\CPU0|cpu01_inst|PC01|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector7~1 .lut_mask = 16'hF500;
defparam \CPU0|cpu01_inst|PC01|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[10]~36 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[10]~36_combout  = ((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  $ (\CPU0|cpu01_inst|PC01|Selector6~1_combout  $ (!\CPU0|cpu01_inst|PC01|pc[9]~35 )))) # (GND)
// \CPU0|cpu01_inst|PC01|pc[10]~37  = CARRY((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector6~1_combout ) # (!\CPU0|cpu01_inst|PC01|pc[9]~35 ))) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & 
// (\CPU0|cpu01_inst|PC01|Selector6~1_combout  & !\CPU0|cpu01_inst|PC01|pc[9]~35 )))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[9]~35 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[10]~36_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[10]~37 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[10]~36 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|PC01|pc[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \CPU0|cpu01_inst|PC01|pc[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[10] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector5~0 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector5~0_combout  = (\CPU0|cpu01_inst|dbo|Selector7~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [10]) # ((\CPU0|cpu01_inst|dbo|Selector7~1_combout  & \CPU0|cpu01_inst|PC01|pc [2])))) # (!\CPU0|cpu01_inst|dbo|Selector7~0_combout  & 
// (\CPU0|cpu01_inst|dbo|Selector7~1_combout  & ((\CPU0|cpu01_inst|PC01|pc [2]))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~0_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~1_combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [10]),
	.datad(\CPU0|cpu01_inst|PC01|pc [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector5~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|dbo|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~4 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~4_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~4 .lut_mask = 16'h0400;
defparam \CPU0|cpu01_inst|dbo|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~3 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~3 .lut_mask = 16'h0200;
defparam \CPU0|cpu01_inst|dbo|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector5~1 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector5~1_combout  = (\CPU0|cpu01_inst|CC01|cc [2] & ((\CPU0|cpu01_inst|dbo|Selector7~4_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~3_combout  & \CPU0|cpu01_inst|XREG_inst|xreg [10])))) # (!\CPU0|cpu01_inst|CC01|cc [2] & 
// (((\CPU0|cpu01_inst|dbo|Selector7~3_combout  & \CPU0|cpu01_inst|XREG_inst|xreg [10]))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [2]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~4_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~3_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [10]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector5~1 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~6 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~6_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr112~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~6 .lut_mask = 16'h0400;
defparam \CPU0|cpu01_inst|dbo|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~7 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~7_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~7 .lut_mask = 16'h0100;
defparam \CPU0|cpu01_inst|dbo|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector5~2 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector5~2_combout  = (\CPU0|cpu01_inst|accb_inst|accb [2] & ((\CPU0|cpu01_inst|dbo|Selector7~6_combout ) # ((\CPU0|cpu01_inst|XREG_inst|xreg [2] & \CPU0|cpu01_inst|dbo|Selector7~7_combout )))) # (!\CPU0|cpu01_inst|accb_inst|accb [2] 
// & (((\CPU0|cpu01_inst|XREG_inst|xreg [2] & \CPU0|cpu01_inst|dbo|Selector7~7_combout ))))

	.dataa(\CPU0|cpu01_inst|accb_inst|accb [2]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~6_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [2]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector5~2 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector5~4 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector5~4_combout  = (\CPU0|cpu01_inst|dbo|Selector5~3_combout ) # ((\CPU0|cpu01_inst|dbo|Selector5~0_combout ) # ((\CPU0|cpu01_inst|dbo|Selector5~1_combout ) # (\CPU0|cpu01_inst|dbo|Selector5~2_combout )))

	.dataa(\CPU0|cpu01_inst|dbo|Selector5~3_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector5~0_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector5~1_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector5~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector5~4 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|dbo|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \CPU0|ETOI~2 (
// Equation(s):
// \CPU0|ETOI~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|cpu01_inst|dbo|Selector5~4_combout ) # ((\CPU0|cpu01_inst|data_fetch_01|md [10] & \CPU0|cpu01_inst|dbo|Selector7~13_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [10]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector5~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|ETOI~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|ETOI~2 .lut_mask = 16'hF800;
defparam \CPU0|ETOI~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr114~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr114~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.branch_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.write8_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.branch_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.write8_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr114~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~1 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr84~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr84~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.read16_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.immediate16_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.read16_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr84~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr84~0 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr84~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr84~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr84~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr84~1 .lut_mask = 16'h0055;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr84~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr114~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr114~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~2_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr114~1_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr84~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr84~1_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr114~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr84~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr84~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr114~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~3 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr114 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~0_combout ) # (((!\CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr61~0_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~3_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr114~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr61~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114 .lut_mask = 16'hBFFF;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \CPU0|always1~3 (
// Equation(s):
// \CPU0|always1~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr114~combout )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  
// & (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & !\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.cin(gnd),
	.combout(\CPU0|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~3 .lut_mask = 16'h8811;
defparam \CPU0|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \CPU0|ETOI~3 (
// Equation(s):
// \CPU0|ETOI~3_combout  = (\reset~q ) # (((\CPU0|Equal4~0_combout  & \CPU0|always1~3_combout )) # (!button_s[3]))

	.dataa(\CPU0|Equal4~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\reset~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|ETOI~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|ETOI~3 .lut_mask = 16'hF8FF;
defparam \CPU0|ETOI~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \CPU0|ETOI (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|ETOI~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|ETOI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|ETOI .is_wysiwyg = "true";
defparam \CPU0|ETOI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \CPU0|counter~8 (
// Equation(s):
// \CPU0|counter~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~16_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|Add0~16_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datad(\CPU0|always1~3_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~8 .lut_mask = 16'hE0A0;
defparam \CPU0|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \CPU0|counter[8] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[8] .is_wysiwyg = "true";
defparam \CPU0|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \CPU0|counter~9 (
// Equation(s):
// \CPU0|counter~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~18_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|Add0~18_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datad(\CPU0|always1~3_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~9 .lut_mask = 16'hE0A0;
defparam \CPU0|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \CPU0|counter[9] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[9] .is_wysiwyg = "true";
defparam \CPU0|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \CPU0|Add0~0 (
// Equation(s):
// \CPU0|Add0~0_combout  = \CPU0|counter [0] $ (VCC)
// \CPU0|Add0~1  = CARRY(\CPU0|counter [0])

	.dataa(\CPU0|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU0|Add0~0_combout ),
	.cout(\CPU0|Add0~1 ));
// synopsys translate_off
defparam \CPU0|Add0~0 .lut_mask = 16'h55AA;
defparam \CPU0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \CPU0|Add0~2 (
// Equation(s):
// \CPU0|Add0~2_combout  = (\CPU0|counter [1] & (!\CPU0|Add0~1 )) # (!\CPU0|counter [1] & ((\CPU0|Add0~1 ) # (GND)))
// \CPU0|Add0~3  = CARRY((!\CPU0|Add0~1 ) # (!\CPU0|counter [1]))

	.dataa(\CPU0|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~1 ),
	.combout(\CPU0|Add0~2_combout ),
	.cout(\CPU0|Add0~3 ));
// synopsys translate_off
defparam \CPU0|Add0~2 .lut_mask = 16'h5A5F;
defparam \CPU0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \CPU0|Add0~4 (
// Equation(s):
// \CPU0|Add0~4_combout  = (\CPU0|counter [2] & (\CPU0|Add0~3  $ (GND))) # (!\CPU0|counter [2] & (!\CPU0|Add0~3  & VCC))
// \CPU0|Add0~5  = CARRY((\CPU0|counter [2] & !\CPU0|Add0~3 ))

	.dataa(gnd),
	.datab(\CPU0|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~3 ),
	.combout(\CPU0|Add0~4_combout ),
	.cout(\CPU0|Add0~5 ));
// synopsys translate_off
defparam \CPU0|Add0~4 .lut_mask = 16'hC30C;
defparam \CPU0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \CPU0|counter~2 (
// Equation(s):
// \CPU0|counter~2_combout  = (\CPU0|Add0~4_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((!\CPU0|always1~3_combout ) # (!\CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|Add0~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~2 .lut_mask = 16'h7000;
defparam \CPU0|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \CPU0|counter[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[2] .is_wysiwyg = "true";
defparam \CPU0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \CPU0|Add0~6 (
// Equation(s):
// \CPU0|Add0~6_combout  = (\CPU0|counter [3] & (!\CPU0|Add0~5 )) # (!\CPU0|counter [3] & ((\CPU0|Add0~5 ) # (GND)))
// \CPU0|Add0~7  = CARRY((!\CPU0|Add0~5 ) # (!\CPU0|counter [3]))

	.dataa(gnd),
	.datab(\CPU0|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~5 ),
	.combout(\CPU0|Add0~6_combout ),
	.cout(\CPU0|Add0~7 ));
// synopsys translate_off
defparam \CPU0|Add0~6 .lut_mask = 16'h3C3F;
defparam \CPU0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \CPU0|counter~3 (
// Equation(s):
// \CPU0|counter~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~6_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|Add0~6_combout ),
	.datac(\CPU0|Equal5~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~3 .lut_mask = 16'hEC00;
defparam \CPU0|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \CPU0|counter[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[3] .is_wysiwyg = "true";
defparam \CPU0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \CPU0|Add0~8 (
// Equation(s):
// \CPU0|Add0~8_combout  = (\CPU0|counter [4] & (\CPU0|Add0~7  $ (GND))) # (!\CPU0|counter [4] & (!\CPU0|Add0~7  & VCC))
// \CPU0|Add0~9  = CARRY((\CPU0|counter [4] & !\CPU0|Add0~7 ))

	.dataa(\CPU0|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~7 ),
	.combout(\CPU0|Add0~8_combout ),
	.cout(\CPU0|Add0~9 ));
// synopsys translate_off
defparam \CPU0|Add0~8 .lut_mask = 16'hA50A;
defparam \CPU0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \CPU0|Add0~10 (
// Equation(s):
// \CPU0|Add0~10_combout  = (\CPU0|counter [5] & (!\CPU0|Add0~9 )) # (!\CPU0|counter [5] & ((\CPU0|Add0~9 ) # (GND)))
// \CPU0|Add0~11  = CARRY((!\CPU0|Add0~9 ) # (!\CPU0|counter [5]))

	.dataa(gnd),
	.datab(\CPU0|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~9 ),
	.combout(\CPU0|Add0~10_combout ),
	.cout(\CPU0|Add0~11 ));
// synopsys translate_off
defparam \CPU0|Add0~10 .lut_mask = 16'h3C3F;
defparam \CPU0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \CPU0|counter~5 (
// Equation(s):
// \CPU0|counter~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~10_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|Add0~10_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~5 .lut_mask = 16'hF800;
defparam \CPU0|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \CPU0|counter[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[5] .is_wysiwyg = "true";
defparam \CPU0|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \CPU0|Add0~14 (
// Equation(s):
// \CPU0|Add0~14_combout  = (\CPU0|counter [7] & (!\CPU0|Add0~13 )) # (!\CPU0|counter [7] & ((\CPU0|Add0~13 ) # (GND)))
// \CPU0|Add0~15  = CARRY((!\CPU0|Add0~13 ) # (!\CPU0|counter [7]))

	.dataa(gnd),
	.datab(\CPU0|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~13 ),
	.combout(\CPU0|Add0~14_combout ),
	.cout(\CPU0|Add0~15 ));
// synopsys translate_off
defparam \CPU0|Add0~14 .lut_mask = 16'h3C3F;
defparam \CPU0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \CPU0|counter~7 (
// Equation(s):
// \CPU0|counter~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~14_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datac(\CPU0|Add0~14_combout ),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~7 .lut_mask = 16'hC8C0;
defparam \CPU0|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \CPU0|counter[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[7] .is_wysiwyg = "true";
defparam \CPU0|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \CPU0|Add0~16 (
// Equation(s):
// \CPU0|Add0~16_combout  = (\CPU0|counter [8] & (\CPU0|Add0~15  $ (GND))) # (!\CPU0|counter [8] & (!\CPU0|Add0~15  & VCC))
// \CPU0|Add0~17  = CARRY((\CPU0|counter [8] & !\CPU0|Add0~15 ))

	.dataa(\CPU0|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~15 ),
	.combout(\CPU0|Add0~16_combout ),
	.cout(\CPU0|Add0~17 ));
// synopsys translate_off
defparam \CPU0|Add0~16 .lut_mask = 16'hA50A;
defparam \CPU0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \CPU0|Add0~20 (
// Equation(s):
// \CPU0|Add0~20_combout  = (\CPU0|counter [10] & (\CPU0|Add0~19  $ (GND))) # (!\CPU0|counter [10] & (!\CPU0|Add0~19  & VCC))
// \CPU0|Add0~21  = CARRY((\CPU0|counter [10] & !\CPU0|Add0~19 ))

	.dataa(\CPU0|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~19 ),
	.combout(\CPU0|Add0~20_combout ),
	.cout(\CPU0|Add0~21 ));
// synopsys translate_off
defparam \CPU0|Add0~20 .lut_mask = 16'hA50A;
defparam \CPU0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \CPU0|counter~10 (
// Equation(s):
// \CPU0|counter~10_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~20_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|always1~3_combout ),
	.datad(\CPU0|Add0~20_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~10 .lut_mask = 16'hAA80;
defparam \CPU0|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \CPU0|counter[10] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[10] .is_wysiwyg = "true";
defparam \CPU0|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \CPU0|Equal9~2 (
// Equation(s):
// \CPU0|Equal9~2_combout  = (\CPU0|counter [11] & (\CPU0|counter [8] & (\CPU0|counter [9] & \CPU0|counter [10])))

	.dataa(\CPU0|counter [11]),
	.datab(\CPU0|counter [8]),
	.datac(\CPU0|counter [9]),
	.datad(\CPU0|counter [10]),
	.cin(gnd),
	.combout(\CPU0|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~2 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \CPU0|counter~1 (
// Equation(s):
// \CPU0|counter~1_combout  = (\CPU0|Add0~2_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((!\CPU0|always1~3_combout ) # (!\CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|Equal5~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|Add0~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~1 .lut_mask = 16'h7000;
defparam \CPU0|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \CPU0|counter[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[1] .is_wysiwyg = "true";
defparam \CPU0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \CPU0|Equal9~0 (
// Equation(s):
// \CPU0|Equal9~0_combout  = (\CPU0|counter [0] & (\CPU0|counter [3] & (\CPU0|counter [1] & \CPU0|counter [2])))

	.dataa(\CPU0|counter [0]),
	.datab(\CPU0|counter [3]),
	.datac(\CPU0|counter [1]),
	.datad(\CPU0|counter [2]),
	.cin(gnd),
	.combout(\CPU0|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~0 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \CPU0|counter~11 (
// Equation(s):
// \CPU0|counter~11_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~22_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|Add0~22_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~11 .lut_mask = 16'hE0A0;
defparam \CPU0|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \CPU0|counter[11] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[11] .is_wysiwyg = "true";
defparam \CPU0|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \CPU0|Add0~22 (
// Equation(s):
// \CPU0|Add0~22_combout  = (\CPU0|counter [11] & (!\CPU0|Add0~21 )) # (!\CPU0|counter [11] & ((\CPU0|Add0~21 ) # (GND)))
// \CPU0|Add0~23  = CARRY((!\CPU0|Add0~21 ) # (!\CPU0|counter [11]))

	.dataa(gnd),
	.datab(\CPU0|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~21 ),
	.combout(\CPU0|Add0~22_combout ),
	.cout(\CPU0|Add0~23 ));
// synopsys translate_off
defparam \CPU0|Add0~22 .lut_mask = 16'h3C3F;
defparam \CPU0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \CPU0|Add0~24 (
// Equation(s):
// \CPU0|Add0~24_combout  = (\CPU0|counter [12] & (\CPU0|Add0~23  $ (GND))) # (!\CPU0|counter [12] & (!\CPU0|Add0~23  & VCC))
// \CPU0|Add0~25  = CARRY((\CPU0|counter [12] & !\CPU0|Add0~23 ))

	.dataa(\CPU0|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~23 ),
	.combout(\CPU0|Add0~24_combout ),
	.cout(\CPU0|Add0~25 ));
// synopsys translate_off
defparam \CPU0|Add0~24 .lut_mask = 16'hA50A;
defparam \CPU0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \CPU0|Add0~26 (
// Equation(s):
// \CPU0|Add0~26_combout  = (\CPU0|counter [13] & (!\CPU0|Add0~25 )) # (!\CPU0|counter [13] & ((\CPU0|Add0~25 ) # (GND)))
// \CPU0|Add0~27  = CARRY((!\CPU0|Add0~25 ) # (!\CPU0|counter [13]))

	.dataa(gnd),
	.datab(\CPU0|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|Add0~25 ),
	.combout(\CPU0|Add0~26_combout ),
	.cout(\CPU0|Add0~27 ));
// synopsys translate_off
defparam \CPU0|Add0~26 .lut_mask = 16'h3C3F;
defparam \CPU0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \CPU0|counter~13 (
// Equation(s):
// \CPU0|counter~13_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~26_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|Add0~26_combout ),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~13 .lut_mask = 16'hA8A0;
defparam \CPU0|counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \CPU0|counter[13] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[13] .is_wysiwyg = "true";
defparam \CPU0|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \CPU0|counter~14 (
// Equation(s):
// \CPU0|counter~14_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~28_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datad(\CPU0|Add0~28_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~14 .lut_mask = 16'hF080;
defparam \CPU0|counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \CPU0|counter[14] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[14] .is_wysiwyg = "true";
defparam \CPU0|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \CPU0|counter~12 (
// Equation(s):
// \CPU0|counter~12_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~24_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|always1~3_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|Add0~24_combout ),
	.datad(\CPU0|always1~3_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~12 .lut_mask = 16'hA8A0;
defparam \CPU0|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \CPU0|counter[12] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[12] .is_wysiwyg = "true";
defparam \CPU0|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \CPU0|Equal9~3 (
// Equation(s):
// \CPU0|Equal9~3_combout  = (\CPU0|counter [15] & (\CPU0|counter [13] & (\CPU0|counter [14] & \CPU0|counter [12])))

	.dataa(\CPU0|counter [15]),
	.datab(\CPU0|counter [13]),
	.datac(\CPU0|counter [14]),
	.datad(\CPU0|counter [12]),
	.cin(gnd),
	.combout(\CPU0|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~3 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \CPU0|Equal9~4 (
// Equation(s):
// \CPU0|Equal9~4_combout  = (\CPU0|Equal9~1_combout  & (\CPU0|Equal9~2_combout  & (\CPU0|Equal9~0_combout  & \CPU0|Equal9~3_combout )))

	.dataa(\CPU0|Equal9~1_combout ),
	.datab(\CPU0|Equal9~2_combout ),
	.datac(\CPU0|Equal9~0_combout ),
	.datad(\CPU0|Equal9~3_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal9~4 .lut_mask = 16'h8000;
defparam \CPU0|Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector44~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout  = (\CPU0|ETOI~q  & \CPU0|Equal9~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|ETOI~q ),
	.datad(\CPU0|Equal9~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~0 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0_combout  = (!\CPU0|cpu01_inst|CC01|cc [4] & ((\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ) # ((\CPU0|Equal10~26_combout  & \CPU0|EOCI~q ))))

	.dataa(\CPU0|Equal10~26_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [4]),
	.datad(\CPU0|EOCI~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0 .lut_mask = 16'h0E0C;
defparam \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector71~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector71~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q  & ((\CPU0|cpu01_inst|nmi_req~q ) # ((!\CPU0|cpu01_inst|state_sequencer01|Equal5~0_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Equal5~0_combout ),
	.datab(\CPU0|cpu01_inst|nmi_req~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector71~0 .lut_mask = 16'hCD00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector71~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector71~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector71~1_combout ) # (\CPU0|cpu01_inst|state_sequencer01|Selector71~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector71~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector71~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector71~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector71~2 .lut_mask = 16'hFFFC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector71~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr110 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  = (\CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q ) # (((\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr110~0_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr110~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr110 .lut_mask = 16'hFFFB;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~10 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~10_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~10 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|dbo|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector4~3 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector4~3_combout  = (\CPU0|cpu01_inst|dbo|Selector7~9_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [3]) # ((\CPU0|cpu01_inst|data_fetch_01|md [3] & \CPU0|cpu01_inst|dbo|Selector7~10_combout )))) # 
// (!\CPU0|cpu01_inst|dbo|Selector7~9_combout  & (((\CPU0|cpu01_inst|data_fetch_01|md [3] & \CPU0|cpu01_inst|dbo|Selector7~10_combout ))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~9_combout ),
	.datab(\CPU0|cpu01_inst|acca_inst|acca [3]),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [3]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector4~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector4~2 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector4~2_combout  = (\CPU0|cpu01_inst|XREG_inst|xreg [3] & ((\CPU0|cpu01_inst|dbo|Selector7~7_combout ) # ((\CPU0|cpu01_inst|accb_inst|accb [3] & \CPU0|cpu01_inst|dbo|Selector7~6_combout )))) # (!\CPU0|cpu01_inst|XREG_inst|xreg [3] 
// & (\CPU0|cpu01_inst|accb_inst|accb [3] & ((\CPU0|cpu01_inst|dbo|Selector7~6_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [3]),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [3]),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~7_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector4~2 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|dbo|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector4~2 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector4~2_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & ((\CPU0|cpu01_inst|ALU01|Selector4~6_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector4~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector4~2 .lut_mask = 16'hE020;
defparam \CPU0|cpu01_inst|XREG_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[3]~6 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[3]~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector18~7_combout  & (!\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector18~7_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[3]~6 .lut_mask = 16'hCE02;
defparam \CPU0|cpu01_inst|CC01|cc[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \CPU0|cpu01_inst|CC01|cc[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|CC01|cc[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|CC01|cc[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|CC01|cc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|CC01|cc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector4~1 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector4~1_combout  = (\CPU0|cpu01_inst|dbo|Selector7~4_combout  & ((\CPU0|cpu01_inst|CC01|cc [3]) # ((\CPU0|cpu01_inst|XREG_inst|xreg [11] & \CPU0|cpu01_inst|dbo|Selector7~3_combout )))) # (!\CPU0|cpu01_inst|dbo|Selector7~4_combout  
// & (\CPU0|cpu01_inst|XREG_inst|xreg [11] & ((\CPU0|cpu01_inst|dbo|Selector7~3_combout ))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~4_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [11]),
	.datac(\CPU0|cpu01_inst|CC01|cc [3]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector4~1 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|dbo|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector4~4 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector4~4_combout  = (\CPU0|cpu01_inst|dbo|Selector4~0_combout ) # ((\CPU0|cpu01_inst|dbo|Selector4~3_combout ) # ((\CPU0|cpu01_inst|dbo|Selector4~2_combout ) # (\CPU0|cpu01_inst|dbo|Selector4~1_combout )))

	.dataa(\CPU0|cpu01_inst|dbo|Selector4~0_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector4~3_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector4~2_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector4~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector4~4 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|dbo|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \CPU0|EOCI~0 (
// Equation(s):
// \CPU0|EOCI~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|cpu01_inst|dbo|Selector4~4_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~13_combout  & \CPU0|cpu01_inst|data_fetch_01|md [11]))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [11]),
	.datad(\CPU0|cpu01_inst|dbo|Selector4~4_combout ),
	.cin(gnd),
	.combout(\CPU0|EOCI~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|EOCI~0 .lut_mask = 16'hCC80;
defparam \CPU0|EOCI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \CPU0|EOCI (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|ETOI~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|EOCI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|EOCI .is_wysiwyg = "true";
defparam \CPU0|EOCI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \CPU0|irq_ocf~10 (
// Equation(s):
// \CPU0|irq_ocf~10_combout  = (\CPU0|Equal10~26_combout  & \CPU0|EOCI~q )

	.dataa(\CPU0|Equal10~26_combout ),
	.datab(gnd),
	.datac(\CPU0|EOCI~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~10 .lut_mask = 16'hA0A0;
defparam \CPU0|irq_ocf~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector69~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector69~0_combout  = (!\CPU0|cpu01_inst|nmi_req~q  & (\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q  & ((\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ) # (\CPU0|irq_ocf~10_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ),
	.datab(\CPU0|irq_ocf~10_combout ),
	.datac(\CPU0|cpu01_inst|nmi_req~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector69~0 .lut_mask = 16'h0E00;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[1]~1 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[1]~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector6~19_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~19_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[1]~1 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|acca_inst|acca[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \CPU0|cpu01_inst|acca_inst|acca[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|acca_inst|acca[1]~1_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector14~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.ena(\CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca_inst|acca [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca_inst|acca[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector6~3 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector6~3_combout  = (\CPU0|cpu01_inst|dbo|Selector7~9_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [1]) # ((\CPU0|cpu01_inst|data_fetch_01|md [1] & \CPU0|cpu01_inst|dbo|Selector7~10_combout )))) # 
// (!\CPU0|cpu01_inst|dbo|Selector7~9_combout  & (((\CPU0|cpu01_inst|data_fetch_01|md [1] & \CPU0|cpu01_inst|dbo|Selector7~10_combout ))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~9_combout ),
	.datab(\CPU0|cpu01_inst|acca_inst|acca [1]),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [1]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector6~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~0 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~0 .lut_mask = 16'h0010;
defparam \CPU0|cpu01_inst|dbo|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \CPU0|cpu01_inst|PC01|pc[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector6~0 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector6~0_combout  = (\CPU0|cpu01_inst|PC01|pc [9] & ((\CPU0|cpu01_inst|dbo|Selector7~0_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~1_combout  & \CPU0|cpu01_inst|PC01|pc [1])))) # (!\CPU0|cpu01_inst|PC01|pc [9] & 
// (((\CPU0|cpu01_inst|dbo|Selector7~1_combout  & \CPU0|cpu01_inst|PC01|pc [1]))))

	.dataa(\CPU0|cpu01_inst|PC01|pc [9]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~0_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~1_combout ),
	.datad(\CPU0|cpu01_inst|PC01|pc [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector6~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector6~2 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector6~2_combout  = (\CPU0|cpu01_inst|accb_inst|accb [1] & ((\CPU0|cpu01_inst|dbo|Selector7~6_combout ) # ((\CPU0|cpu01_inst|XREG_inst|xreg [1] & \CPU0|cpu01_inst|dbo|Selector7~7_combout )))) # (!\CPU0|cpu01_inst|accb_inst|accb [1] 
// & (\CPU0|cpu01_inst|XREG_inst|xreg [1] & (\CPU0|cpu01_inst|dbo|Selector7~7_combout )))

	.dataa(\CPU0|cpu01_inst|accb_inst|accb [1]),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [1]),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~7_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector6~2 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|dbo|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector6~4 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector6~4_combout  = (\CPU0|cpu01_inst|dbo|Selector6~1_combout ) # ((\CPU0|cpu01_inst|dbo|Selector6~3_combout ) # ((\CPU0|cpu01_inst|dbo|Selector6~0_combout ) # (\CPU0|cpu01_inst|dbo|Selector6~2_combout )))

	.dataa(\CPU0|cpu01_inst|dbo|Selector6~1_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector6~3_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector6~0_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector6~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector6~4 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|dbo|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \CPU0|OCRH~2 (
// Equation(s):
// \CPU0|OCRH~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|cpu01_inst|dbo|Selector6~4_combout ) # ((\CPU0|cpu01_inst|data_fetch_01|md [9] & \CPU0|cpu01_inst|dbo|Selector7~13_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [9]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector6~4_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.cin(gnd),
	.combout(\CPU0|OCRH~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~2 .lut_mask = 16'hC8C0;
defparam \CPU0|OCRH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \CPU0|Equal8~1 (
// Equation(s):
// \CPU0|Equal8~1_combout  = (!\CPU0|cpu01_inst|abm|Selector15~10_combout  & (\CPU0|cpu01_inst|abm|Selector13~combout  & (\CPU0|cpu01_inst|abm|Selector12~combout  & !\CPU0|cpu01_inst|abm|Selector14~combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector15~10_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal8~1 .lut_mask = 16'h0040;
defparam \CPU0|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \CPU0|OCRL[6]~0 (
// Equation(s):
// \CPU0|OCRL[6]~0_combout  = ((\CPU0|always1~3_combout  & (\CPU0|Equal0~1_combout  & \CPU0|Equal8~1_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout )

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|Equal0~1_combout ),
	.datac(\CPU0|Equal8~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|OCRL[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRL[6]~0 .lut_mask = 16'h80FF;
defparam \CPU0|OCRL[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N31
dffeas \CPU0|OCRL[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[1] .is_wysiwyg = "true";
defparam \CPU0|OCRL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~8 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~8_combout  = (\CPU0|cpu01_inst|XREG_inst|xreg [0] & ((\CPU0|cpu01_inst|dbo|Selector7~7_combout ) # ((\CPU0|cpu01_inst|accb_inst|accb [0] & \CPU0|cpu01_inst|dbo|Selector7~6_combout )))) # (!\CPU0|cpu01_inst|XREG_inst|xreg [0] 
// & (((\CPU0|cpu01_inst|accb_inst|accb [0] & \CPU0|cpu01_inst|dbo|Selector7~6_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [0]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~7_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb [0]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~8 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~5 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~5_combout  = (\CPU0|cpu01_inst|XREG_inst|xreg [8] & ((\CPU0|cpu01_inst|dbo|Selector7~3_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~4_combout  & \CPU0|cpu01_inst|CC01|cc [0])))) # (!\CPU0|cpu01_inst|XREG_inst|xreg [8] & 
// (\CPU0|cpu01_inst|dbo|Selector7~4_combout  & ((\CPU0|cpu01_inst|CC01|cc [0]))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [8]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~4_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~3_combout ),
	.datad(\CPU0|cpu01_inst|CC01|cc [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~5 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|dbo|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \CPU0|cpu01_inst|PC01|pc[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[8] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~2 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~2_combout  = (\CPU0|cpu01_inst|PC01|pc [0] & ((\CPU0|cpu01_inst|dbo|Selector7~1_combout ) # ((\CPU0|cpu01_inst|PC01|pc [8] & \CPU0|cpu01_inst|dbo|Selector7~0_combout )))) # (!\CPU0|cpu01_inst|PC01|pc [0] & 
// (((\CPU0|cpu01_inst|PC01|pc [8] & \CPU0|cpu01_inst|dbo|Selector7~0_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|pc [0]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~1_combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [8]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~2 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~12 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~12_combout  = (\CPU0|cpu01_inst|dbo|Selector7~11_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~8_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~5_combout ) # (\CPU0|cpu01_inst|dbo|Selector7~2_combout )))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~11_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~8_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~5_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~12 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|dbo|Selector7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \CPU0|OCRH~3 (
// Equation(s):
// \CPU0|OCRH~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|cpu01_inst|dbo|Selector7~12_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~13_combout  & \CPU0|cpu01_inst|data_fetch_01|md [8]))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~12_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [8]),
	.cin(gnd),
	.combout(\CPU0|OCRH~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~3 .lut_mask = 16'hC8C0;
defparam \CPU0|OCRH~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \CPU0|OCRL[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[0] .is_wysiwyg = "true";
defparam \CPU0|OCRL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \CPU0|irq_ocf~0 (
// Equation(s):
// \CPU0|irq_ocf~0_combout  = (\CPU0|Add0~2_combout  & (\CPU0|OCRL [1] & (\CPU0|Add0~0_combout  $ (!\CPU0|OCRL [0])))) # (!\CPU0|Add0~2_combout  & (!\CPU0|OCRL [1] & (\CPU0|Add0~0_combout  $ (!\CPU0|OCRL [0]))))

	.dataa(\CPU0|Add0~2_combout ),
	.datab(\CPU0|OCRL [1]),
	.datac(\CPU0|Add0~0_combout ),
	.datad(\CPU0|OCRL [0]),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~0 .lut_mask = 16'h9009;
defparam \CPU0|irq_ocf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \CPU0|OCRL[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|ETOI~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[2] .is_wysiwyg = "true";
defparam \CPU0|OCRL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \CPU0|irq_ocf~1 (
// Equation(s):
// \CPU0|irq_ocf~1_combout  = (\CPU0|OCRL [3] & (\CPU0|Add0~6_combout  & (\CPU0|OCRL [2] $ (!\CPU0|Add0~4_combout )))) # (!\CPU0|OCRL [3] & (!\CPU0|Add0~6_combout  & (\CPU0|OCRL [2] $ (!\CPU0|Add0~4_combout ))))

	.dataa(\CPU0|OCRL [3]),
	.datab(\CPU0|OCRL [2]),
	.datac(\CPU0|Add0~4_combout ),
	.datad(\CPU0|Add0~6_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~1 .lut_mask = 16'h8241;
defparam \CPU0|irq_ocf~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|Selector2~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & 
// (\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector10~6_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.datab(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector10~6_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|Selector2~0 .lut_mask = 16'hEA40;
defparam \CPU0|cpu01_inst|accb_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \CPU0|cpu01_inst|accb_inst|accb[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|accb_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb_inst|accb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb_inst|accb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector2~2 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector2~2_combout  = (\CPU0|cpu01_inst|XREG_inst|xreg [5] & ((\CPU0|cpu01_inst|dbo|Selector7~7_combout ) # ((\CPU0|cpu01_inst|accb_inst|accb [5] & \CPU0|cpu01_inst|dbo|Selector7~6_combout )))) # (!\CPU0|cpu01_inst|XREG_inst|xreg [5] 
// & (\CPU0|cpu01_inst|accb_inst|accb [5] & (\CPU0|cpu01_inst|dbo|Selector7~6_combout )))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [5]),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [5]),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~6_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector2~2 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|dbo|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \CPU0|cpu01_inst|PC01|pc[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[4]~24 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[4]~24_combout  = ((\CPU0|cpu01_inst|EA01|tempind[4]~3_combout  $ (\CPU0|cpu01_inst|EA01|Selector12~2_combout  $ (!\CPU0|cpu01_inst|EA01|ea[3]~23 )))) # (GND)
// \CPU0|cpu01_inst|EA01|ea[4]~25  = CARRY((\CPU0|cpu01_inst|EA01|tempind[4]~3_combout  & ((\CPU0|cpu01_inst|EA01|Selector12~2_combout ) # (!\CPU0|cpu01_inst|EA01|ea[3]~23 ))) # (!\CPU0|cpu01_inst|EA01|tempind[4]~3_combout  & 
// (\CPU0|cpu01_inst|EA01|Selector12~2_combout  & !\CPU0|cpu01_inst|EA01|ea[3]~23 )))

	.dataa(\CPU0|cpu01_inst|EA01|tempind[4]~3_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[3]~23 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[4]~24_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[4]~25 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[4]~24 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|EA01|ea[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \CPU0|cpu01_inst|EA01|ea[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector4~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector4~0_combout  = (\CPU0|cpu01_inst|EA01|Equal1~0_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [12]) # ((\CPU0|cpu01_inst|EA01|Equal1~1_combout  & \CPU0|cpu01_inst|EA01|ea [4])))) # (!\CPU0|cpu01_inst|EA01|Equal1~0_combout  & 
// (\CPU0|cpu01_inst|EA01|Equal1~1_combout  & (\CPU0|cpu01_inst|EA01|ea [4])))

	.dataa(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Equal1~1_combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [4]),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [12]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector4~0 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|EA01|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector5~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector5~0_combout  = (\CPU0|cpu01_inst|EA01|Equal1~0_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [11]) # ((\CPU0|cpu01_inst|EA01|Equal1~1_combout  & \CPU0|cpu01_inst|EA01|ea [3])))) # (!\CPU0|cpu01_inst|EA01|Equal1~0_combout  & 
// (\CPU0|cpu01_inst|EA01|Equal1~1_combout  & ((\CPU0|cpu01_inst|EA01|ea [3]))))

	.dataa(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Equal1~1_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [11]),
	.datad(\CPU0|cpu01_inst|EA01|ea [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector5~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|EA01|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[11]~38 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[11]~38_combout  = (\CPU0|cpu01_inst|EA01|Selector5~1_combout  & (!\CPU0|cpu01_inst|EA01|ea[10]~37 )) # (!\CPU0|cpu01_inst|EA01|Selector5~1_combout  & ((\CPU0|cpu01_inst|EA01|ea[10]~37 ) # (GND)))
// \CPU0|cpu01_inst|EA01|ea[11]~39  = CARRY((!\CPU0|cpu01_inst|EA01|ea[10]~37 ) # (!\CPU0|cpu01_inst|EA01|Selector5~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|Selector5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[10]~37 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[11]~38_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[11]~39 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[11]~38 .lut_mask = 16'h3C3F;
defparam \CPU0|cpu01_inst|EA01|ea[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \CPU0|cpu01_inst|EA01|ea[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector5~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector5~1_combout  = (\CPU0|cpu01_inst|EA01|Selector5~0_combout ) # ((!\CPU0|cpu01_inst|EA01|WideNor1~0_combout  & \CPU0|cpu01_inst|EA01|ea [11]))

	.dataa(\CPU0|cpu01_inst|EA01|WideNor1~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|Selector5~0_combout ),
	.datad(\CPU0|cpu01_inst|EA01|ea [11]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector5~1 .lut_mask = 16'hF5F0;
defparam \CPU0|cpu01_inst|EA01|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[12]~40 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[12]~40_combout  = (\CPU0|cpu01_inst|EA01|Selector4~1_combout  & (\CPU0|cpu01_inst|EA01|ea[11]~39  $ (GND))) # (!\CPU0|cpu01_inst|EA01|Selector4~1_combout  & (!\CPU0|cpu01_inst|EA01|ea[11]~39  & VCC))
// \CPU0|cpu01_inst|EA01|ea[12]~41  = CARRY((\CPU0|cpu01_inst|EA01|Selector4~1_combout  & !\CPU0|cpu01_inst|EA01|ea[11]~39 ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|Selector4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[11]~39 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[12]~40_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[12]~41 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[12]~40 .lut_mask = 16'hC30C;
defparam \CPU0|cpu01_inst|EA01|ea[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \CPU0|cpu01_inst|EA01|ea[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector4~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector4~1_combout  = (\CPU0|cpu01_inst|EA01|Selector4~0_combout ) # ((!\CPU0|cpu01_inst|EA01|WideNor1~0_combout  & \CPU0|cpu01_inst|EA01|ea [12]))

	.dataa(\CPU0|cpu01_inst|EA01|WideNor1~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|Selector4~0_combout ),
	.datad(\CPU0|cpu01_inst|EA01|ea [12]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector4~1 .lut_mask = 16'hF5F0;
defparam \CPU0|cpu01_inst|EA01|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[13]~42 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[13]~42_combout  = (\CPU0|cpu01_inst|EA01|Selector3~1_combout  & (!\CPU0|cpu01_inst|EA01|ea[12]~41 )) # (!\CPU0|cpu01_inst|EA01|Selector3~1_combout  & ((\CPU0|cpu01_inst|EA01|ea[12]~41 ) # (GND)))
// \CPU0|cpu01_inst|EA01|ea[13]~43  = CARRY((!\CPU0|cpu01_inst|EA01|ea[12]~41 ) # (!\CPU0|cpu01_inst|EA01|Selector3~1_combout ))

	.dataa(\CPU0|cpu01_inst|EA01|Selector3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[12]~41 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[13]~42_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[13]~43 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[13]~42 .lut_mask = 16'h5A5F;
defparam \CPU0|cpu01_inst|EA01|ea[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \CPU0|cpu01_inst|EA01|ea[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector3~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout  & (((\CPU0|cpu01_inst|EA01|ea [13]) # (!\CPU0|cpu01_inst|PC01|Equal2~0_combout )))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout  & 
// (!\CPU0|cpu01_inst|PC01|Equal2~4_combout  & ((\CPU0|cpu01_inst|EA01|ea [13]) # (!\CPU0|cpu01_inst|PC01|Equal2~0_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Equal2~4_combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [13]),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector3~0 .lut_mask = 16'hB0BB;
defparam \CPU0|cpu01_inst|PC01|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector3~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector3~1_combout  = (\CPU0|cpu01_inst|PC01|Selector3~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [13]) # (!\CPU0|cpu01_inst|PC01|temppc~1_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|pc [13]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|PC01|temppc~1_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Selector3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector3~1 .lut_mask = 16'hAF00;
defparam \CPU0|cpu01_inst|PC01|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector4~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector4~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout  & (((\CPU0|cpu01_inst|EA01|ea [12]) # (!\CPU0|cpu01_inst|PC01|Equal2~0_combout )))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout  & 
// (!\CPU0|cpu01_inst|PC01|Equal2~4_combout  & ((\CPU0|cpu01_inst|EA01|ea [12]) # (!\CPU0|cpu01_inst|PC01|Equal2~0_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Equal2~4_combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [12]),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector4~0 .lut_mask = 16'hB0BB;
defparam \CPU0|cpu01_inst|PC01|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector4~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector4~1_combout  = (\CPU0|cpu01_inst|PC01|Selector4~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [12]) # (!\CPU0|cpu01_inst|PC01|temppc~1_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|pc [12]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|PC01|temppc~1_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Selector4~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector4~1 .lut_mask = 16'hAF00;
defparam \CPU0|cpu01_inst|PC01|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[11]~38 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[11]~38_combout  = (\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector5~1_combout  & (\CPU0|cpu01_inst|PC01|pc[10]~37  & VCC)) # (!\CPU0|cpu01_inst|PC01|Selector5~1_combout  & 
// (!\CPU0|cpu01_inst|PC01|pc[10]~37 )))) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector5~1_combout  & (!\CPU0|cpu01_inst|PC01|pc[10]~37 )) # (!\CPU0|cpu01_inst|PC01|Selector5~1_combout  & ((\CPU0|cpu01_inst|PC01|pc[10]~37 
// ) # (GND)))))
// \CPU0|cpu01_inst|PC01|pc[11]~39  = CARRY((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|PC01|Selector5~1_combout  & !\CPU0|cpu01_inst|PC01|pc[10]~37 )) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((!\CPU0|cpu01_inst|PC01|pc[10]~37 
// ) # (!\CPU0|cpu01_inst|PC01|Selector5~1_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[10]~37 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[11]~38_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[11]~39 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[11]~38 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|PC01|pc[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \CPU0|cpu01_inst|PC01|pc[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[11] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector5~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector5~0_combout  = (\CPU0|cpu01_inst|EA01|ea [11] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ) # ((!\CPU0|cpu01_inst|PC01|Equal2~4_combout )))) # (!\CPU0|cpu01_inst|EA01|ea [11] & 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~4_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [11]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.datac(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector5~0 .lut_mask = 16'h8CAF;
defparam \CPU0|cpu01_inst|PC01|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector5~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector5~1_combout  = (\CPU0|cpu01_inst|PC01|Selector5~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [11]) # (!\CPU0|cpu01_inst|PC01|temppc~1_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|temppc~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|PC01|pc [11]),
	.datad(\CPU0|cpu01_inst|PC01|Selector5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector5~1 .lut_mask = 16'hF500;
defparam \CPU0|cpu01_inst|PC01|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[12]~40 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[12]~40_combout  = ((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  $ (\CPU0|cpu01_inst|PC01|Selector4~1_combout  $ (!\CPU0|cpu01_inst|PC01|pc[11]~39 )))) # (GND)
// \CPU0|cpu01_inst|PC01|pc[12]~41  = CARRY((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector4~1_combout ) # (!\CPU0|cpu01_inst|PC01|pc[11]~39 ))) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & 
// (\CPU0|cpu01_inst|PC01|Selector4~1_combout  & !\CPU0|cpu01_inst|PC01|pc[11]~39 )))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[11]~39 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[12]~40_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[12]~41 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[12]~40 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|PC01|pc[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[13]~42 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[13]~42_combout  = (\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector3~1_combout  & (\CPU0|cpu01_inst|PC01|pc[12]~41  & VCC)) # (!\CPU0|cpu01_inst|PC01|Selector3~1_combout  & 
// (!\CPU0|cpu01_inst|PC01|pc[12]~41 )))) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector3~1_combout  & (!\CPU0|cpu01_inst|PC01|pc[12]~41 )) # (!\CPU0|cpu01_inst|PC01|Selector3~1_combout  & ((\CPU0|cpu01_inst|PC01|pc[12]~41 
// ) # (GND)))))
// \CPU0|cpu01_inst|PC01|pc[13]~43  = CARRY((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & (!\CPU0|cpu01_inst|PC01|Selector3~1_combout  & !\CPU0|cpu01_inst|PC01|pc[12]~41 )) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((!\CPU0|cpu01_inst|PC01|pc[12]~41 
// ) # (!\CPU0|cpu01_inst|PC01|Selector3~1_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[12]~41 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[13]~42_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[13]~43 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[13]~42 .lut_mask = 16'h9617;
defparam \CPU0|cpu01_inst|PC01|pc[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \CPU0|cpu01_inst|PC01|pc[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector2~0_combout  = (\CPU0|cpu01_inst|dbo|Selector7~1_combout  & ((\CPU0|cpu01_inst|PC01|pc [5]) # ((\CPU0|cpu01_inst|dbo|Selector7~0_combout  & \CPU0|cpu01_inst|PC01|pc [13])))) # (!\CPU0|cpu01_inst|dbo|Selector7~1_combout  & 
// (\CPU0|cpu01_inst|dbo|Selector7~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [13]))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~1_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~0_combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [5]),
	.datad(\CPU0|cpu01_inst|PC01|pc [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector2~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|dbo|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector2~2 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector2~2_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & ((\CPU0|cpu01_inst|ALU01|Selector2~6_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector2~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector2~2 .lut_mask = 16'hA808;
defparam \CPU0|cpu01_inst|XREG_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector2~1 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector2~1_combout  = (\CPU0|cpu01_inst|dbo|Selector7~3_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [13]) # ((\CPU0|cpu01_inst|dbo|Selector7~4_combout  & \CPU0|cpu01_inst|CC01|cc [5])))) # (!\CPU0|cpu01_inst|dbo|Selector7~3_combout  
// & (\CPU0|cpu01_inst|dbo|Selector7~4_combout  & ((\CPU0|cpu01_inst|CC01|cc [5]))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~3_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~4_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [13]),
	.datad(\CPU0|cpu01_inst|CC01|cc [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector2~1 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|dbo|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector2~4 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector2~4_combout  = (\CPU0|cpu01_inst|dbo|Selector2~3_combout ) # ((\CPU0|cpu01_inst|dbo|Selector2~2_combout ) # ((\CPU0|cpu01_inst|dbo|Selector2~0_combout ) # (\CPU0|cpu01_inst|dbo|Selector2~1_combout )))

	.dataa(\CPU0|cpu01_inst|dbo|Selector2~3_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector2~2_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector2~0_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector2~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector2~4 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|dbo|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \CPU0|OCRH~4 (
// Equation(s):
// \CPU0|OCRH~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|cpu01_inst|dbo|Selector2~4_combout ) # ((\CPU0|cpu01_inst|data_fetch_01|md [13] & \CPU0|cpu01_inst|dbo|Selector7~13_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [13]),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector2~4_combout ),
	.cin(gnd),
	.combout(\CPU0|OCRH~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~4 .lut_mask = 16'hAA80;
defparam \CPU0|OCRH~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \CPU0|OCRL[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[5] .is_wysiwyg = "true";
defparam \CPU0|OCRL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \CPU0|irq_ocf~2 (
// Equation(s):
// \CPU0|irq_ocf~2_combout  = (\CPU0|OCRL [4] & (\CPU0|Add0~8_combout  & (\CPU0|Add0~10_combout  $ (!\CPU0|OCRL [5])))) # (!\CPU0|OCRL [4] & (!\CPU0|Add0~8_combout  & (\CPU0|Add0~10_combout  $ (!\CPU0|OCRL [5]))))

	.dataa(\CPU0|OCRL [4]),
	.datab(\CPU0|Add0~10_combout ),
	.datac(\CPU0|Add0~8_combout ),
	.datad(\CPU0|OCRL [5]),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~2 .lut_mask = 16'h8421;
defparam \CPU0|irq_ocf~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \CPU0|irq_ocf~4 (
// Equation(s):
// \CPU0|irq_ocf~4_combout  = (\CPU0|irq_ocf~3_combout  & (\CPU0|irq_ocf~0_combout  & (\CPU0|irq_ocf~1_combout  & \CPU0|irq_ocf~2_combout )))

	.dataa(\CPU0|irq_ocf~3_combout ),
	.datab(\CPU0|irq_ocf~0_combout ),
	.datac(\CPU0|irq_ocf~1_combout ),
	.datad(\CPU0|irq_ocf~2_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~4 .lut_mask = 16'h8000;
defparam \CPU0|irq_ocf~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \CPU0|Equal3~0 (
// Equation(s):
// \CPU0|Equal3~0_combout  = (\CPU0|cpu01_inst|abm|Selector15~10_combout  & \CPU0|cpu01_inst|abm|Selector14~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|abm|Selector15~10_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal3~0 .lut_mask = 16'hF000;
defparam \CPU0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \CPU0|Equal7~0 (
// Equation(s):
// \CPU0|Equal7~0_combout  = (!\CPU0|cpu01_inst|abm|Selector13~combout  & (\CPU0|Equal0~1_combout  & (\CPU0|cpu01_inst|abm|Selector12~combout  & \CPU0|Equal3~0_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datab(\CPU0|Equal0~1_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.datad(\CPU0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal7~0 .lut_mask = 16'h4000;
defparam \CPU0|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \CPU0|OCRH[3]~8 (
// Equation(s):
// \CPU0|OCRH[3]~8_combout  = ((\reset~q ) # ((\CPU0|always1~3_combout  & \CPU0|Equal7~0_combout ))) # (!button_s[3])

	.dataa(\CPU0|always1~3_combout ),
	.datab(button_s[3]),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|OCRH[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH[3]~8 .lut_mask = 16'hFFB3;
defparam \CPU0|OCRH[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \CPU0|OCRH[5] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRH[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[5] .is_wysiwyg = "true";
defparam \CPU0|OCRH[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector3~1 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector3~1_combout  = (\CPU0|cpu01_inst|dbo|Selector7~3_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [12]) # ((\CPU0|cpu01_inst|dbo|Selector7~4_combout  & \CPU0|cpu01_inst|CC01|cc [4])))) # (!\CPU0|cpu01_inst|dbo|Selector7~3_combout  
// & (\CPU0|cpu01_inst|dbo|Selector7~4_combout  & (\CPU0|cpu01_inst|CC01|cc [4])))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~3_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~4_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [4]),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [12]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector3~1 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|dbo|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector3~0_combout  = (\CPU0|cpu01_inst|PC01|pc [12] & ((\CPU0|cpu01_inst|dbo|Selector7~0_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~1_combout  & \CPU0|cpu01_inst|PC01|pc [4])))) # (!\CPU0|cpu01_inst|PC01|pc [12] & 
// (\CPU0|cpu01_inst|dbo|Selector7~1_combout  & ((\CPU0|cpu01_inst|PC01|pc [4]))))

	.dataa(\CPU0|cpu01_inst|PC01|pc [12]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~1_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~0_combout ),
	.datad(\CPU0|cpu01_inst|PC01|pc [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector3~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|dbo|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[4]~4 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[4]~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector3~6_combout )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector3~6_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[4]~4 .lut_mask = 16'hAACC;
defparam \CPU0|cpu01_inst|acca_inst|acca[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \CPU0|cpu01_inst|acca_inst|acca[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|acca_inst|acca[4]~4_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.ena(\CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca_inst|acca [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca_inst|acca[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~9 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~9_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr112~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~9 .lut_mask = 16'h0100;
defparam \CPU0|cpu01_inst|dbo|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector3~3 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector3~3_combout  = (\CPU0|cpu01_inst|data_fetch_01|md [4] & ((\CPU0|cpu01_inst|dbo|Selector7~10_combout ) # ((\CPU0|cpu01_inst|acca_inst|acca [4] & \CPU0|cpu01_inst|dbo|Selector7~9_combout )))) # 
// (!\CPU0|cpu01_inst|data_fetch_01|md [4] & (((\CPU0|cpu01_inst|acca_inst|acca [4] & \CPU0|cpu01_inst|dbo|Selector7~9_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [4]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~10_combout ),
	.datac(\CPU0|cpu01_inst|acca_inst|acca [4]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector3~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector3~4 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector3~4_combout  = (\CPU0|cpu01_inst|dbo|Selector3~2_combout ) # ((\CPU0|cpu01_inst|dbo|Selector3~1_combout ) # ((\CPU0|cpu01_inst|dbo|Selector3~0_combout ) # (\CPU0|cpu01_inst|dbo|Selector3~3_combout )))

	.dataa(\CPU0|cpu01_inst|dbo|Selector3~2_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector3~1_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector3~0_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector3~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector3~4 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|dbo|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \CPU0|OCRH~5 (
// Equation(s):
// \CPU0|OCRH~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|cpu01_inst|dbo|Selector3~4_combout ) # ((\CPU0|cpu01_inst|data_fetch_01|md [12] & \CPU0|cpu01_inst|dbo|Selector7~13_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector3~4_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [12]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.cin(gnd),
	.combout(\CPU0|OCRH~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~5 .lut_mask = 16'hA888;
defparam \CPU0|OCRH~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \CPU0|OCRH[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRH[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[4] .is_wysiwyg = "true";
defparam \CPU0|OCRH[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \CPU0|irq_ocf~7 (
// Equation(s):
// \CPU0|irq_ocf~7_combout  = (\CPU0|Add0~24_combout  & (\CPU0|OCRH [4] & (\CPU0|OCRH [5] $ (!\CPU0|Add0~26_combout )))) # (!\CPU0|Add0~24_combout  & (!\CPU0|OCRH [4] & (\CPU0|OCRH [5] $ (!\CPU0|Add0~26_combout ))))

	.dataa(\CPU0|Add0~24_combout ),
	.datab(\CPU0|OCRH [5]),
	.datac(\CPU0|Add0~26_combout ),
	.datad(\CPU0|OCRH [4]),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~7 .lut_mask = 16'h8241;
defparam \CPU0|irq_ocf~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \CPU0|OCRH[2] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|ETOI~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRH[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[2] .is_wysiwyg = "true";
defparam \CPU0|OCRH[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \CPU0|irq_ocf~6 (
// Equation(s):
// \CPU0|irq_ocf~6_combout  = (\CPU0|OCRH [3] & (\CPU0|Add0~22_combout  & (\CPU0|OCRH [2] $ (!\CPU0|Add0~20_combout )))) # (!\CPU0|OCRH [3] & (!\CPU0|Add0~22_combout  & (\CPU0|OCRH [2] $ (!\CPU0|Add0~20_combout ))))

	.dataa(\CPU0|OCRH [3]),
	.datab(\CPU0|OCRH [2]),
	.datac(\CPU0|Add0~22_combout ),
	.datad(\CPU0|Add0~20_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~6 .lut_mask = 16'h8421;
defparam \CPU0|irq_ocf~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \CPU0|OCRH[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRH[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[0] .is_wysiwyg = "true";
defparam \CPU0|OCRH[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \CPU0|OCRH[1] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRH[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[1] .is_wysiwyg = "true";
defparam \CPU0|OCRH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \CPU0|irq_ocf~5 (
// Equation(s):
// \CPU0|irq_ocf~5_combout  = (\CPU0|Add0~18_combout  & (\CPU0|OCRH [1] & (\CPU0|OCRH [0] $ (!\CPU0|Add0~16_combout )))) # (!\CPU0|Add0~18_combout  & (!\CPU0|OCRH [1] & (\CPU0|OCRH [0] $ (!\CPU0|Add0~16_combout ))))

	.dataa(\CPU0|Add0~18_combout ),
	.datab(\CPU0|OCRH [0]),
	.datac(\CPU0|OCRH [1]),
	.datad(\CPU0|Add0~16_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~5 .lut_mask = 16'h8421;
defparam \CPU0|irq_ocf~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \CPU0|irq_ocf~9 (
// Equation(s):
// \CPU0|irq_ocf~9_combout  = (\CPU0|irq_ocf~8_combout  & (\CPU0|irq_ocf~7_combout  & (\CPU0|irq_ocf~6_combout  & \CPU0|irq_ocf~5_combout )))

	.dataa(\CPU0|irq_ocf~8_combout ),
	.datab(\CPU0|irq_ocf~7_combout ),
	.datac(\CPU0|irq_ocf~6_combout ),
	.datad(\CPU0|irq_ocf~5_combout ),
	.cin(gnd),
	.combout(\CPU0|irq_ocf~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|irq_ocf~9 .lut_mask = 16'h8000;
defparam \CPU0|irq_ocf~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ) # ((\CPU0|irq_ocf~4_combout  & (\CPU0|EOCI~q  & \CPU0|irq_ocf~9_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ),
	.datab(\CPU0|irq_ocf~4_combout ),
	.datac(\CPU0|EOCI~q ),
	.datad(\CPU0|irq_ocf~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state~0 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector69~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout  = (!\CPU0|cpu01_inst|CC01|cc [4] & ((\CPU0|cpu01_inst|state_sequencer01|Selector69~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector69~1_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector69~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector69~0_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [4]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector69~2 .lut_mask = 16'h0E0C;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~110 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~110_combout  = (!\reset~q  & (\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout  & button_s[3]))

	.dataa(\reset~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ),
	.datac(button_s[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~110 .lut_mask = 16'h4040;
defparam \CPU0|cpu01_inst|state_sequencer01|state~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \CPU0|cpu01_inst|state_sequencer01|state.int_mask_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_mask_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_mask_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector54~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector54~7_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector54~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~7 .lut_mask = 16'h5000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector54~19 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector54~19_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & (\CPU0|cpu01_inst|state_sequencer01|Selector54~7_combout  & 
// !\CPU0|cpu01_inst|opcode_fetch_01|op_code [1])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector54~7_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector54~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~19 .lut_mask = 16'h0040;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector54~18 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector54~16_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector54~19_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector54~16_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_mask_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector54~19_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~18 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal32~1 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal32~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector53~7_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal32~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal32~1 .lut_mask = 16'h3000;
defparam \CPU0|cpu01_inst|ALU01|Equal32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector3~2 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector3~2_combout  = (!\CPU0|cpu01_inst|ALU01|Equal37~4_combout  & (((!\CPU0|cpu01_inst|ALU01|Equal32~1_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout )) # (!\CPU0|cpu01_inst|ALU01|Equal32~0_combout )))

	.dataa(\CPU0|cpu01_inst|ALU01|Equal32~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal37~4_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Equal32~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector3~2 .lut_mask = 16'h070F;
defparam \CPU0|cpu01_inst|CC01|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Equal32~0 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Equal32~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout  & !\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector56~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Equal32~0 .lut_mask = 16'h0505;
defparam \CPU0|cpu01_inst|ALU01|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector3~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & (\CPU0|cpu01_inst|ALU01|Equal37~5_combout  & (\CPU0|cpu01_inst|ALU01|Equal32~0_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout 
// )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Equal37~5_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Equal32~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector54~18_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector3~0 .lut_mask = 16'h4000;
defparam \CPU0|cpu01_inst|CC01|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector3~1 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector3~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & ((\CPU0|cpu01_inst|CC01|Selector3~0_combout ) # ((\CPU0|cpu01_inst|ALU01|Equal37~4_combout  & \CPU0|cpu01_inst|left_mux01|Selector11~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Equal37~4_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector11~2_combout ),
	.datad(\CPU0|cpu01_inst|CC01|Selector3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector3~1 .lut_mask = 16'h5540;
defparam \CPU0|cpu01_inst|CC01|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector3~3 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector3~3_combout  = (\CPU0|cpu01_inst|CC01|Selector3~1_combout ) # ((\CPU0|cpu01_inst|CC01|cc [4] & ((\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ) # (\CPU0|cpu01_inst|CC01|Selector3~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datab(\CPU0|cpu01_inst|CC01|Selector3~2_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [4]),
	.datad(\CPU0|cpu01_inst|CC01|Selector3~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector3~3 .lut_mask = 16'hFFE0;
defparam \CPU0|cpu01_inst|CC01|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|Selector3~4 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|Selector3~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout  & (((\CPU0|cpu01_inst|CC01|Selector3~3_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.datad(\CPU0|cpu01_inst|CC01|Selector3~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|Selector3~4 .lut_mask = 16'hB380;
defparam \CPU0|cpu01_inst|CC01|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \CPU0|cpu01_inst|CC01|cc[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|CC01|Selector3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|CC01|cc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|CC01|cc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector67~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector67~4_combout  = (\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q  & (!\CPU0|cpu01_inst|CC01|cc [4] & ((\CPU0|cpu01_inst|state_sequencer01|next_state~0_combout )))) # (!\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q  & 
// ((\CPU0|cpu01_inst|nmi_req~q ) # ((!\CPU0|cpu01_inst|CC01|cc [4] & \CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ))))

	.dataa(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ),
	.datab(\CPU0|cpu01_inst|CC01|cc [4]),
	.datac(\CPU0|cpu01_inst|nmi_req~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector67~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector67~4 .lut_mask = 16'h7350;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector67~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector67~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|state~80_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector67~4_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q )))) # (!\CPU0|cpu01_inst|state_sequencer01|state~80_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector67~4_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state~80_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector67~4_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector67~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector67~3 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector67~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector67~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~75 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~75_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~75 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \CPU0|cpu01_inst|state_sequencer01|state.int_pch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.int_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_pch_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~82 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~82_combout  = (!\reset~q  & (button_s[3] & \CPU0|cpu01_inst|state_sequencer01|state.int_pch_state~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(button_s[3]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_pch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~82 .lut_mask = 16'h3000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~81 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~81_combout  = (!\reset~q  & (\CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state~q  & button_s[3]))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~81 .lut_mask = 16'h3000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~3_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~3 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~83 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~83_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~3_combout  & \CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder4~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~83 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~84 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~84_combout  = (button_s[3] & (\CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state~q  & !\reset~q ))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~84 .lut_mask = 16'h00C0;
defparam \CPU0|cpu01_inst|state_sequencer01|state~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr111~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr111~4_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr111~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr111~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~5 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector33~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector33~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr111~6_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr111~5_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr112~2_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr110~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr111~6_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr111~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr112~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr110~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector33~0 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector33~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector33~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.rti_state~q  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~3_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector33~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rti_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector33~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector33~1 .lut_mask = 16'h3000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|SP_inst|sp[15]~0 (
// Equation(s):
// \CPU0|cpu01_inst|SP_inst|sp[15]~0_combout  = (!\CPU0|hold_s~q  & ((\CPU0|cpu01_inst|state_sequencer01|Selector33~2_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|Selector33~1_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector33~2_combout ),
	.datab(\CPU0|hold_s~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector33~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[15]~0 .lut_mask = 16'h2233;
defparam \CPU0|cpu01_inst|SP_inst|sp[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \CPU0|cpu01_inst|SP_inst|sp[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector9~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector9~0_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector9~6_combout ) # ((\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & \CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout )))) 
// # (!\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout  & (((\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & \CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector9~6_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector9~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|XREG_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|acca_inst|acca[6]~6 (
// Equation(s):
// \CPU0|cpu01_inst|acca_inst|acca[6]~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector1~6_combout ))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector1~6_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector29~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|acca_inst|acca[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[6]~6 .lut_mask = 16'hCCAA;
defparam \CPU0|cpu01_inst|acca_inst|acca[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \CPU0|cpu01_inst|acca_inst|acca[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|acca_inst|acca[6]~6_combout ),
	.asdata(\CPU0|cpu01_inst|ALU01|Selector9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU0|cpu01_inst|acca_inst|acca[2]~9_combout ),
	.sload(\CPU0|cpu01_inst|state_sequencer01|Selector28~8_combout ),
	.ena(\CPU0|cpu01_inst|acca_inst|acca[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|acca_inst|acca [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|acca_inst|acca[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|acca_inst|acca[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector9~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector9~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector15~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & 
// ((\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (\CPU0|cpu01_inst|accb_inst|accb [6])) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & ((\CPU0|cpu01_inst|acca_inst|acca [6])))))

	.dataa(\CPU0|cpu01_inst|accb_inst|accb [6]),
	.datab(\CPU0|cpu01_inst|acca_inst|acca [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector9~0 .lut_mask = 16'hFA0C;
defparam \CPU0|cpu01_inst|left_mux01|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector9~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector9~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector9~0_combout  & (\CPU0|cpu01_inst|SP_inst|sp [6])) # (!\CPU0|cpu01_inst|left_mux01|Selector9~0_combout  & 
// ((\CPU0|cpu01_inst|XREG_inst|xreg [6]))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector9~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datab(\CPU0|cpu01_inst|SP_inst|sp [6]),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [6]),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector9~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector9~1 .lut_mask = 16'hDDA0;
defparam \CPU0|cpu01_inst|left_mux01|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector9~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector9~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [6]))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector9~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector9~1_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector9~2 .lut_mask = 16'hFC0C;
defparam \CPU0|cpu01_inst|left_mux01|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector9~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector9~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  $ (((\CPU0|cpu01_inst|right_mux01|Selector1~0_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))) # 
// (!\CPU0|cpu01_inst|left_mux01|Selector9~2_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & ((\CPU0|cpu01_inst|ALU01|Selector6~5_combout ) # (\CPU0|cpu01_inst|ALU01|Selector6~6_combout ))) # 
// (!\CPU0|cpu01_inst|right_mux01|Selector1~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector6~5_combout  & \CPU0|cpu01_inst|ALU01|Selector6~6_combout ))))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.datab(\CPU0|cpu01_inst|right_mux01|Selector1~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector6~5_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector6~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector9~2 .lut_mask = 16'h5E68;
defparam \CPU0|cpu01_inst|ALU01|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector9~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector9~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector12~6_combout  & (((\CPU0|cpu01_inst|ALU01|Add4~12_combout ) # (\CPU0|cpu01_inst|ALU01|Selector12~16_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector12~6_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector9~2_combout  & ((!\CPU0|cpu01_inst|ALU01|Selector12~16_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector12~6_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector9~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add4~12_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector9~3 .lut_mask = 16'hAAE4;
defparam \CPU0|cpu01_inst|ALU01|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector9~4 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector9~4_combout  = (\CPU0|cpu01_inst|ALU01|Selector9~3_combout  & (((\CPU0|cpu01_inst|ALU01|Add2~14_combout ) # (!\CPU0|cpu01_inst|ALU01|Selector12~16_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector9~3_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector9~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector12~16_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector9~1_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector9~3_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Add2~14_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~16_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector9~4 .lut_mask = 16'hE2CC;
defparam \CPU0|cpu01_inst|ALU01|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector9~5 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector9~5_combout  = (\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & (!\CPU0|cpu01_inst|ALU01|Selector12~2_combout  & (\CPU0|cpu01_inst|ALU01|Selector9~4_combout ))) # (!\CPU0|cpu01_inst|ALU01|Selector0~10_combout  & 
// ((\CPU0|cpu01_inst|ALU01|Selector12~2_combout ) # ((\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector0~10_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector12~2_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector9~4_combout ),
	.datad(\CPU0|cpu01_inst|left_mux01|Selector9~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector9~5 .lut_mask = 16'h7564;
defparam \CPU0|cpu01_inst|ALU01|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector9~6 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector9~6_combout  = (\CPU0|cpu01_inst|ALU01|Selector9~5_combout  & ((\CPU0|cpu01_inst|right_mux01|Selector1~0_combout ) # ((!\CPU0|cpu01_inst|ALU01|Selector12~2_combout )))) # (!\CPU0|cpu01_inst|ALU01|Selector9~5_combout  & 
// (((\CPU0|cpu01_inst|ALU01|Add5~10_combout  & \CPU0|cpu01_inst|ALU01|Selector12~2_combout ))))

	.dataa(\CPU0|cpu01_inst|right_mux01|Selector1~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Add5~10_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector9~5_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector12~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector9~6 .lut_mask = 16'hACF0;
defparam \CPU0|cpu01_inst|ALU01|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|Selector1~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & 
// (\CPU0|cpu01_inst|ALU01|Selector9~6_combout  & (\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector9~6_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|Selector1~0 .lut_mask = 16'hEA40;
defparam \CPU0|cpu01_inst|accb_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \CPU0|cpu01_inst|accb_inst|accb[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|accb_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb_inst|accb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb_inst|accb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector10~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector10~2_combout  = (\CPU0|cpu01_inst|EA01|Selector10~1_combout  & (\CPU0|cpu01_inst|EA01|Selector10~0_combout )) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout  & ((\CPU0|cpu01_inst|EA01|Selector10~0_combout  & 
// ((\CPU0|cpu01_inst|EA01|ea [6]))) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|ea [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector10~2 .lut_mask = 16'hDC98;
defparam \CPU0|cpu01_inst|EA01|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector10~3 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector10~3_combout  = (\CPU0|cpu01_inst|EA01|Selector10~1_combout  & ((\CPU0|cpu01_inst|EA01|Selector10~2_combout  & ((\CPU0|cpu01_inst|accb_inst|accb [6]))) # (!\CPU0|cpu01_inst|EA01|Selector10~2_combout  & 
// (\CPU0|cpu01_inst|XREG_inst|xreg [6])))) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout  & (((\CPU0|cpu01_inst|EA01|Selector10~2_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [6]),
	.datab(\CPU0|cpu01_inst|accb_inst|accb [6]),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector10~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector10~3 .lut_mask = 16'hCFA0;
defparam \CPU0|cpu01_inst|EA01|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector10~4 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector10~4_combout  = (\CPU0|cpu01_inst|EA01|Selector10~3_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector10~4 .lut_mask = 16'h30F0;
defparam \CPU0|cpu01_inst|EA01|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \CPU0|cpu01_inst|EA01|ea[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector9~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector9~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|EA01|ea [6]) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & 
// (\CPU0|cpu01_inst|abm|Selector9~8_combout ))

	.dataa(\CPU0|cpu01_inst|abm|Selector9~8_combout ),
	.datab(\CPU0|cpu01_inst|EA01|ea [6]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector9~9 .lut_mask = 16'hCAFA;
defparam \CPU0|cpu01_inst|abm|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \CPU0|Equal0~0 (
// Equation(s):
// \CPU0|Equal0~0_combout  = (!\CPU0|cpu01_inst|abm|Selector8~9_combout  & (!\CPU0|cpu01_inst|abm|Selector11~9_combout  & (!\CPU0|cpu01_inst|abm|Selector9~9_combout  & !\CPU0|cpu01_inst|abm|Selector10~9_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector8~9_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector11~9_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector9~9_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector10~9_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal0~0 .lut_mask = 16'h0001;
defparam \CPU0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \CPU0|cpu01_inst|SP_inst|sp[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \CPU0|cpu01_inst|PC01|pc[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[12] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector3~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector3~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (\CPU0|cpu01_inst|EA01|ea [12])) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|PC01|pc [12]) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [12]),
	.datab(\CPU0|cpu01_inst|PC01|pc [12]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector3~8 .lut_mask = 16'hAACF;
defparam \CPU0|cpu01_inst|abm|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector3~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector3~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|abm|Selector3~8_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ) # ((\CPU0|cpu01_inst|SP_inst|sp [12]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datac(\CPU0|cpu01_inst|SP_inst|sp [12]),
	.datad(\CPU0|cpu01_inst|abm|Selector3~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector3~9 .lut_mask = 16'hFE32;
defparam \CPU0|cpu01_inst|abm|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \CPU0|cpu01_inst|SP_inst|sp[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[13] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector2~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector2~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (\CPU0|cpu01_inst|EA01|ea [13])) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|PC01|pc [13]) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [13]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datad(\CPU0|cpu01_inst|PC01|pc [13]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector2~8 .lut_mask = 16'hAFA3;
defparam \CPU0|cpu01_inst|abm|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector2~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector2~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|abm|Selector2~8_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & ((\CPU0|cpu01_inst|SP_inst|sp [13]) # 
// ((\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|SP_inst|sp [13]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector2~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector2~9 .lut_mask = 16'hFE54;
defparam \CPU0|cpu01_inst|abm|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \CPU0|cpu01_inst|SP_inst|sp[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|WideNor1~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|WideNor1~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout  $ (((\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|WideNor1~0 .lut_mask = 16'hC36B;
defparam \CPU0|cpu01_inst|EA01|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector2~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector2~1_combout  = (\CPU0|cpu01_inst|EA01|Selector2~0_combout ) # ((\CPU0|cpu01_inst|EA01|ea [14] & !\CPU0|cpu01_inst|EA01|WideNor1~0_combout ))

	.dataa(\CPU0|cpu01_inst|EA01|Selector2~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|ea [14]),
	.datad(\CPU0|cpu01_inst|EA01|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector2~1 .lut_mask = 16'hAAFA;
defparam \CPU0|cpu01_inst|EA01|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[14]~44 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[14]~44_combout  = (\CPU0|cpu01_inst|EA01|Selector2~1_combout  & (\CPU0|cpu01_inst|EA01|ea[13]~43  $ (GND))) # (!\CPU0|cpu01_inst|EA01|Selector2~1_combout  & (!\CPU0|cpu01_inst|EA01|ea[13]~43  & VCC))
// \CPU0|cpu01_inst|EA01|ea[14]~45  = CARRY((\CPU0|cpu01_inst|EA01|Selector2~1_combout  & !\CPU0|cpu01_inst|EA01|ea[13]~43 ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|Selector2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|EA01|ea[13]~43 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[14]~44_combout ),
	.cout(\CPU0|cpu01_inst|EA01|ea[14]~45 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[14]~44 .lut_mask = 16'hC30C;
defparam \CPU0|cpu01_inst|EA01|ea[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \CPU0|cpu01_inst|EA01|ea[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector2~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector2~1_combout  = (\CPU0|cpu01_inst|PC01|Selector2~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [14]) # (!\CPU0|cpu01_inst|PC01|temppc~1_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|Selector2~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|PC01|temppc~1_combout ),
	.datad(\CPU0|cpu01_inst|PC01|pc [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector2~1 .lut_mask = 16'hAA0A;
defparam \CPU0|cpu01_inst|PC01|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[14]~44 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[14]~44_combout  = ((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  $ (\CPU0|cpu01_inst|PC01|Selector2~1_combout  $ (!\CPU0|cpu01_inst|PC01|pc[13]~43 )))) # (GND)
// \CPU0|cpu01_inst|PC01|pc[14]~45  = CARRY((\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & ((\CPU0|cpu01_inst|PC01|Selector2~1_combout ) # (!\CPU0|cpu01_inst|PC01|pc[13]~43 ))) # (!\CPU0|cpu01_inst|PC01|tempof[15]~0_combout  & 
// (\CPU0|cpu01_inst|PC01|Selector2~1_combout  & !\CPU0|cpu01_inst|PC01|pc[13]~43 )))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.datab(\CPU0|cpu01_inst|PC01|Selector2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU0|cpu01_inst|PC01|pc[13]~43 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[14]~44_combout ),
	.cout(\CPU0|cpu01_inst|PC01|pc[14]~45 ));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[14]~44 .lut_mask = 16'h698E;
defparam \CPU0|cpu01_inst|PC01|pc[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \CPU0|cpu01_inst|PC01|pc[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector1~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector1~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((!\CPU0|cpu01_inst|EA01|ea [14])))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & 
// ((!\CPU0|cpu01_inst|PC01|pc [14]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [14]),
	.datad(\CPU0|cpu01_inst|PC01|pc [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector1~8 .lut_mask = 16'h0C2E;
defparam \CPU0|cpu01_inst|abm|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector1~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector1~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|abm|Selector1~8_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (!\CPU0|cpu01_inst|SP_inst|sp [14])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datac(\CPU0|cpu01_inst|SP_inst|sp [14]),
	.datad(\CPU0|cpu01_inst|abm|Selector1~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector1~9 .lut_mask = 16'hCD01;
defparam \CPU0|cpu01_inst|abm|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \RAM_W~0 (
// Equation(s):
// \RAM_W~0_combout  = (!\CPU0|cpu01_inst|abm|Selector3~9_combout  & (!\CPU0|cpu01_inst|abm|Selector2~9_combout  & \CPU0|cpu01_inst|abm|Selector1~9_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|abm|Selector3~9_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector2~9_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector1~9_combout ),
	.cin(gnd),
	.combout(\RAM_W~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_W~0 .lut_mask = 16'h0300;
defparam \RAM_W~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector6~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector6~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (\CPU0|cpu01_inst|EA01|ea [9])) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|PC01|pc [9]) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [9]),
	.datab(\CPU0|cpu01_inst|PC01|pc [9]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector6~8 .lut_mask = 16'hAACF;
defparam \CPU0|cpu01_inst|abm|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector6~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector6~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|abm|Selector6~8_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ) # ((\CPU0|cpu01_inst|SP_inst|sp [9]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector6~8_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [9]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector6~9 .lut_mask = 16'hCFCA;
defparam \CPU0|cpu01_inst|abm|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector7~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector7~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (\CPU0|cpu01_inst|abm|Selector7~8_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|SP_inst|sp [8]) # 
// (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ))))

	.dataa(\CPU0|cpu01_inst|abm|Selector7~8_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datac(\CPU0|cpu01_inst|SP_inst|sp [8]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector7~9 .lut_mask = 16'hBBB8;
defparam \CPU0|cpu01_inst|abm|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector4~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector4~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|EA01|ea [11])))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|PC01|pc [11])) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [11]),
	.datad(\CPU0|cpu01_inst|EA01|ea [11]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector4~8 .lut_mask = 16'hFB51;
defparam \CPU0|cpu01_inst|abm|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector4~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector4~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|abm|Selector4~8_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & ((\CPU0|cpu01_inst|SP_inst|sp [11]) # 
// ((\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ))))

	.dataa(\CPU0|cpu01_inst|SP_inst|sp [11]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector4~8_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector4~9 .lut_mask = 16'hF3E2;
defparam \CPU0|cpu01_inst|abm|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \CPU0|always1~2 (
// Equation(s):
// \CPU0|always1~2_combout  = (!\CPU0|cpu01_inst|abm|Selector5~9_combout  & (!\CPU0|cpu01_inst|abm|Selector6~9_combout  & (!\CPU0|cpu01_inst|abm|Selector7~9_combout  & !\CPU0|cpu01_inst|abm|Selector4~9_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector5~9_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector6~9_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector7~9_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector4~9_combout ),
	.cin(gnd),
	.combout(\CPU0|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~2 .lut_mask = 16'h0001;
defparam \CPU0|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \CPU0|Equal0~1 (
// Equation(s):
// \CPU0|Equal0~1_combout  = (!\CPU0|cpu01_inst|abm|Selector0~9_combout  & (\CPU0|Equal0~0_combout  & (\RAM_W~0_combout  & \CPU0|always1~2_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector0~9_combout ),
	.datab(\CPU0|Equal0~0_combout ),
	.datac(\RAM_W~0_combout ),
	.datad(\CPU0|always1~2_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal0~1 .lut_mask = 16'h4000;
defparam \CPU0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \CPU0|Equal8~0 (
// Equation(s):
// \CPU0|Equal8~0_combout  = (\CPU0|cpu01_inst|abm|Selector13~combout  & (\CPU0|Equal0~2_combout  & (\CPU0|cpu01_inst|abm|Selector12~combout  & \CPU0|Equal0~1_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datab(\CPU0|Equal0~2_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.datad(\CPU0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal8~0 .lut_mask = 16'h8000;
defparam \CPU0|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \CPU0|Equal4~0 (
// Equation(s):
// \CPU0|Equal4~0_combout  = (!\CPU0|cpu01_inst|abm|Selector13~combout  & (\CPU0|Equal0~1_combout  & (\CPU0|cpu01_inst|abm|Selector12~combout  & \CPU0|Equal0~2_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datab(\CPU0|Equal0~1_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.datad(\CPU0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal4~0 .lut_mask = 16'h4000;
defparam \CPU0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector0~2 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector0~2_combout  = (\CPU0|cpu01_inst|XREG_inst|xreg [7] & ((\CPU0|cpu01_inst|dbo|Selector7~7_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~6_combout  & \CPU0|cpu01_inst|accb_inst|accb [7])))) # (!\CPU0|cpu01_inst|XREG_inst|xreg [7] 
// & (((\CPU0|cpu01_inst|dbo|Selector7~6_combout  & \CPU0|cpu01_inst|accb_inst|accb [7]))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|xreg [7]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~7_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~6_combout ),
	.datad(\CPU0|cpu01_inst|accb_inst|accb [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector0~2 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector0~3 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector0~3_combout  = (\CPU0|cpu01_inst|data_fetch_01|md [7] & ((\CPU0|cpu01_inst|dbo|Selector7~10_combout ) # ((\CPU0|cpu01_inst|acca_inst|acca [7] & \CPU0|cpu01_inst|dbo|Selector7~9_combout )))) # 
// (!\CPU0|cpu01_inst|data_fetch_01|md [7] & (((\CPU0|cpu01_inst|acca_inst|acca [7] & \CPU0|cpu01_inst|dbo|Selector7~9_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [7]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~10_combout ),
	.datac(\CPU0|cpu01_inst|acca_inst|acca [7]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector0~3 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \CPU0|cpu01_inst|PC01|pc[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector0~0 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector0~0_combout  = (\CPU0|cpu01_inst|PC01|pc [15] & ((\CPU0|cpu01_inst|dbo|Selector7~0_combout ) # ((\CPU0|cpu01_inst|PC01|pc [7] & \CPU0|cpu01_inst|dbo|Selector7~1_combout )))) # (!\CPU0|cpu01_inst|PC01|pc [15] & 
// (((\CPU0|cpu01_inst|PC01|pc [7] & \CPU0|cpu01_inst|dbo|Selector7~1_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|pc [15]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~0_combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [7]),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector0~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector0~4 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector0~4_combout  = (\CPU0|cpu01_inst|dbo|Selector0~1_combout ) # ((\CPU0|cpu01_inst|dbo|Selector0~2_combout ) # ((\CPU0|cpu01_inst|dbo|Selector0~3_combout ) # (\CPU0|cpu01_inst|dbo|Selector0~0_combout )))

	.dataa(\CPU0|cpu01_inst|dbo|Selector0~1_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector0~2_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector0~3_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector0~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector0~4 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|dbo|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \CPU0|OCRH~6 (
// Equation(s):
// \CPU0|OCRH~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|cpu01_inst|dbo|Selector0~4_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~13_combout  & \CPU0|cpu01_inst|data_fetch_01|md [15]))))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [15]),
	.datad(\CPU0|cpu01_inst|dbo|Selector0~4_combout ),
	.cin(gnd),
	.combout(\CPU0|OCRH~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~6 .lut_mask = 16'hCC80;
defparam \CPU0|OCRH~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \CPU0|OCRL[7] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[7] .is_wysiwyg = "true";
defparam \CPU0|OCRL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \CPU0|data_in~17 (
// Equation(s):
// \CPU0|data_in~17_combout  = (!\CPU0|Equal4~0_combout  & ((\CPU0|data_in~16_combout ) # ((\CPU0|Equal8~0_combout  & \CPU0|OCRL [7]))))

	.dataa(\CPU0|data_in~16_combout ),
	.datab(\CPU0|Equal8~0_combout ),
	.datac(\CPU0|Equal4~0_combout ),
	.datad(\CPU0|OCRL [7]),
	.cin(gnd),
	.combout(\CPU0|data_in~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~17 .lut_mask = 16'h0E0A;
defparam \CPU0|data_in~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout  = (\CPU0|always1~5_combout  & (\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a7 )) # (!\CPU0|always1~5_combout  & ((\CPU0|data_in~17_combout )))

	.dataa(\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\CPU0|data_in~17_combout ),
	.datac(gnd),
	.datad(\CPU0|always1~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2 .lut_mask = 16'hAACC;
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|Selector0~0 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|Selector0~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & \CPU0|cpu01_inst|state_sequencer01|state.reset_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector0~0 .lut_mask = 16'hF000;
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \CPU0|cpu01_inst|opcode_fetch_01|op_code[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.asdata(\CPU0|cpu01_inst|opcode_fetch_01|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder3~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [5])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder3~0 .lut_mask = 16'h0200;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~6 .lut_mask = 16'h0040;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~92 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~92_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout  & \CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder4~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~92 .lut_mask = 16'hC000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \CPU0|cpu01_inst|state_sequencer01|state.pulb_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.pulb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.pulb_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.pulb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|accb[2]~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|accb[2]~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.pulb_state~q  & (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.pulb_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[2]~0 .lut_mask = 16'h0030;
defparam \CPU0|cpu01_inst|accb_inst|accb[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|accb_inst|Selector4~0 (
// Equation(s):
// \CPU0|cpu01_inst|accb_inst|Selector4~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout  & 
// (\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector12~15_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector30~4_combout ),
	.datab(\CPU0|cpu01_inst|accb_inst|accb[2]~0_combout ),
	.datac(\CPU0|cpu01_inst|ALU01|Selector12~15_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|accb_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|Selector4~0 .lut_mask = 16'hEA40;
defparam \CPU0|cpu01_inst|accb_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \CPU0|cpu01_inst|accb_inst|accb[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|accb_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|accb_inst|accb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|accb_inst|accb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|accb_inst|accb[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|accb_inst|accb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector13~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector13~0_combout  = (\CPU0|cpu01_inst|EA01|Selector10~1_combout  & (((\CPU0|cpu01_inst|XREG_inst|xreg [3]) # (\CPU0|cpu01_inst|EA01|Selector10~0_combout )))) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout  & 
// (\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout  & ((!\CPU0|cpu01_inst|EA01|Selector10~0_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [3]),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector13~0 .lut_mask = 16'hF0CA;
defparam \CPU0|cpu01_inst|EA01|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector13~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector13~1_combout  = (\CPU0|cpu01_inst|EA01|Selector10~0_combout  & ((\CPU0|cpu01_inst|EA01|Selector13~0_combout  & ((\CPU0|cpu01_inst|accb_inst|accb [3]))) # (!\CPU0|cpu01_inst|EA01|Selector13~0_combout  & 
// (\CPU0|cpu01_inst|EA01|ea [3])))) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout  & (((\CPU0|cpu01_inst|EA01|Selector13~0_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [3]),
	.datab(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb [3]),
	.datad(\CPU0|cpu01_inst|EA01|Selector13~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector13~1 .lut_mask = 16'hF388;
defparam \CPU0|cpu01_inst|EA01|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector13~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector13~2_combout  = (\CPU0|cpu01_inst|EA01|Selector13~1_combout  & ((!\CPU0|cpu01_inst|EA01|Selector10~1_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|Selector13~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector13~2 .lut_mask = 16'h7700;
defparam \CPU0|cpu01_inst|EA01|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \CPU0|cpu01_inst|EA01|ea[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector10~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector10~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|PC01|pc [5]) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  
// & (\CPU0|cpu01_inst|SP_inst|sp [5]))

	.dataa(\CPU0|cpu01_inst|SP_inst|sp [5]),
	.datab(\CPU0|cpu01_inst|PC01|pc [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector10~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector10~8 .lut_mask = 16'hCAFA;
defparam \CPU0|cpu01_inst|abm|Selector10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector10~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector10~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & ((\CPU0|cpu01_inst|EA01|ea [5]) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  
// & (((\CPU0|cpu01_inst|abm|Selector10~8_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(\CPU0|cpu01_inst|EA01|ea [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector10~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector10~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector10~9 .lut_mask = 16'hDF8A;
defparam \CPU0|cpu01_inst|abm|Selector10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector6~5 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector6~5_combout  = (\CPU0|cpu01_inst|dbo|Selector6~4_combout ) # ((\CPU0|cpu01_inst|data_fetch_01|md [9] & \CPU0|cpu01_inst|dbo|Selector7~13_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|data_fetch_01|md [9]),
	.datac(\CPU0|cpu01_inst|dbo|Selector6~4_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector6~5 .lut_mask = 16'hFCF0;
defparam \CPU0|cpu01_inst|dbo|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector5~5 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector5~5_combout  = (\CPU0|cpu01_inst|dbo|Selector5~4_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~13_combout  & \CPU0|cpu01_inst|data_fetch_01|md [10]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [10]),
	.datad(\CPU0|cpu01_inst|dbo|Selector5~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector5~5 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|dbo|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector4~5 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector4~5_combout  = (\CPU0|cpu01_inst|dbo|Selector4~4_combout ) # ((\CPU0|cpu01_inst|data_fetch_01|md [11] & \CPU0|cpu01_inst|dbo|Selector7~13_combout ))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [11]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|dbo|Selector4~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector4~5 .lut_mask = 16'hFF88;
defparam \CPU0|cpu01_inst|dbo|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector3~5 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector3~5_combout  = (\CPU0|cpu01_inst|dbo|Selector3~4_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~13_combout  & \CPU0|cpu01_inst|data_fetch_01|md [12]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [12]),
	.datad(\CPU0|cpu01_inst|dbo|Selector3~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector3~5 .lut_mask = 16'hFFC0;
defparam \CPU0|cpu01_inst|dbo|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector2~5 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector2~5_combout  = (\CPU0|cpu01_inst|dbo|Selector2~4_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~13_combout  & \CPU0|cpu01_inst|data_fetch_01|md [13]))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [13]),
	.datad(\CPU0|cpu01_inst|dbo|Selector2~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector2~5 .lut_mask = 16'hFFA0;
defparam \CPU0|cpu01_inst|dbo|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector1~2 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector1~2_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & (\CPU0|cpu01_inst|ALU01|Selector1~6_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout )))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector1~6_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal1~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr64~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector1~2 .lut_mask = 16'hA0C0;
defparam \CPU0|cpu01_inst|XREG_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[14] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector1~1 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector1~1_combout  = (\CPU0|cpu01_inst|CC01|cc [6] & ((\CPU0|cpu01_inst|dbo|Selector7~4_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~3_combout  & \CPU0|cpu01_inst|XREG_inst|xreg [14])))) # (!\CPU0|cpu01_inst|CC01|cc [6] & 
// (((\CPU0|cpu01_inst|dbo|Selector7~3_combout  & \CPU0|cpu01_inst|XREG_inst|xreg [14]))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [6]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~4_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~3_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector1~1 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector1~3 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector1~3_combout  = (\CPU0|cpu01_inst|data_fetch_01|md [6] & ((\CPU0|cpu01_inst|dbo|Selector7~10_combout ) # ((\CPU0|cpu01_inst|acca_inst|acca [6] & \CPU0|cpu01_inst|dbo|Selector7~9_combout )))) # 
// (!\CPU0|cpu01_inst|data_fetch_01|md [6] & (\CPU0|cpu01_inst|acca_inst|acca [6] & (\CPU0|cpu01_inst|dbo|Selector7~9_combout )))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [6]),
	.datab(\CPU0|cpu01_inst|acca_inst|acca [6]),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~9_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~10_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector1~3 .lut_mask = 16'hEAC0;
defparam \CPU0|cpu01_inst|dbo|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector1~0_combout  = (\CPU0|cpu01_inst|PC01|pc [6] & ((\CPU0|cpu01_inst|dbo|Selector7~1_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~0_combout  & \CPU0|cpu01_inst|PC01|pc [14])))) # (!\CPU0|cpu01_inst|PC01|pc [6] & 
// (((\CPU0|cpu01_inst|dbo|Selector7~0_combout  & \CPU0|cpu01_inst|PC01|pc [14]))))

	.dataa(\CPU0|cpu01_inst|PC01|pc [6]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~1_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector7~0_combout ),
	.datad(\CPU0|cpu01_inst|PC01|pc [14]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector1~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|dbo|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector1~4 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector1~4_combout  = (\CPU0|cpu01_inst|dbo|Selector1~2_combout ) # ((\CPU0|cpu01_inst|dbo|Selector1~1_combout ) # ((\CPU0|cpu01_inst|dbo|Selector1~3_combout ) # (\CPU0|cpu01_inst|dbo|Selector1~0_combout )))

	.dataa(\CPU0|cpu01_inst|dbo|Selector1~2_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector1~1_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector1~3_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector1~4 .lut_mask = 16'hFFFE;
defparam \CPU0|cpu01_inst|dbo|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector1~5 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector1~5_combout  = (\CPU0|cpu01_inst|dbo|Selector1~4_combout ) # ((\CPU0|cpu01_inst|data_fetch_01|md [14] & \CPU0|cpu01_inst|dbo|Selector7~13_combout ))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [14]),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector1~5 .lut_mask = 16'hF8F8;
defparam \CPU0|cpu01_inst|dbo|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector0~5 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector0~5_combout  = (\CPU0|cpu01_inst|dbo|Selector0~4_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~13_combout  & \CPU0|cpu01_inst|data_fetch_01|md [15]))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector0~4_combout ),
	.datac(\CPU0|cpu01_inst|data_fetch_01|md [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector0~5 .lut_mask = 16'hECEC;
defparam \CPU0|cpu01_inst|dbo|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout  = (\CPU0|always1~5_combout  & ((\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a5 ))) # (!\CPU0|always1~5_combout  & (\CPU0|data_in~33_combout ))

	.dataa(\CPU0|data_in~33_combout ),
	.datab(\CPU0|always1~5_combout ),
	.datac(gnd),
	.datad(\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0 .lut_mask = 16'hEE22;
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|Selector2~0 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|Selector2~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q  & \CPU0|cpu01_inst|opcode_fetch_01|op_code [5])

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector2~0 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \CPU0|cpu01_inst|opcode_fetch_01|op_code[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0_combout ),
	.asdata(\CPU0|cpu01_inst|opcode_fetch_01|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[5] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector62~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector62~1_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )))) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector62~1 .lut_mask = 16'h6240;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector62~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector62~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & 
// \CPU0|cpu01_inst|state_sequencer01|state.extended_state~q )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector62~0 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux21~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux21~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux21~0 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux21~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux21~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Mux21~0_combout ) # ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & \CPU0|cpu01_inst|state_sequencer01|Decoder4~9_combout ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Mux21~0_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder4~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux21~1 .lut_mask = 16'hCFCC;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector56~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector56~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|Mux21~1_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector62~0_combout ) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & 
// \CPU0|cpu01_inst|state_sequencer01|Selector62~1_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector62~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector62~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Mux21~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~2 .lut_mask = 16'hF800;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \CPU0|cpu01_inst|state_sequencer01|state.write16_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|state_sequencer01|Selector56~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(vcc),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.write16_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.write16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr79~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr79~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q  & (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr79~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr79~1 .lut_mask = 16'h0010;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr79~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector38~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q  & (((!\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q  
// & (!\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q  & (\CPU0|cpu01_inst|state_sequencer01|WideOr79~1_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.read8_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr79~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector38~0 .lut_mask = 16'h10BA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Equal1~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Equal1~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector38~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Equal1~0 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|EA01|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|tempind[7]~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|tempind[7]~0_combout  = (\CPU0|cpu01_inst|EA01|Equal1~0_combout  & \CPU0|cpu01_inst|EA01|ea [7])

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|ea [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|tempind[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|tempind[7]~0 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|EA01|tempind[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \CPU0|cpu01_inst|EA01|ea[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[7] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q  & (\CPU0|cpu01_inst|EA01|ea [7] & ((\CPU0|cpu01_inst|EA01|ea [6]) # (!\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q )))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q  & (((\CPU0|cpu01_inst|EA01|ea [6]) # (!\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.mul7_state~q ),
	.datab(\CPU0|cpu01_inst|EA01|ea [7]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.mul6_state~q ),
	.datad(\CPU0|cpu01_inst|EA01|ea [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~5 .lut_mask = 16'hDD0D;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~7_combout  = (\CPU0|cpu01_inst|EA01|ea [2] & (((\CPU0|cpu01_inst|EA01|ea [3])) # (!\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q ))) # (!\CPU0|cpu01_inst|EA01|ea [2] & 
// (!\CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q  & ((\CPU0|cpu01_inst|EA01|ea [3]) # (!\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [2]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.mul3_state~q ),
	.datac(\CPU0|cpu01_inst|EA01|ea [3]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul2_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~7 .lut_mask = 16'hA2F3;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~8 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~8_combout  = (\CPU0|cpu01_inst|EA01|ea [0] & (((\CPU0|cpu01_inst|EA01|ea [1]) # (!\CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q )))) # (!\CPU0|cpu01_inst|EA01|ea [0] & 
// (!\CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q  & ((\CPU0|cpu01_inst|EA01|ea [1]) # (!\CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [0]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.mul0_state~q ),
	.datac(\CPU0|cpu01_inst|EA01|ea [1]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mul1_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~8 .lut_mask = 16'hB0BB;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~9 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector58~6_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector58~5_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector58~7_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector58~8_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector58~6_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector58~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector58~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~9 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr29~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr29~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0])))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] 
// & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] $ (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1])))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr29~0 .lut_mask = 16'hBB5A;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr24~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr24~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code 
// [0]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr24~0 .lut_mask = 16'hFF2A;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~1_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (\CPU0|cpu01_inst|state_sequencer01|WideOr29~0_combout )) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((!\CPU0|cpu01_inst|state_sequencer01|WideOr24~0_combout )))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr29~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr24~0_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~1 .lut_mask = 16'h4405;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & (((\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout  & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Decoder4~2_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~0 .lut_mask = 16'h0A8A;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~2_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]) # ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr41~0_combout )))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr41~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~2 .lut_mask = 16'hFEFC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector58~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & ((\CPU0|cpu01_inst|state_sequencer01|Selector58~1_combout ) # 
// (\CPU0|cpu01_inst|state_sequencer01|Selector58~2_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector58~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector58~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~3 .lut_mask = 16'hFAF8;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector58~3_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr41~0_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr41~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideNor1~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~4 .lut_mask = 16'hFBF0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr109~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr109~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr79~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & (\CPU0|cpu01_inst|state_sequencer01|WideOr114~4_combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr79~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr114~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr109~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr109~3 .lut_mask = 16'h0020;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr109~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector58~10 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector58~4_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr109~3_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector58~9_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr109~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector58~9_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr109~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~10 .lut_mask = 16'hFBF3;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|CC01|cc[2]~15 (
// Equation(s):
// \CPU0|cpu01_inst|CC01|cc[2]~15_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout  & 
// (\CPU0|cpu01_inst|CC01|cc[2]~14_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ))))

	.dataa(\CPU0|cpu01_inst|CC01|cc[2]~14_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector58~10_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|CC01|cc[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2]~15 .lut_mask = 16'hC0CA;
defparam \CPU0|cpu01_inst|CC01|cc[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \CPU0|cpu01_inst|CC01|cc[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|CC01|cc[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|CC01|cc[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|CC01|cc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|CC01|cc[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|CC01|cc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux0~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux0~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & (!\CPU0|cpu01_inst|CC01|cc [2]))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & 
// (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|CC01|cc [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~0 .lut_mask = 16'h22F0;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux0~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux0~2_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & 
// ((\CPU0|cpu01_inst|CC01|cc [2]))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datab(\CPU0|cpu01_inst|CC01|cc [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~2 .lut_mask = 16'hACAA;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux0~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux0~1_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|CC01|cc [3])) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & ((\CPU0|cpu01_inst|CC01|cc [0])))

	.dataa(\CPU0|cpu01_inst|CC01|cc [3]),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|CC01|cc [0]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~1 .lut_mask = 16'hAAF0;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux0~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux0~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Mux0~2_combout  & (\CPU0|cpu01_inst|CC01|cc [1] $ ((\CPU0|cpu01_inst|state_sequencer01|Mux0~1_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Mux0~2_combout  & 
// (\CPU0|cpu01_inst|CC01|cc [1] & ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]))))

	.dataa(\CPU0|cpu01_inst|CC01|cc [1]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Mux0~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Mux0~1_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~3 .lut_mask = 16'h486A;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux0~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux0~5_combout  = \CPU0|cpu01_inst|opcode_fetch_01|op_code [0] $ (((\CPU0|cpu01_inst|state_sequencer01|Mux0~0_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Mux0~3_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Mux0~0_combout  & (!\CPU0|cpu01_inst|state_sequencer01|Mux0~4_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Mux0~4_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Mux0~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Mux0~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~5 .lut_mask = 16'hC939;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder3~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder3~3_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [5])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder3~3 .lut_mask = 16'h0100;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector66~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector66~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.bsr1_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Mux0~5_combout  & (\CPU0|cpu01_inst|state_sequencer01|Decoder3~3_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.bsr1_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Mux0~5_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder3~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector66~0 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N3
dffeas \CPU0|cpu01_inst|state_sequencer01|state.branch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.branch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.branch_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.branch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector35~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.branch_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.branch_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.jmp_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector35~0 .lut_mask = 16'h0033;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|temppc~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|temppc~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ) # (((!\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector36~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector35~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector34~2_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector34~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|temppc~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|temppc~0 .lut_mask = 16'hBAFF;
defparam \CPU0|cpu01_inst|PC01|temppc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector12~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector12~0_combout  = (\CPU0|cpu01_inst|PC01|Equal2~0_combout  & (\CPU0|cpu01_inst|EA01|ea [4] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~1_combout )))) # 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ) # ((!\CPU0|cpu01_inst|PC01|Equal2~1_combout ))))

	.dataa(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [4]),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector12~0 .lut_mask = 16'hC4F5;
defparam \CPU0|cpu01_inst|PC01|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector12~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector12~1_combout  = (\CPU0|cpu01_inst|PC01|Selector12~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [4]) # (!\CPU0|cpu01_inst|PC01|temppc~0_combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|PC01|temppc~0_combout ),
	.datac(\CPU0|cpu01_inst|PC01|Selector12~0_combout ),
	.datad(\CPU0|cpu01_inst|PC01|pc [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector12~1 .lut_mask = 16'hF030;
defparam \CPU0|cpu01_inst|PC01|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \CPU0|cpu01_inst|PC01|pc[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector11~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector11~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|PC01|pc [4]) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  
// & (\CPU0|cpu01_inst|SP_inst|sp [4]))

	.dataa(\CPU0|cpu01_inst|SP_inst|sp [4]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datac(\CPU0|cpu01_inst|PC01|pc [4]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector11~8 .lut_mask = 16'hF3AA;
defparam \CPU0|cpu01_inst|abm|Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector11~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector11~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & ((\CPU0|cpu01_inst|EA01|ea [4]) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  
// & (((\CPU0|cpu01_inst|abm|Selector11~8_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [4]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector11~8_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector11~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector11~9 .lut_mask = 16'hB8FC;
defparam \CPU0|cpu01_inst|abm|Selector11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout  = (\CPU0|always1~5_combout  & ((\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a2 ))) # (!\CPU0|always1~5_combout  & (\CPU0|data_in~60_combout ))

	.dataa(\CPU0|data_in~60_combout ),
	.datab(\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(\CPU0|always1~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4 .lut_mask = 16'hCCAA;
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|Selector5~0 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|Selector5~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & \CPU0|cpu01_inst|state_sequencer01|state.reset_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector5~0 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \CPU0|cpu01_inst|opcode_fetch_01|op_code[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4_combout ),
	.asdata(\CPU0|cpu01_inst|opcode_fetch_01|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr55~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] $ (((\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))) 
// # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] $ (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr55~0 .lut_mask = 16'h6582;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector61~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector61~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~3_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & 
// \CPU0|cpu01_inst|opcode_fetch_01|op_code [4])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector47~3_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector61~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector61~4 .lut_mask = 16'hF2F0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector61~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector61~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector61~4_combout  & 
// \CPU0|cpu01_inst|opcode_fetch_01|op_code [7])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.write16_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector61~4_combout ),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector61~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector61~2 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector61~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector61~3_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector61~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout  & !\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr55~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector61~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector61~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector61~3 .lut_mask = 16'hFF22;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \CPU0|cpu01_inst|state_sequencer01|state.write8_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector61~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.write8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.write8_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.write8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr115 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  = ((\CPU0|cpu01_inst|state_sequencer01|state.write8_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.write8_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr115 .lut_mask = 16'hFDFD;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|IV_inst|Selector0~0 (
// Equation(s):
// \CPU0|cpu01_inst|IV_inst|Selector0~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout  & (((!\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout  & 
// (((\CPU0|cpu01_inst|IV_inst|iv [2] & !\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout ),
	.datac(\CPU0|cpu01_inst|IV_inst|iv [2]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|IV_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|IV_inst|Selector0~0 .lut_mask = 16'h11FD;
defparam \CPU0|cpu01_inst|IV_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \CPU0|cpu01_inst|IV_inst|iv[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|IV_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|IV_inst|iv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|IV_inst|iv[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|IV_inst|iv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector12~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector12~8_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector12~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector12~8 .lut_mask = 16'h5055;
defparam \CPU0|cpu01_inst|abm|Selector12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector12~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector12~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & ((\CPU0|cpu01_inst|PC01|pc [3]) # ((!\CPU0|cpu01_inst|abm|Selector12~8_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// (((\CPU0|cpu01_inst|SP_inst|sp [3] & \CPU0|cpu01_inst|abm|Selector12~8_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|PC01|pc [3]),
	.datac(\CPU0|cpu01_inst|SP_inst|sp [3]),
	.datad(\CPU0|cpu01_inst|abm|Selector12~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector12~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector12~9 .lut_mask = 16'hD8AA;
defparam \CPU0|cpu01_inst|abm|Selector12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector12 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector12~combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & ((\CPU0|cpu01_inst|abm|Selector12~9_combout  & (\CPU0|cpu01_inst|EA01|ea [3])) # (!\CPU0|cpu01_inst|abm|Selector12~9_combout  & 
// ((\CPU0|cpu01_inst|IV_inst|iv [2]))))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|abm|Selector12~9_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [3]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datac(\CPU0|cpu01_inst|IV_inst|iv [2]),
	.datad(\CPU0|cpu01_inst|abm|Selector12~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector12 .lut_mask = 16'hBBC0;
defparam \CPU0|cpu01_inst|abm|Selector12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \CPU0|OLVL (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|ETOI~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OLVL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OLVL .is_wysiwyg = "true";
defparam \CPU0|OLVL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \CPU0|data_in[0]~0 (
// Equation(s):
// \CPU0|data_in[0]~0_combout  = (\CPU0|OLVL~q  & \CPU0|Equal4~0_combout )

	.dataa(gnd),
	.datab(\CPU0|OLVL~q ),
	.datac(\CPU0|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~0 .lut_mask = 16'hC0C0;
defparam \CPU0|data_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \CPU0|data_in[0]~9 (
// Equation(s):
// \CPU0|data_in[0]~9_combout  = (\CPU0|always1~5_combout  & (((\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\CPU0|always1~5_combout  & ((\CPU0|data_in[0]~8_combout ) # ((\CPU0|data_in[0]~0_combout ))))

	.dataa(\CPU0|data_in[0]~8_combout ),
	.datab(\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\CPU0|always1~5_combout ),
	.datad(\CPU0|data_in[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in[0]~9 .lut_mask = 16'hCFCA;
defparam \CPU0|data_in[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|Selector7~0 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|Selector7~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & (((\CPU0|data_in[0]~9_combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & (((\CPU0|cpu01_inst|opcode_fetch_01|op_code 
// [0])) # (!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datab(\CPU0|data_in[0]~9_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector7~0 .lut_mask = 16'hCCF5;
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \CPU0|cpu01_inst|opcode_fetch_01|op_code[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|opcode_fetch_01|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Equal4~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Equal4~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector57~0_combout  & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & 
// \CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector57~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector67~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Equal4~0 .lut_mask = 16'h0200;
defparam \CPU0|cpu01_inst|state_sequencer01|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector68~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector68~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|always0~0_combout  & ((\CPU0|cpu01_inst|CC01|cc [4]) # 
// (!\CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|always0~0_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [4]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector68~0 .lut_mask = 16'h2022;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector68~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector68~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector68~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1_combout  & (\CPU0|cpu01_inst|state_sequencer01|Equal4~0_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Equal4~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector68~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector68~1 .lut_mask = 16'hF8F0;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \CPU0|cpu01_inst|state_sequencer01|state.int_wai_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector68~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_wai_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.int_wai_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1 (
// Equation(s):
// \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1_combout  = (\CPU0|hold_s~q ) # ((!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q  & \CPU0|cpu01_inst|state_sequencer01|state.reset_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(\CPU0|hold_s~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1 .lut_mask = 16'hFF10;
defparam \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~2 (
// Equation(s):
// \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~2_combout  = (\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0_combout ) # ((\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q  & \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1_combout ))

	.dataa(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ),
	.datad(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~2 .lut_mask = 16'hFAAA;
defparam \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|always0~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|always0~0_combout  = (\CPU0|cpu01_inst|nmi_req~q  & !\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q )

	.dataa(\CPU0|cpu01_inst|nmi_req~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|always0~0 .lut_mask = 16'h00AA;
defparam \CPU0|cpu01_inst|state_sequencer01|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector43~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector43~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q  & ((\CPU0|cpu01_inst|state_sequencer01|always0~0_combout ) # ((!\CPU0|cpu01_inst|CC01|cc [4] & 
// \CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|always0~0_combout ),
	.datac(\CPU0|cpu01_inst|CC01|cc [4]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|next_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector43~0 .lut_mask = 16'h8A88;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1_combout  = (!\CPU0|cpu01_inst|nmi_req~q  & ((\CPU0|cpu01_inst|CC01|cc [4]) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout  & !\CPU0|irq_ocf~10_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector44~0_combout ),
	.datab(\CPU0|irq_ocf~10_combout ),
	.datac(\CPU0|cpu01_inst|nmi_req~q ),
	.datad(\CPU0|cpu01_inst|CC01|cc [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1 .lut_mask = 16'h0F01;
defparam \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector43~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector43~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q  & ((!\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Equal5~0_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Equal5~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector43~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector43~1 .lut_mask = 16'hDFCC;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|IV_inst|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|IV_inst|Selector1~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout  & ((\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout  & ((!\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout  & ((\CPU0|cpu01_inst|IV_inst|iv [1]) # (\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout  & 
// (\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout  $ (((!\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector44~4_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector43~1_combout ),
	.datac(\CPU0|cpu01_inst|IV_inst|iv [1]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector69~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|IV_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|IV_inst|Selector1~0 .lut_mask = 16'h66B9;
defparam \CPU0|cpu01_inst|IV_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \CPU0|cpu01_inst|IV_inst|iv[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|IV_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|IV_inst|iv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|IV_inst|iv[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|IV_inst|iv[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \CPU0|cpu01_inst|SP_inst|sp[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[2] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector13~0 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector13~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|PC01|pc [2])) # (!\CPU0|cpu01_inst|abm|Selector12~8_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// (\CPU0|cpu01_inst|abm|Selector12~8_combout  & (\CPU0|cpu01_inst|SP_inst|sp [2])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector12~8_combout ),
	.datac(\CPU0|cpu01_inst|SP_inst|sp [2]),
	.datad(\CPU0|cpu01_inst|PC01|pc [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector13~0 .lut_mask = 16'hEA62;
defparam \CPU0|cpu01_inst|abm|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector13 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector13~combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & ((\CPU0|cpu01_inst|abm|Selector13~0_combout  & (\CPU0|cpu01_inst|EA01|ea [2])) # (!\CPU0|cpu01_inst|abm|Selector13~0_combout  & 
// ((\CPU0|cpu01_inst|IV_inst|iv [1]))))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|abm|Selector13~0_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [2]),
	.datab(\CPU0|cpu01_inst|IV_inst|iv [1]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector13~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector13 .lut_mask = 16'hAFC0;
defparam \CPU0|cpu01_inst|abm|Selector13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \CPU0|OCRH[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|EOCI~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|OCRH[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRH[3] .is_wysiwyg = "true";
defparam \CPU0|OCRH[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \CPU0|data_in~50 (
// Equation(s):
// \CPU0|data_in~50_combout  = (!\CPU0|Equal8~0_combout  & ((\CPU0|data_in~49_combout ) # ((\CPU0|Equal7~0_combout  & \CPU0|OCRH [3]))))

	.dataa(\CPU0|data_in~49_combout ),
	.datab(\CPU0|Equal7~0_combout ),
	.datac(\CPU0|OCRH [3]),
	.datad(\CPU0|Equal8~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~50 .lut_mask = 16'h00EA;
defparam \CPU0|data_in~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \CPU0|OCRL[3] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|EOCI~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[3] .is_wysiwyg = "true";
defparam \CPU0|OCRL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \CPU0|data_in~43 (
// Equation(s):
// \CPU0|data_in~43_combout  = (\CPU0|Equal0~1_combout  & (\CPU0|Equal8~1_combout  & \CPU0|OCRL [3]))

	.dataa(gnd),
	.datab(\CPU0|Equal0~1_combout ),
	.datac(\CPU0|Equal8~1_combout ),
	.datad(\CPU0|OCRL [3]),
	.cin(gnd),
	.combout(\CPU0|data_in~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~43 .lut_mask = 16'hC000;
defparam \CPU0|data_in~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \CPU0|data_in~51 (
// Equation(s):
// \CPU0|data_in~51_combout  = (\CPU0|Equal4~0_combout  & (\CPU0|EOCI~q )) # (!\CPU0|Equal4~0_combout  & (((\CPU0|data_in~50_combout ) # (\CPU0|data_in~43_combout ))))

	.dataa(\CPU0|EOCI~q ),
	.datab(\CPU0|Equal4~0_combout ),
	.datac(\CPU0|data_in~50_combout ),
	.datad(\CPU0|data_in~43_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~51 .lut_mask = 16'hBBB8;
defparam \CPU0|data_in~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout  = (\CPU0|always1~5_combout  & (\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a3 )) # (!\CPU0|always1~5_combout  & ((\CPU0|data_in~51_combout )))

	.dataa(\CPU0|always1~5_combout ),
	.datab(\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(\CPU0|data_in~51_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|Selector4~0 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|Selector4~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & \CPU0|cpu01_inst|state_sequencer01|state.reset_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector4~0 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \CPU0|cpu01_inst|opcode_fetch_01|op_code[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5_combout ),
	.asdata(\CPU0|cpu01_inst|opcode_fetch_01|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[3] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~9 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~9_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [3] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [2])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~9 .lut_mask = 16'h8000;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Mux21~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Mux21~3_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout )) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & 
// ((\CPU0|cpu01_inst|state_sequencer01|Decoder4~9_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder4~7_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Decoder4~9_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Mux21~3 .lut_mask = 16'hACAC;
defparam \CPU0|cpu01_inst|state_sequencer01|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector49~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector49~4_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & \CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector49~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~4 .lut_mask = 16'h4400;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector49~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector49~3_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (!\CPU0|cpu01_inst|state_sequencer01|WideOr31~0_combout  & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [6])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr31~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector49~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~3 .lut_mask = 16'h0F50;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector49~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector49~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector49~2_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector49~4_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Selector49~3_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector49~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector49~4_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector49~3_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector49~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector49~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~5 .lut_mask = 16'hFFEA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector49~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector49~7_combout  = ((\CPU0|cpu01_inst|state_sequencer01|Selector49~5_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector49~6_combout  & \CPU0|cpu01_inst|state_sequencer01|Mux21~3_combout ))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr90~1_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector49~6_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Mux21~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr90~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector49~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector49~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~7 .lut_mask = 16'hFF8F;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector15~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector15~0_combout  = \CPU0|cpu01_inst|state_sequencer01|Selector49~7_combout  $ (((!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector49~7_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector48~6_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector15~0 .lut_mask = 16'h99CC;
defparam \CPU0|cpu01_inst|left_mux01|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector14~0 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector14~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ) # ((\CPU0|cpu01_inst|XREG_inst|xreg [1])))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout  & (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (\CPU0|cpu01_inst|acca_inst|acca [1])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector47~9_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datac(\CPU0|cpu01_inst|acca_inst|acca [1]),
	.datad(\CPU0|cpu01_inst|XREG_inst|xreg [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector14~0 .lut_mask = 16'hBA98;
defparam \CPU0|cpu01_inst|left_mux01|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \CPU0|cpu01_inst|SP_inst|sp[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|ALU01|Selector14~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|SP_inst|sp[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|SP_inst|sp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|SP_inst|sp[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|SP_inst|sp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector14~1 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector14~1_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector14~0_combout  & ((\CPU0|cpu01_inst|SP_inst|sp [1]))) # (!\CPU0|cpu01_inst|left_mux01|Selector14~0_combout  & 
// (\CPU0|cpu01_inst|accb_inst|accb [1])))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~0_combout  & (\CPU0|cpu01_inst|left_mux01|Selector14~0_combout ))

	.dataa(\CPU0|cpu01_inst|left_mux01|Selector15~0_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector14~0_combout ),
	.datac(\CPU0|cpu01_inst|accb_inst|accb [1]),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector14~1 .lut_mask = 16'hEC64;
defparam \CPU0|cpu01_inst|left_mux01|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|left_mux01|Selector14~2 (
// Equation(s):
// \CPU0|cpu01_inst|left_mux01|Selector14~2_combout  = (\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & ((\CPU0|cpu01_inst|data_fetch_01|md [1]))) # (!\CPU0|cpu01_inst|left_mux01|Selector15~1_combout  & (\CPU0|cpu01_inst|left_mux01|Selector14~1_combout 
// ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector14~1_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector15~1_combout ),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|left_mux01|Selector14~2 .lut_mask = 16'hFC0C;
defparam \CPU0|cpu01_inst|left_mux01|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~2 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout  & \CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector57~7_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector55~12_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~2 .lut_mask = 16'h0F00;
defparam \CPU0|cpu01_inst|ALU01|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~3 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~3_combout  = (\CPU0|cpu01_inst|ALU01|Selector14~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector14~0_combout ) # ((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout  & \CPU0|cpu01_inst|ALU01|Selector14~2_combout )))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector14~1_combout  & (((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector14~0_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector14~1_combout ),
	.datac(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector14~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~3 .lut_mask = 16'hF8B8;
defparam \CPU0|cpu01_inst|ALU01|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|ALU01|Selector14~9 (
// Equation(s):
// \CPU0|cpu01_inst|ALU01|Selector14~9_combout  = (\CPU0|cpu01_inst|ALU01|Selector14~8_combout  & ((\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ) # ((!\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout )))) # 
// (!\CPU0|cpu01_inst|ALU01|Selector14~8_combout  & (((\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout  & \CPU0|cpu01_inst|ALU01|Selector14~3_combout ))))

	.dataa(\CPU0|cpu01_inst|ALU01|Selector14~8_combout ),
	.datab(\CPU0|cpu01_inst|left_mux01|Selector14~2_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Selector52~9_combout ),
	.datad(\CPU0|cpu01_inst|ALU01|Selector14~3_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|ALU01|Selector14~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|ALU01|Selector14~9 .lut_mask = 16'hDA8A;
defparam \CPU0|cpu01_inst|ALU01|Selector14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector14~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector14~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout  & ((\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ) # ((\CPU0|cpu01_inst|ALU01|Selector14~9_combout  & \CPU0|cpu01_inst|XREG_inst|Equal1~1_combout 
// )))) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout  & (\CPU0|cpu01_inst|ALU01|Selector14~9_combout  & ((\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector14~9_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ),
	.datad(\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector14~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|XREG_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector15~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector15~0_combout  = (\CPU0|cpu01_inst|EA01|Selector10~0_combout  & (((\CPU0|cpu01_inst|EA01|Selector10~1_combout )))) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout  & ((\CPU0|cpu01_inst|EA01|Selector10~1_combout  & 
// ((\CPU0|cpu01_inst|XREG_inst|xreg [1]))) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout  & (\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [1]),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector15~0 .lut_mask = 16'hFC0A;
defparam \CPU0|cpu01_inst|EA01|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector15~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector15~1_combout  = (\CPU0|cpu01_inst|EA01|Selector15~0_combout  & (((\CPU0|cpu01_inst|accb_inst|accb [1]) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout )))) # (!\CPU0|cpu01_inst|EA01|Selector15~0_combout  & 
// (\CPU0|cpu01_inst|EA01|ea [1] & (\CPU0|cpu01_inst|EA01|Selector10~0_combout )))

	.dataa(\CPU0|cpu01_inst|EA01|ea [1]),
	.datab(\CPU0|cpu01_inst|EA01|Selector15~0_combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datad(\CPU0|cpu01_inst|accb_inst|accb [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector15~1 .lut_mask = 16'hEC2C;
defparam \CPU0|cpu01_inst|EA01|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector15~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector15~2_combout  = (\CPU0|cpu01_inst|EA01|Selector15~1_combout  & ((!\CPU0|cpu01_inst|EA01|Selector10~1_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|EA01|Selector15~1_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector15~2 .lut_mask = 16'h0CCC;
defparam \CPU0|cpu01_inst|EA01|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \CPU0|cpu01_inst|EA01|ea[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector14~0 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector14~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|PC01|pc [1])) # (!\CPU0|cpu01_inst|abm|Selector12~8_combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// (\CPU0|cpu01_inst|abm|Selector12~8_combout  & (\CPU0|cpu01_inst|SP_inst|sp [1])))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector12~8_combout ),
	.datac(\CPU0|cpu01_inst|SP_inst|sp [1]),
	.datad(\CPU0|cpu01_inst|PC01|pc [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector14~0 .lut_mask = 16'hEA62;
defparam \CPU0|cpu01_inst|abm|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector14 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector14~combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & ((\CPU0|cpu01_inst|abm|Selector14~0_combout  & ((\CPU0|cpu01_inst|EA01|ea [1]))) # (!\CPU0|cpu01_inst|abm|Selector14~0_combout  & 
// (\CPU0|cpu01_inst|IV_inst|iv [0])))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|abm|Selector14~0_combout ))))

	.dataa(\CPU0|cpu01_inst|IV_inst|iv [0]),
	.datab(\CPU0|cpu01_inst|EA01|ea [1]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector14~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector14~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector14 .lut_mask = 16'hCFA0;
defparam \CPU0|cpu01_inst|abm|Selector14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \CPU0|Equal1~0 (
// Equation(s):
// \CPU0|Equal1~0_combout  = (\CPU0|cpu01_inst|abm|Selector15~10_combout  & !\CPU0|cpu01_inst|abm|Selector14~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|abm|Selector15~10_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector14~combout ),
	.cin(gnd),
	.combout(\CPU0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal1~0 .lut_mask = 16'h00F0;
defparam \CPU0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \CPU0|Equal5~0 (
// Equation(s):
// \CPU0|Equal5~0_combout  = (\CPU0|Equal0~1_combout  & (\CPU0|Equal1~0_combout  & (!\CPU0|cpu01_inst|abm|Selector13~combout  & \CPU0|cpu01_inst|abm|Selector12~combout )))

	.dataa(\CPU0|Equal0~1_combout ),
	.datab(\CPU0|Equal1~0_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal5~0 .lut_mask = 16'h0800;
defparam \CPU0|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \CPU0|Equal0~3 (
// Equation(s):
// \CPU0|Equal0~3_combout  = (\CPU0|Equal0~1_combout  & (!\CPU0|cpu01_inst|abm|Selector13~combout  & (\CPU0|Equal0~2_combout  & !\CPU0|cpu01_inst|abm|Selector12~combout )))

	.dataa(\CPU0|Equal0~1_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datac(\CPU0|Equal0~2_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.cin(gnd),
	.combout(\CPU0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal0~3 .lut_mask = 16'h0020;
defparam \CPU0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \CPU0|Equal2~1 (
// Equation(s):
// \CPU0|Equal2~1_combout  = (\CPU0|Equal2~0_combout  & (!\CPU0|cpu01_inst|abm|Selector12~combout  & (!\CPU0|cpu01_inst|abm|Selector13~combout  & \CPU0|Equal0~1_combout )))

	.dataa(\CPU0|Equal2~0_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datad(\CPU0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal2~1 .lut_mask = 16'h0200;
defparam \CPU0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \CPU0|PORT_A_OUT[0]~2 (
// Equation(s):
// \CPU0|PORT_A_OUT[0]~2_combout  = (button_s[3] & (\CPU0|Equal2~1_combout  & (!\reset~q  & \CPU0|always1~3_combout )))

	.dataa(button_s[3]),
	.datab(\CPU0|Equal2~1_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|always1~3_combout ),
	.cin(gnd),
	.combout(\CPU0|PORT_A_OUT[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[0]~2 .lut_mask = 16'h0800;
defparam \CPU0|PORT_A_OUT[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \CPU0|PORT_A_OUT[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|cpu01_inst|dbo|Selector1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|PORT_A_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_A_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_A_OUT[6] .is_wysiwyg = "true";
defparam \CPU0|PORT_A_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \CPU0|DDR1[6]~feeder (
// Equation(s):
// \CPU0|DDR1[6]~feeder_combout  = \CPU0|cpu01_inst|dbo|Selector1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|dbo|Selector1~5_combout ),
	.cin(gnd),
	.combout(\CPU0|DDR1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR1[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|DDR1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \CPU0|DDR1[0]~2 (
// Equation(s):
// \CPU0|DDR1[0]~2_combout  = (button_s[3] & (\CPU0|Equal0~3_combout  & (!\reset~q  & \CPU0|always1~3_combout )))

	.dataa(button_s[3]),
	.datab(\CPU0|Equal0~3_combout ),
	.datac(\reset~q ),
	.datad(\CPU0|always1~3_combout ),
	.cin(gnd),
	.combout(\CPU0|DDR1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|DDR1[0]~2 .lut_mask = 16'h0800;
defparam \CPU0|DDR1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \CPU0|DDR1[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|DDR1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|DDR1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|DDR1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|DDR1[6] .is_wysiwyg = "true";
defparam \CPU0|DDR1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \CPU0|data_in~19 (
// Equation(s):
// \CPU0|data_in~19_combout  = (\CPU0|DDR1 [6] & ((\CPU0|Equal0~3_combout ) # ((\CPU0|Equal2~1_combout  & \CPU0|PORT_A_OUT [6]))))

	.dataa(\CPU0|Equal2~1_combout ),
	.datab(\CPU0|Equal0~3_combout ),
	.datac(\CPU0|PORT_A_OUT [6]),
	.datad(\CPU0|DDR1 [6]),
	.cin(gnd),
	.combout(\CPU0|data_in~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~19 .lut_mask = 16'hEC00;
defparam \CPU0|data_in~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \CPU0|Equal3~1 (
// Equation(s):
// \CPU0|Equal3~1_combout  = (!\CPU0|cpu01_inst|abm|Selector13~combout  & (\CPU0|Equal0~1_combout  & (!\CPU0|cpu01_inst|abm|Selector12~combout  & \CPU0|Equal3~0_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datab(\CPU0|Equal0~1_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.datad(\CPU0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal3~1 .lut_mask = 16'h0400;
defparam \CPU0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \CPU0|Equal1~1 (
// Equation(s):
// \CPU0|Equal1~1_combout  = (!\CPU0|cpu01_inst|abm|Selector13~combout  & (!\CPU0|cpu01_inst|abm|Selector12~combout  & (\CPU0|Equal0~1_combout  & \CPU0|Equal1~0_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.datac(\CPU0|Equal0~1_combout ),
	.datad(\CPU0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal1~1 .lut_mask = 16'h1000;
defparam \CPU0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \CPU0|data_in~10 (
// Equation(s):
// \CPU0|data_in~10_combout  = (!\CPU0|Equal5~0_combout  & (!\CPU0|Equal3~1_combout  & !\CPU0|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|Equal3~1_combout ),
	.datad(\CPU0|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~10 .lut_mask = 16'h0003;
defparam \CPU0|data_in~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \CPU0|data_in~21 (
// Equation(s):
// \CPU0|data_in~21_combout  = (\CPU0|data_in~10_combout  & ((\CPU0|data_in~19_combout ) # ((\CPU0|data_in~20_combout  & !\CPU0|Equal0~3_combout ))))

	.dataa(\CPU0|data_in~20_combout ),
	.datab(\CPU0|Equal0~3_combout ),
	.datac(\CPU0|data_in~19_combout ),
	.datad(\CPU0|data_in~10_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~21 .lut_mask = 16'hF200;
defparam \CPU0|data_in~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \CPU0|data_in~22 (
// Equation(s):
// \CPU0|data_in~22_combout  = (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in~21_combout ) # ((\CPU0|Equal5~0_combout  & \CPU0|counter [14]))))

	.dataa(\CPU0|Equal6~0_combout ),
	.datab(\CPU0|Equal5~0_combout ),
	.datac(\CPU0|counter [14]),
	.datad(\CPU0|data_in~21_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~22 .lut_mask = 16'h5540;
defparam \CPU0|data_in~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \CPU0|Equal2~0 (
// Equation(s):
// \CPU0|Equal2~0_combout  = (\CPU0|cpu01_inst|abm|Selector14~combout  & !\CPU0|cpu01_inst|abm|Selector15~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|abm|Selector14~combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector15~10_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal2~0 .lut_mask = 16'h00F0;
defparam \CPU0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \CPU0|Equal6~0 (
// Equation(s):
// \CPU0|Equal6~0_combout  = (\CPU0|cpu01_inst|abm|Selector12~combout  & (!\CPU0|cpu01_inst|abm|Selector13~combout  & (\CPU0|Equal2~0_combout  & \CPU0|Equal0~1_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector12~combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.datac(\CPU0|Equal2~0_combout ),
	.datad(\CPU0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|Equal6~0 .lut_mask = 16'h2000;
defparam \CPU0|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \CPU0|data_in~23 (
// Equation(s):
// \CPU0|data_in~23_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|data_in~22_combout ) # ((\CPU0|counter [6] & \CPU0|Equal6~0_combout ))))

	.dataa(\CPU0|counter [6]),
	.datab(\CPU0|data_in~22_combout ),
	.datac(\CPU0|Equal6~0_combout ),
	.datad(\CPU0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~23 .lut_mask = 16'h00EC;
defparam \CPU0|data_in~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \CPU0|data_in~24 (
// Equation(s):
// \CPU0|data_in~24_combout  = (!\CPU0|Equal8~0_combout  & ((\CPU0|data_in~23_combout ) # ((\CPU0|OCRH [6] & \CPU0|Equal7~0_combout ))))

	.dataa(\CPU0|OCRH [6]),
	.datab(\CPU0|data_in~23_combout ),
	.datac(\CPU0|Equal8~0_combout ),
	.datad(\CPU0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~24 .lut_mask = 16'h0E0C;
defparam \CPU0|data_in~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \CPU0|OCRH~7 (
// Equation(s):
// \CPU0|OCRH~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|cpu01_inst|dbo|Selector1~4_combout ) # ((\CPU0|cpu01_inst|data_fetch_01|md [14] & \CPU0|cpu01_inst|dbo|Selector7~13_combout ))))

	.dataa(\CPU0|cpu01_inst|data_fetch_01|md [14]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.datac(\CPU0|cpu01_inst|dbo|Selector1~4_combout ),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.cin(gnd),
	.combout(\CPU0|OCRH~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|OCRH~7 .lut_mask = 16'hC8C0;
defparam \CPU0|OCRH~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \CPU0|OCRL[6] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[6] .is_wysiwyg = "true";
defparam \CPU0|OCRL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \CPU0|data_in~18 (
// Equation(s):
// \CPU0|data_in~18_combout  = (\CPU0|Equal8~1_combout  & (\CPU0|OCRL [6] & \CPU0|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|Equal8~1_combout ),
	.datac(\CPU0|OCRL [6]),
	.datad(\CPU0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~18 .lut_mask = 16'hC000;
defparam \CPU0|data_in~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \CPU0|data_in~25 (
// Equation(s):
// \CPU0|data_in~25_combout  = (\CPU0|Equal4~0_combout  & (\CPU0|OCF~q )) # (!\CPU0|Equal4~0_combout  & (((\CPU0|data_in~24_combout ) # (\CPU0|data_in~18_combout ))))

	.dataa(\CPU0|OCF~q ),
	.datab(\CPU0|data_in~24_combout ),
	.datac(\CPU0|Equal4~0_combout ),
	.datad(\CPU0|data_in~18_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~25 .lut_mask = 16'hAFAC;
defparam \CPU0|data_in~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout  = (\CPU0|always1~5_combout  & ((\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a6 ))) # (!\CPU0|always1~5_combout  & (\CPU0|data_in~25_combout ))

	.dataa(\CPU0|always1~5_combout ),
	.datab(\CPU0|data_in~25_combout ),
	.datac(gnd),
	.datad(\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1 .lut_mask = 16'hEE44;
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|Selector1~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q  & \CPU0|cpu01_inst|opcode_fetch_01|op_code [6])

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector1~0 .lut_mask = 16'hA0A0;
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \CPU0|cpu01_inst|opcode_fetch_01|op_code[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1_combout ),
	.asdata(\CPU0|cpu01_inst|opcode_fetch_01|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[6] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr46~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr46~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]) # (\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]))))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr46~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr46~0 .lut_mask = 16'hE000;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~97 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~97_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & \CPU0|cpu01_inst|state_sequencer01|WideOr46~0_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr46~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~97 .lut_mask = 16'hCC00;
defparam \CPU0|cpu01_inst|state_sequencer01|state~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \CPU0|cpu01_inst|state_sequencer01|state.extended_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.extended_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.extended_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr77 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr77~combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.indexed_state~q ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.extended_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.mulea_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr77 .lut_mask = 16'h0005;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|XREG_inst|Selector15~0 (
// Equation(s):
// \CPU0|cpu01_inst|XREG_inst|Selector15~0_combout  = (\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout  & ((\CPU0|cpu01_inst|ALU01|Selector15~16_combout ) # ((\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & \CPU0|data_in[0]~9_combout )))) # 
// (!\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout  & (((\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout  & \CPU0|data_in[0]~9_combout ))))

	.dataa(\CPU0|cpu01_inst|XREG_inst|Equal1~1_combout ),
	.datab(\CPU0|cpu01_inst|ALU01|Selector15~16_combout ),
	.datac(\CPU0|cpu01_inst|XREG_inst|Equal3~3_combout ),
	.datad(\CPU0|data_in[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|XREG_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|Selector15~0 .lut_mask = 16'hF888;
defparam \CPU0|cpu01_inst|XREG_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \CPU0|cpu01_inst|XREG_inst|xreg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|XREG_inst|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|XREG_inst|xreg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|XREG_inst|xreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|XREG_inst|xreg[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|XREG_inst|xreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector16~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector16~0_combout  = (\CPU0|cpu01_inst|EA01|Selector10~0_combout  & (((\CPU0|cpu01_inst|EA01|Selector10~1_combout ) # (\CPU0|cpu01_inst|EA01|ea [0])))) # (!\CPU0|cpu01_inst|EA01|Selector10~0_combout  & (\CPU0|data_in[0]~9_combout  
// & (!\CPU0|cpu01_inst|EA01|Selector10~1_combout )))

	.dataa(\CPU0|data_in[0]~9_combout ),
	.datab(\CPU0|cpu01_inst|EA01|Selector10~0_combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|ea [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector16~0 .lut_mask = 16'hCEC2;
defparam \CPU0|cpu01_inst|EA01|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector16~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector16~1_combout  = (\CPU0|cpu01_inst|EA01|Selector10~1_combout  & ((\CPU0|cpu01_inst|EA01|Selector16~0_combout  & ((\CPU0|cpu01_inst|accb_inst|accb [0]))) # (!\CPU0|cpu01_inst|EA01|Selector16~0_combout  & 
// (\CPU0|cpu01_inst|XREG_inst|xreg [0])))) # (!\CPU0|cpu01_inst|EA01|Selector10~1_combout  & (((\CPU0|cpu01_inst|EA01|Selector16~0_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datab(\CPU0|cpu01_inst|XREG_inst|xreg [0]),
	.datac(\CPU0|cpu01_inst|EA01|Selector16~0_combout ),
	.datad(\CPU0|cpu01_inst|accb_inst|accb [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector16~1 .lut_mask = 16'hF858;
defparam \CPU0|cpu01_inst|EA01|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector16~2 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector16~2_combout  = (\CPU0|cpu01_inst|EA01|Selector16~1_combout  & ((!\CPU0|cpu01_inst|EA01|Selector10~1_combout ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout )))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr77~combout ),
	.datac(\CPU0|cpu01_inst|EA01|Selector10~1_combout ),
	.datad(\CPU0|cpu01_inst|EA01|Selector16~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector16~2 .lut_mask = 16'h3F00;
defparam \CPU0|cpu01_inst|EA01|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \CPU0|cpu01_inst|EA01|ea[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[0] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector15~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector15~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// ((\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & ((\CPU0|cpu01_inst|SP_inst|sp [0])))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [0]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector15~9 .lut_mask = 16'hD9C8;
defparam \CPU0|cpu01_inst|abm|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector15~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector15~8_combout  = (\CPU0|cpu01_inst|PC01|pc [0]) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|PC01|pc [0]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector15~8 .lut_mask = 16'hCFCF;
defparam \CPU0|cpu01_inst|abm|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector15~10 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector15~10_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & ((\CPU0|cpu01_inst|abm|Selector15~9_combout  & (\CPU0|cpu01_inst|EA01|ea [0])) # (!\CPU0|cpu01_inst|abm|Selector15~9_combout  & 
// ((\CPU0|cpu01_inst|abm|Selector15~8_combout ))))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & (((\CPU0|cpu01_inst|abm|Selector15~9_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|EA01|ea [0]),
	.datac(\CPU0|cpu01_inst|abm|Selector15~9_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector15~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector15~10 .lut_mask = 16'hDAD0;
defparam \CPU0|cpu01_inst|abm|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \CPU0|IEDG (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|ETOI~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|IEDG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|IEDG .is_wysiwyg = "true";
defparam \CPU0|IEDG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \CPU0|data_in~68 (
// Equation(s):
// \CPU0|data_in~68_combout  = (!\CPU0|Equal4~0_combout  & ((\CPU0|Equal8~0_combout  & ((\CPU0|OCRL [1]))) # (!\CPU0|Equal8~0_combout  & (\CPU0|data_in~67_combout ))))

	.dataa(\CPU0|data_in~67_combout ),
	.datab(\CPU0|OCRL [1]),
	.datac(\CPU0|Equal8~0_combout ),
	.datad(\CPU0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~68 .lut_mask = 16'h00CA;
defparam \CPU0|data_in~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \CPU0|data_in~69 (
// Equation(s):
// \CPU0|data_in~69_combout  = (\CPU0|data_in~68_combout ) # ((\CPU0|IEDG~q  & \CPU0|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\CPU0|IEDG~q ),
	.datac(\CPU0|Equal4~0_combout ),
	.datad(\CPU0|data_in~68_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~69 .lut_mask = 16'hFFC0;
defparam \CPU0|data_in~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout  = (\CPU0|always1~5_combout  & (\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a1 )) # (!\CPU0|always1~5_combout  & ((\CPU0|data_in~69_combout )))

	.dataa(\CPU0|always1~5_combout ),
	.datab(\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\CPU0|data_in~69_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3 .lut_mask = 16'hDD88;
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|Selector6~0 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|Selector6~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q  & \CPU0|cpu01_inst|opcode_fetch_01|op_code [1])

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector6~0 .lut_mask = 16'hAA00;
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \CPU0|cpu01_inst|opcode_fetch_01|op_code[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3_combout ),
	.asdata(\CPU0|cpu01_inst|opcode_fetch_01|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[1] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~1_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~1 .lut_mask = 16'h0100;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~79 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~79_combout  = (\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & \CPU0|cpu01_inst|state_sequencer01|Decoder4~1_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder4~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~79 .lut_mask = 16'hA000;
defparam \CPU0|cpu01_inst|state_sequencer01|state~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|state~78 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|state~78_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q  & (!\reset~q  & button_s[3]))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q ),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|state~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state~78 .lut_mask = 16'h2200;
defparam \CPU0|cpu01_inst|state_sequencer01|state~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|state~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr113~1 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr113~1_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr113~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr113~1 .lut_mask = 16'h000F;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr116~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr116~2_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q  & 
// !\CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr116~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116~2 .lut_mask = 16'h0001;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr116~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr116~3_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state~q  & (\CPU0|cpu01_inst|state_sequencer01|WideOr113~1_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr116~2_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr113~1_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr116~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr116~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116~3 .lut_mask = 16'h1000;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr116 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  = (((\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~3_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector37~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr116~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr116~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116 .lut_mask = 16'hF7FF;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Equal4~0 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Equal4~0_combout  = (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout  & \CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Equal4~0 .lut_mask = 16'h0500;
defparam \CPU0|cpu01_inst|abm|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector8~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector8~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & ((\CPU0|cpu01_inst|PC01|pc [7]) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & 
// (((\CPU0|cpu01_inst|SP_inst|sp [7]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|PC01|pc [7]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [7]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector8~8 .lut_mask = 16'hDF8A;
defparam \CPU0|cpu01_inst|abm|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector8~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector8~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & ((\CPU0|cpu01_inst|EA01|ea [7]) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & 
// (((\CPU0|cpu01_inst|abm|Selector8~8_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [7]),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector8~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector8~9 .lut_mask = 16'hBF8C;
defparam \CPU0|cpu01_inst|abm|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \CPU0|always1~5 (
// Equation(s):
// \CPU0|always1~5_combout  = (\CPU0|always1~4_combout  & (!\CPU0|cpu01_inst|abm|Equal4~0_combout  & \CPU0|cpu01_inst|abm|Selector8~9_combout ))

	.dataa(\CPU0|always1~4_combout ),
	.datab(\CPU0|cpu01_inst|abm|Equal4~0_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|abm|Selector8~9_combout ),
	.cin(gnd),
	.combout(\CPU0|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|always1~5 .lut_mask = 16'h2200;
defparam \CPU0|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \CPU0|EICI (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|OCRH~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|ETOI~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|EICI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|EICI .is_wysiwyg = "true";
defparam \CPU0|EICI .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \CPU0|OCRL[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU0|OCRH~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU0|OCRL[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|OCRL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|OCRL[4] .is_wysiwyg = "true";
defparam \CPU0|OCRL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \CPU0|data_in~34 (
// Equation(s):
// \CPU0|data_in~34_combout  = (\CPU0|OCRL [4] & (\CPU0|Equal8~1_combout  & \CPU0|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\CPU0|OCRL [4]),
	.datac(\CPU0|Equal8~1_combout ),
	.datad(\CPU0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~34 .lut_mask = 16'hC000;
defparam \CPU0|data_in~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \CPU0|counter~4 (
// Equation(s):
// \CPU0|counter~4_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout  & ((\CPU0|Add0~8_combout ) # ((\CPU0|always1~3_combout  & \CPU0|Equal5~0_combout ))))

	.dataa(\CPU0|Add0~8_combout ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\CPU0|Equal5~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.cin(gnd),
	.combout(\CPU0|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|counter~4 .lut_mask = 16'hEA00;
defparam \CPU0|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \CPU0|counter[4] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|counter[4] .is_wysiwyg = "true";
defparam \CPU0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \CPU0|data_in~39 (
// Equation(s):
// \CPU0|data_in~39_combout  = (\CPU0|Equal5~0_combout  & ((\CPU0|counter [12]))) # (!\CPU0|Equal5~0_combout  & (\CPU0|data_in~38_combout ))

	.dataa(\CPU0|data_in~38_combout ),
	.datab(gnd),
	.datac(\CPU0|counter [12]),
	.datad(\CPU0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~39 .lut_mask = 16'hF0AA;
defparam \CPU0|data_in~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \CPU0|data_in~40 (
// Equation(s):
// \CPU0|data_in~40_combout  = (!\CPU0|Equal7~0_combout  & ((\CPU0|Equal6~0_combout  & (\CPU0|counter [4])) # (!\CPU0|Equal6~0_combout  & ((\CPU0|data_in~39_combout )))))

	.dataa(\CPU0|Equal6~0_combout ),
	.datab(\CPU0|counter [4]),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|data_in~39_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~40 .lut_mask = 16'h0D08;
defparam \CPU0|data_in~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \CPU0|data_in~41 (
// Equation(s):
// \CPU0|data_in~41_combout  = (!\CPU0|Equal8~0_combout  & ((\CPU0|data_in~40_combout ) # ((\CPU0|Equal7~0_combout  & \CPU0|OCRH [4]))))

	.dataa(\CPU0|Equal8~0_combout ),
	.datab(\CPU0|data_in~40_combout ),
	.datac(\CPU0|Equal7~0_combout ),
	.datad(\CPU0|OCRH [4]),
	.cin(gnd),
	.combout(\CPU0|data_in~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~41 .lut_mask = 16'h5444;
defparam \CPU0|data_in~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \CPU0|data_in~42 (
// Equation(s):
// \CPU0|data_in~42_combout  = (\CPU0|Equal4~0_combout  & (\CPU0|EICI~q )) # (!\CPU0|Equal4~0_combout  & (((\CPU0|data_in~34_combout ) # (\CPU0|data_in~41_combout ))))

	.dataa(\CPU0|Equal4~0_combout ),
	.datab(\CPU0|EICI~q ),
	.datac(\CPU0|data_in~34_combout ),
	.datad(\CPU0|data_in~41_combout ),
	.cin(gnd),
	.combout(\CPU0|data_in~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|data_in~42 .lut_mask = 16'hDDD8;
defparam \CPU0|data_in~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout  = (\CPU0|always1~5_combout  & (\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a4 )) # (!\CPU0|always1~5_combout  & ((\CPU0|data_in~42_combout )))

	.dataa(\CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\CPU0|always1~5_combout ),
	.datac(gnd),
	.datad(\CPU0|data_in~42_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6 .lut_mask = 16'hBB88;
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \CPU0|cpu01_inst|opcode_fetch_01|Selector3~0 (
// Equation(s):
// \CPU0|cpu01_inst|opcode_fetch_01|Selector3~0_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & \CPU0|cpu01_inst|state_sequencer01|state.reset_state~q )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.reset_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|opcode_fetch_01|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector3~0 .lut_mask = 16'hC0C0;
defparam \CPU0|cpu01_inst|opcode_fetch_01|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \CPU0|cpu01_inst|opcode_fetch_01|op_code[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6_combout ),
	.asdata(\CPU0|cpu01_inst|opcode_fetch_01|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[4] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|opcode_fetch_01|op_code[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~5_combout  = (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [6] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & (!\CPU0|cpu01_inst|state_sequencer01|WideOr35~0_combout )) # 
// (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [4] & ((!\CPU0|cpu01_inst|state_sequencer01|Mux0~5_combout )))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr35~0_combout ),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [4]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [6]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Mux0~5_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~5 .lut_mask = 16'h0407;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~4_combout  = ((!\CPU0|cpu01_inst|opcode_fetch_01|op_code [5] & ((\CPU0|cpu01_inst|state_sequencer01|Selector59~3_combout ) # (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [7])))) # 
// (!\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q )

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector59~3_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [5]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~4 .lut_mask = 16'h33BF;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~6 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~6_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector59~4_combout ) # ((\CPU0|cpu01_inst|state_sequencer01|Selector59~5_combout  & !\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector59~5_combout ),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [7]),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Selector59~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~6 .lut_mask = 16'hFF0C;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr114~5 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr114~5_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~1_combout  & (!\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & 
// \CPU0|cpu01_inst|state_sequencer01|WideOr84~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.execute_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr84~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr114~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~5 .lut_mask = 16'h0200;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr114~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr117~2 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr117~2_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr117~1_combout ) # (((\CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q ) # (\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr117~1_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr113~0_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.pula_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr117~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr117~2 .lut_mask = 16'hFFFB;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr117~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector59~7 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector59~7_combout  = (\CPU0|cpu01_inst|state_sequencer01|Selector59~9_combout  & (\CPU0|cpu01_inst|state_sequencer01|Selector59~6_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr117~2_combout ) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~5_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|Selector59~9_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|Selector59~6_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr114~5_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr117~2_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector59~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~7 .lut_mask = 16'h8808;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \CPU0|cpu01_inst|state_sequencer01|state.fetch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector59~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.fetch_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.fetch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~3_combout  = (!\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0_combout  & (\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q  & ((\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ) # 
// (!\CPU0|cpu01_inst|nmi_req~q ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.fetch_state~q ),
	.datac(\CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~q ),
	.datad(\CPU0|cpu01_inst|nmi_req~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~3 .lut_mask = 16'h4044;
defparam \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \CPU0|cpu01_inst|state_sequencer01|state.decode_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.decode_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.decode_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Decoder4~4 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Decoder4~4_combout  = (\CPU0|cpu01_inst|opcode_fetch_01|op_code [0] & (\CPU0|cpu01_inst|opcode_fetch_01|op_code [1] & (!\CPU0|cpu01_inst|opcode_fetch_01|op_code [2] & \CPU0|cpu01_inst|opcode_fetch_01|op_code [3])))

	.dataa(\CPU0|cpu01_inst|opcode_fetch_01|op_code [0]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code [1]),
	.datac(\CPU0|cpu01_inst|opcode_fetch_01|op_code [2]),
	.datad(\CPU0|cpu01_inst|opcode_fetch_01|op_code [3]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Decoder4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~4 .lut_mask = 16'h0800;
defparam \CPU0|cpu01_inst|state_sequencer01|Decoder4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|Selector70~0 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|Selector70~0_combout  = (\CPU0|cpu01_inst|state_sequencer01|state.rti_state~q ) # ((\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q  & (\CPU0|cpu01_inst|state_sequencer01|Decoder4~4_combout  & 
// \CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|state.rti_state~q ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.decode_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|Decoder4~4_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|Decoder3~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|Selector70~0 .lut_mask = 16'hEAAA;
defparam \CPU0|cpu01_inst|state_sequencer01|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|state_sequencer01|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU0|cpu01_inst|state_sequencer01|state.reset_state~0_combout ),
	.sload(gnd),
	.ena(\CPU0|cpu01_inst|state_sequencer01|state~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr111~3 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~3_combout  = (!\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q  & (!\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q  & !\CPU0|cpu01_inst|state_sequencer01|state.rti_state~q ))

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state~q ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|state.int_wai_state~q ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.rti_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr111~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~3 .lut_mask = 16'h0003;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \CPU0|cpu01_inst|state_sequencer01|WideOr111 (
// Equation(s):
// \CPU0|cpu01_inst|state_sequencer01|WideOr111~combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr111~2_combout ) # (((\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr74~0_combout )) # 
// (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~3_combout ))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr111~2_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr111~3_combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr74~0_combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|state.int_cc_state~q ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111 .lut_mask = 16'hFFBF;
defparam \CPU0|cpu01_inst|state_sequencer01|WideOr111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~13 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~13_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout  & (!\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout  & 
// !\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout )))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr113~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr111~combout ),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr110~combout ),
	.datad(\CPU0|cpu01_inst|state_sequencer01|WideOr112~combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~13 .lut_mask = 16'h0002;
defparam \CPU0|cpu01_inst|dbo|Selector7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \CPU0|cpu01_inst|dbo|Selector7~14 (
// Equation(s):
// \CPU0|cpu01_inst|dbo|Selector7~14_combout  = (\CPU0|cpu01_inst|dbo|Selector7~12_combout ) # ((\CPU0|cpu01_inst|dbo|Selector7~13_combout  & \CPU0|cpu01_inst|data_fetch_01|md [8]))

	.dataa(\CPU0|cpu01_inst|dbo|Selector7~12_combout ),
	.datab(\CPU0|cpu01_inst|dbo|Selector7~13_combout ),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|data_fetch_01|md [8]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|dbo|Selector7~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|dbo|Selector7~14 .lut_mask = 16'hEEAA;
defparam \CPU0|cpu01_inst|dbo|Selector7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \SDRAM_inst|A_address_hold[0]~0 (
// Equation(s):
// \SDRAM_inst|A_address_hold[0]~0_combout  = (\SDRAM_inst|state.S_activate_A~q  & !\reset~q )

	.dataa(\SDRAM_inst|state.S_activate_A~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|A_address_hold[0]~0 .lut_mask = 16'h00AA;
defparam \SDRAM_inst|A_address_hold[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \SDRAM_inst|A_data_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|dbo|Selector7~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_hold[0] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector1~0_combout  = (\CPU0|cpu01_inst|EA01|Equal1~0_combout  & ((\CPU0|cpu01_inst|XREG_inst|xreg [15]) # ((\CPU0|cpu01_inst|EA01|ea [7] & \CPU0|cpu01_inst|EA01|Equal1~1_combout )))) # (!\CPU0|cpu01_inst|EA01|Equal1~0_combout  & 
// (\CPU0|cpu01_inst|EA01|ea [7] & ((\CPU0|cpu01_inst|EA01|Equal1~1_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|Equal1~0_combout ),
	.datab(\CPU0|cpu01_inst|EA01|ea [7]),
	.datac(\CPU0|cpu01_inst|XREG_inst|xreg [15]),
	.datad(\CPU0|cpu01_inst|EA01|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector1~0 .lut_mask = 16'hECA0;
defparam \CPU0|cpu01_inst|EA01|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|Selector1~1 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|Selector1~1_combout  = (\CPU0|cpu01_inst|EA01|Selector1~0_combout ) # ((!\CPU0|cpu01_inst|EA01|WideNor1~0_combout  & \CPU0|cpu01_inst|EA01|ea [15]))

	.dataa(\CPU0|cpu01_inst|EA01|WideNor1~0_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|EA01|Selector1~0_combout ),
	.datad(\CPU0|cpu01_inst|EA01|ea [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|EA01|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|Selector1~1 .lut_mask = 16'hF5F0;
defparam \CPU0|cpu01_inst|EA01|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|EA01|ea[15]~46 (
// Equation(s):
// \CPU0|cpu01_inst|EA01|ea[15]~46_combout  = \CPU0|cpu01_inst|EA01|ea[14]~45  $ (\CPU0|cpu01_inst|EA01|Selector1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|EA01|Selector1~1_combout ),
	.cin(\CPU0|cpu01_inst|EA01|ea[14]~45 ),
	.combout(\CPU0|cpu01_inst|EA01|ea[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[15]~46 .lut_mask = 16'h0FF0;
defparam \CPU0|cpu01_inst|EA01|ea[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \CPU0|cpu01_inst|EA01|ea[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|EA01|ea[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|EA01|ea [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|EA01|ea[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|EA01|ea[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector1~0 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector1~0_combout  = (\CPU0|cpu01_inst|EA01|ea [15] & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ) # ((!\CPU0|cpu01_inst|PC01|Equal2~4_combout )))) # (!\CPU0|cpu01_inst|EA01|ea [15] & 
// (!\CPU0|cpu01_inst|PC01|Equal2~0_combout  & ((\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ) # (!\CPU0|cpu01_inst|PC01|Equal2~4_combout ))))

	.dataa(\CPU0|cpu01_inst|EA01|ea [15]),
	.datab(\CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2_combout ),
	.datac(\CPU0|cpu01_inst|PC01|Equal2~0_combout ),
	.datad(\CPU0|cpu01_inst|PC01|Equal2~4_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector1~0 .lut_mask = 16'h8CAF;
defparam \CPU0|cpu01_inst|PC01|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|Selector1~1 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|Selector1~1_combout  = (\CPU0|cpu01_inst|PC01|Selector1~0_combout  & ((\CPU0|cpu01_inst|PC01|pc [15]) # (!\CPU0|cpu01_inst|PC01|temppc~1_combout )))

	.dataa(\CPU0|cpu01_inst|PC01|temppc~1_combout ),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|PC01|pc [15]),
	.datad(\CPU0|cpu01_inst|PC01|Selector1~0_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|PC01|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|Selector1~1 .lut_mask = 16'hF500;
defparam \CPU0|cpu01_inst|PC01|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \CPU0|cpu01_inst|PC01|pc[15]~46 (
// Equation(s):
// \CPU0|cpu01_inst|PC01|pc[15]~46_combout  = \CPU0|cpu01_inst|PC01|tempof[15]~0_combout  $ (\CPU0|cpu01_inst|PC01|pc[14]~45  $ (\CPU0|cpu01_inst|PC01|Selector1~1_combout ))

	.dataa(\CPU0|cpu01_inst|PC01|tempof[15]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|PC01|Selector1~1_combout ),
	.cin(\CPU0|cpu01_inst|PC01|pc[14]~45 ),
	.combout(\CPU0|cpu01_inst|PC01|pc[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[15]~46 .lut_mask = 16'hA55A;
defparam \CPU0|cpu01_inst|PC01|pc[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \CPU0|cpu01_inst|PC01|pc[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|PC01|pc[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU0|hold_s~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|cpu01_inst|PC01|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|cpu01_inst|PC01|pc[15] .is_wysiwyg = "true";
defparam \CPU0|cpu01_inst|PC01|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector0~8 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector0~8_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  & ((\CPU0|cpu01_inst|PC01|pc [15]) # ((!\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout )))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout  
// & (((\CPU0|cpu01_inst|SP_inst|sp [15]))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datab(\CPU0|cpu01_inst|PC01|pc [15]),
	.datac(\CPU0|cpu01_inst|state_sequencer01|WideOr116~combout ),
	.datad(\CPU0|cpu01_inst|SP_inst|sp [15]),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector0~8 .lut_mask = 16'hDF8A;
defparam \CPU0|cpu01_inst|abm|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \CPU0|cpu01_inst|abm|Selector0~9 (
// Equation(s):
// \CPU0|cpu01_inst|abm|Selector0~9_combout  = (\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (((\CPU0|cpu01_inst|EA01|ea [15])) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ))) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  
// & (((\CPU0|cpu01_inst|abm|Selector0~8_combout ))))

	.dataa(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr114~combout ),
	.datac(\CPU0|cpu01_inst|EA01|ea [15]),
	.datad(\CPU0|cpu01_inst|abm|Selector0~8_combout ),
	.cin(gnd),
	.combout(\CPU0|cpu01_inst|abm|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|cpu01_inst|abm|Selector0~9 .lut_mask = 16'hF7A2;
defparam \CPU0|cpu01_inst|abm|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \RAM_W~1 (
// Equation(s):
// \RAM_W~1_combout  = (\CPU0|cpu01_inst|abm|Selector1~9_combout  & (!\CPU0|cpu01_inst|abm|Selector2~9_combout  & (\CPU0|cpu01_inst|abm|Selector0~9_combout  & !\CPU0|cpu01_inst|abm|Selector3~9_combout ))) # (!\CPU0|cpu01_inst|abm|Selector1~9_combout  & 
// (((!\CPU0|cpu01_inst|abm|Selector0~9_combout ))))

	.dataa(\CPU0|cpu01_inst|abm|Selector1~9_combout ),
	.datab(\CPU0|cpu01_inst|abm|Selector2~9_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector0~9_combout ),
	.datad(\CPU0|cpu01_inst|abm|Selector3~9_combout ),
	.cin(gnd),
	.combout(\RAM_W~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_W~1 .lut_mask = 16'h0525;
defparam \RAM_W~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \SDRAM_inst|gate_out~0 (
// Equation(s):
// \SDRAM_inst|gate_out~0_combout  = (\SDRAM_inst|state.S_write_A~q  & (\CPU0|always1~3_combout  & \RAM_W~1_combout ))

	.dataa(\SDRAM_inst|state.S_write_A~q ),
	.datab(\CPU0|always1~3_combout ),
	.datac(gnd),
	.datad(\RAM_W~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|gate_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|gate_out~0 .lut_mask = 16'h8800;
defparam \SDRAM_inst|gate_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \SDRAM_inst|gate_out (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|gate_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|gate_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|gate_out .is_wysiwyg = "true";
defparam \SDRAM_inst|gate_out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \SDRAM_inst|A_data_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|dbo|Selector6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_hold[1] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_hold[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \SDRAM_inst|A_data_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|dbo|Selector5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_hold[2] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_hold[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \SDRAM_inst|A_data_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|dbo|Selector4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_hold[3] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_hold[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \SDRAM_inst|A_data_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|dbo|Selector3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_hold[4] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_hold[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \SDRAM_inst|A_data_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|dbo|Selector2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_hold[5] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_hold[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \SDRAM_inst|A_data_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|dbo|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_hold[6] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_hold[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \SDRAM_inst|A_data_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|dbo|Selector0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_data_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_data_hold[7] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_data_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \CPU0|PORT_B_OUT[0]~feeder (
// Equation(s):
// \CPU0|PORT_B_OUT[0]~feeder_combout  = \CPU0|cpu01_inst|dbo|Selector7~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|dbo|Selector7~14_combout ),
	.cin(gnd),
	.combout(\CPU0|PORT_B_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU0|PORT_B_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \CPU0|PORT_B_OUT[0]~2 (
// Equation(s):
// \CPU0|PORT_B_OUT[0]~2_combout  = (\CPU0|always1~3_combout  & (\CPU0|Equal3~1_combout  & (button_s[3] & !\reset~q )))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\CPU0|Equal3~1_combout ),
	.datac(button_s[3]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU0|PORT_B_OUT[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[0]~2 .lut_mask = 16'h0080;
defparam \CPU0|PORT_B_OUT[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \CPU0|PORT_B_OUT[0] (
	.clk(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU0|PORT_B_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU0|PORT_B_OUT[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU0|PORT_B_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU0|PORT_B_OUT[0] .is_wysiwyg = "true";
defparam \CPU0|PORT_B_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[1]~17 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[1]~17_combout  = (\multiHEX|frame_clk_inst|count [0] & (\multiHEX|frame_clk_inst|count [1] $ (VCC))) # (!\multiHEX|frame_clk_inst|count [0] & (\multiHEX|frame_clk_inst|count [1] & VCC))
// \multiHEX|frame_clk_inst|count[1]~18  = CARRY((\multiHEX|frame_clk_inst|count [0] & \multiHEX|frame_clk_inst|count [1]))

	.dataa(\multiHEX|frame_clk_inst|count [0]),
	.datab(\multiHEX|frame_clk_inst|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\multiHEX|frame_clk_inst|count[1]~17_combout ),
	.cout(\multiHEX|frame_clk_inst|count[1]~18 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[1]~17 .lut_mask = 16'h6688;
defparam \multiHEX|frame_clk_inst|count[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \multiHEX|frame_clk_inst|count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[1] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[2]~19 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[2]~19_combout  = (\multiHEX|frame_clk_inst|count [2] & (!\multiHEX|frame_clk_inst|count[1]~18 )) # (!\multiHEX|frame_clk_inst|count [2] & ((\multiHEX|frame_clk_inst|count[1]~18 ) # (GND)))
// \multiHEX|frame_clk_inst|count[2]~20  = CARRY((!\multiHEX|frame_clk_inst|count[1]~18 ) # (!\multiHEX|frame_clk_inst|count [2]))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[1]~18 ),
	.combout(\multiHEX|frame_clk_inst|count[2]~19_combout ),
	.cout(\multiHEX|frame_clk_inst|count[2]~20 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[2]~19 .lut_mask = 16'h3C3F;
defparam \multiHEX|frame_clk_inst|count[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \multiHEX|frame_clk_inst|count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[2] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[3]~21 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[3]~21_combout  = (\multiHEX|frame_clk_inst|count [3] & (\multiHEX|frame_clk_inst|count[2]~20  $ (GND))) # (!\multiHEX|frame_clk_inst|count [3] & (!\multiHEX|frame_clk_inst|count[2]~20  & VCC))
// \multiHEX|frame_clk_inst|count[3]~22  = CARRY((\multiHEX|frame_clk_inst|count [3] & !\multiHEX|frame_clk_inst|count[2]~20 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[2]~20 ),
	.combout(\multiHEX|frame_clk_inst|count[3]~21_combout ),
	.cout(\multiHEX|frame_clk_inst|count[3]~22 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[3]~21 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N21
dffeas \multiHEX|frame_clk_inst|count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[3] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[5]~25 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[5]~25_combout  = (\multiHEX|frame_clk_inst|count [5] & (\multiHEX|frame_clk_inst|count[4]~24  $ (GND))) # (!\multiHEX|frame_clk_inst|count [5] & (!\multiHEX|frame_clk_inst|count[4]~24  & VCC))
// \multiHEX|frame_clk_inst|count[5]~26  = CARRY((\multiHEX|frame_clk_inst|count [5] & !\multiHEX|frame_clk_inst|count[4]~24 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[4]~24 ),
	.combout(\multiHEX|frame_clk_inst|count[5]~25_combout ),
	.cout(\multiHEX|frame_clk_inst|count[5]~26 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[5]~25 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \multiHEX|frame_clk_inst|count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[5] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[7]~29 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[7]~29_combout  = (\multiHEX|frame_clk_inst|count [7] & (\multiHEX|frame_clk_inst|count[6]~28  $ (GND))) # (!\multiHEX|frame_clk_inst|count [7] & (!\multiHEX|frame_clk_inst|count[6]~28  & VCC))
// \multiHEX|frame_clk_inst|count[7]~30  = CARRY((\multiHEX|frame_clk_inst|count [7] & !\multiHEX|frame_clk_inst|count[6]~28 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[6]~28 ),
	.combout(\multiHEX|frame_clk_inst|count[7]~29_combout ),
	.cout(\multiHEX|frame_clk_inst|count[7]~30 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[7]~29 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \multiHEX|frame_clk_inst|count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[7] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[9]~33 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[9]~33_combout  = (\multiHEX|frame_clk_inst|count [9] & (\multiHEX|frame_clk_inst|count[8]~32  $ (GND))) # (!\multiHEX|frame_clk_inst|count [9] & (!\multiHEX|frame_clk_inst|count[8]~32  & VCC))
// \multiHEX|frame_clk_inst|count[9]~34  = CARRY((\multiHEX|frame_clk_inst|count [9] & !\multiHEX|frame_clk_inst|count[8]~32 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[8]~32 ),
	.combout(\multiHEX|frame_clk_inst|count[9]~33_combout ),
	.cout(\multiHEX|frame_clk_inst|count[9]~34 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[9]~33 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \multiHEX|frame_clk_inst|count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[9] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[10]~35 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[10]~35_combout  = (\multiHEX|frame_clk_inst|count [10] & (!\multiHEX|frame_clk_inst|count[9]~34 )) # (!\multiHEX|frame_clk_inst|count [10] & ((\multiHEX|frame_clk_inst|count[9]~34 ) # (GND)))
// \multiHEX|frame_clk_inst|count[10]~36  = CARRY((!\multiHEX|frame_clk_inst|count[9]~34 ) # (!\multiHEX|frame_clk_inst|count [10]))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[9]~34 ),
	.combout(\multiHEX|frame_clk_inst|count[10]~35_combout ),
	.cout(\multiHEX|frame_clk_inst|count[10]~36 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[10]~35 .lut_mask = 16'h3C3F;
defparam \multiHEX|frame_clk_inst|count[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \multiHEX|frame_clk_inst|count[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[10] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[11]~37 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[11]~37_combout  = (\multiHEX|frame_clk_inst|count [11] & (\multiHEX|frame_clk_inst|count[10]~36  $ (GND))) # (!\multiHEX|frame_clk_inst|count [11] & (!\multiHEX|frame_clk_inst|count[10]~36  & VCC))
// \multiHEX|frame_clk_inst|count[11]~38  = CARRY((\multiHEX|frame_clk_inst|count [11] & !\multiHEX|frame_clk_inst|count[10]~36 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[10]~36 ),
	.combout(\multiHEX|frame_clk_inst|count[11]~37_combout ),
	.cout(\multiHEX|frame_clk_inst|count[11]~38 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[11]~37 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \multiHEX|frame_clk_inst|count[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[11] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[13]~41 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[13]~41_combout  = (\multiHEX|frame_clk_inst|count [13] & (\multiHEX|frame_clk_inst|count[12]~40  $ (GND))) # (!\multiHEX|frame_clk_inst|count [13] & (!\multiHEX|frame_clk_inst|count[12]~40  & VCC))
// \multiHEX|frame_clk_inst|count[13]~42  = CARRY((\multiHEX|frame_clk_inst|count [13] & !\multiHEX|frame_clk_inst|count[12]~40 ))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[12]~40 ),
	.combout(\multiHEX|frame_clk_inst|count[13]~41_combout ),
	.cout(\multiHEX|frame_clk_inst|count[13]~42 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[13]~41 .lut_mask = 16'hC30C;
defparam \multiHEX|frame_clk_inst|count[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \multiHEX|frame_clk_inst|count[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[13] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[16]~47 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[16]~47_combout  = (\multiHEX|frame_clk_inst|count [16] & (!\multiHEX|frame_clk_inst|count[15]~46 )) # (!\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|frame_clk_inst|count[15]~46 ) # (GND)))
// \multiHEX|frame_clk_inst|count[16]~48  = CARRY((!\multiHEX|frame_clk_inst|count[15]~46 ) # (!\multiHEX|frame_clk_inst|count [16]))

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiHEX|frame_clk_inst|count[15]~46 ),
	.combout(\multiHEX|frame_clk_inst|count[16]~47_combout ),
	.cout(\multiHEX|frame_clk_inst|count[16]~48 ));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[16]~47 .lut_mask = 16'h3C3F;
defparam \multiHEX|frame_clk_inst|count[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \multiHEX|frame_clk_inst|count[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[16] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \multiHEX|frame_clk_inst|count[17]~49 (
// Equation(s):
// \multiHEX|frame_clk_inst|count[17]~49_combout  = \multiHEX|frame_clk_inst|count [17] $ (!\multiHEX|frame_clk_inst|count[16]~48 )

	.dataa(gnd),
	.datab(\multiHEX|frame_clk_inst|count [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(\multiHEX|frame_clk_inst|count[16]~48 ),
	.combout(\multiHEX|frame_clk_inst|count[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[17]~49 .lut_mask = 16'hC3C3;
defparam \multiHEX|frame_clk_inst|count[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \multiHEX|frame_clk_inst|count[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|frame_clk_inst|count[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|frame_clk_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|frame_clk_inst|count[17] .is_wysiwyg = "true";
defparam \multiHEX|frame_clk_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \multiHEX|Decoder0~0 (
// Equation(s):
// \multiHEX|Decoder0~0_combout  = (\multiHEX|frame_clk_inst|count [16]) # (\multiHEX|frame_clk_inst|count [17])

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(gnd),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiHEX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Decoder0~0 .lut_mask = 16'hFAFA;
defparam \multiHEX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \multiHEX|SEG_SEL[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|SEG_SEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|SEG_SEL[0] .is_wysiwyg = "true";
defparam \multiHEX|SEG_SEL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \multiHEX|Decoder0~1 (
// Equation(s):
// \multiHEX|Decoder0~1_combout  = (\multiHEX|frame_clk_inst|count [17]) # (!\multiHEX|frame_clk_inst|count [16])

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(gnd),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiHEX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Decoder0~1 .lut_mask = 16'hF5F5;
defparam \multiHEX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \multiHEX|SEG_SEL[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|SEG_SEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|SEG_SEL[1] .is_wysiwyg = "true";
defparam \multiHEX|SEG_SEL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \multiHEX|Decoder0~2 (
// Equation(s):
// \multiHEX|Decoder0~2_combout  = (\multiHEX|frame_clk_inst|count [16]) # (!\multiHEX|frame_clk_inst|count [17])

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(gnd),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiHEX|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Decoder0~2 .lut_mask = 16'hAFAF;
defparam \multiHEX|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \multiHEX|SEG_SEL[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|SEG_SEL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|SEG_SEL[2] .is_wysiwyg = "true";
defparam \multiHEX|SEG_SEL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \multiHEX|Decoder0~3 (
// Equation(s):
// \multiHEX|Decoder0~3_combout  = (!\multiHEX|frame_clk_inst|count [17]) # (!\multiHEX|frame_clk_inst|count [16])

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(gnd),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiHEX|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Decoder0~3 .lut_mask = 16'h5F5F;
defparam \multiHEX|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \multiHEX|SEG_SEL[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|SEG_SEL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|SEG_SEL[3] .is_wysiwyg = "true";
defparam \multiHEX|SEG_SEL[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \TAPE_IN~input (
	.i(TAPE_IN),
	.ibar(gnd),
	.o(\TAPE_IN~input_o ));
// synopsys translate_off
defparam \TAPE_IN~input .bus_hold = "false";
defparam \TAPE_IN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \TAPE_S~feeder (
// Equation(s):
// \TAPE_S~feeder_combout  = \TAPE_IN~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TAPE_IN~input_o ),
	.cin(gnd),
	.combout(\TAPE_S~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TAPE_S~feeder .lut_mask = 16'hFF00;
defparam \TAPE_S~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas TAPE_S(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\TAPE_S~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TAPE_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam TAPE_S.is_wysiwyg = "true";
defparam TAPE_S.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~0 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~0_combout  = (!\reset~q  & (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [8]))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~0 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \ps2_clk~input (
	.i(ps2_clk),
	.ibar(gnd),
	.o(\ps2_clk~input_o ));
// synopsys translate_off
defparam \ps2_clk~input .bus_hold = "false";
defparam \ps2_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \ps2_clk_s~feeder (
// Equation(s):
// \ps2_clk_s~feeder_combout  = \ps2_clk~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ps2_clk~input_o ),
	.cin(gnd),
	.combout(\ps2_clk_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ps2_clk_s~feeder .lut_mask = 16'hFF00;
defparam \ps2_clk_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas ps2_clk_s(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ps2_clk_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ps2_clk_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam ps2_clk_s.is_wysiwyg = "true";
defparam ps2_clk_s.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0_combout  = (\reset~q ) # (\ps2_clk_s~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\ps2_clk_s~q ),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0 .lut_mask = 16'hFFF0;
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[0] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1_combout  = (\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]) # (\reset~q )

	.dataa(gnd),
	.datab(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1 .lut_mask = 16'hFCFC;
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[1] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout  = (\reset~q ) # ((\keyboard|ps2_host_inst|ps2_host_rx|ready~q ) # ((\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1] & !\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0])))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [1]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples [0]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1 .lut_mask = 16'hFAFE;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[9] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~10 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~10_combout  = (!\reset~q  & (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [9]))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~10 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [10]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[10] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~2 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~2_combout  = (!\reset~q  & (\keyboard|ps2_host_inst|ps2_host_rx|frame [10] & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [10]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~2 .lut_mask = 16'h0404;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [11]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[11] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|ready~0 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|ready~0_combout  = (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [11]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|ready~0 .lut_mask = 16'h0F00;
defparam \keyboard|ps2_host_inst|ps2_host_rx|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \keyboard|ps2_host_inst|ps2_host_rx|ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|ready .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~11 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~11_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|frame [0] & (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & !\reset~q ))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|frame [0]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~11 .lut_mask = 16'h0101;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[1] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~3 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~3_combout  = (!\reset~q  & (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [1]))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~3 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[2] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~4 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~4_combout  = (!\reset~q  & (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [2]))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~4 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[3] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~7 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~7_combout  = (!\reset~q  & (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [3]))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~7 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[4] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~9 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~9_combout  = (!\reset~q  & (\keyboard|ps2_host_inst|ps2_host_rx|frame [4] & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [4]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~9 .lut_mask = 16'h0404;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[5] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~8 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~8_combout  = (!\reset~q  & (\keyboard|ps2_host_inst|ps2_host_rx|frame [5] & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [5]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~8 .lut_mask = 16'h0404;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[6] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~5 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~5_combout  = (!\reset~q  & (!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [6]))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|frame [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~5 .lut_mask = 16'h1010;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[7] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|frame~6 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|frame~6_combout  = (!\reset~q  & (\keyboard|ps2_host_inst|ps2_host_rx|frame [7] & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(\reset~q ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [7]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|frame~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~6 .lut_mask = 16'h0404;
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \keyboard|ps2_host_inst|ps2_host_rx|frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|frame~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[8] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5_combout  = (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [8]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5 .lut_mask = 16'h0F00;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout  = (\reset~q ) # (\keyboard|ps2_host_inst|ps2_host_rx|frame [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [11]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1 .lut_mask = 16'hFFF0;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[1] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3_combout  = (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [3]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3 .lut_mask = 16'h0F00;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0_combout  = (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [9]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0 .lut_mask = 16'h0F00;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[0] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \keyboard|Equal0~0 (
// Equation(s):
// \keyboard|Equal0~0_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1] & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal0~0 .lut_mask = 16'h0010;
defparam \keyboard|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [6] & !\reset~q )

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|frame [6]),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7 .lut_mask = 16'h0A0A;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[3] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [2] & !\reset~q )

	.dataa(gnd),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [2]),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2 .lut_mask = 16'h0C0C;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[7] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \keyboard|Equal0~1 (
// Equation(s):
// \keyboard|Equal0~1_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5] & (\keyboard|Equal0~0_combout  & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3] & \keyboard|ps2_host_inst|ps2_host_rx|rx_data [7])))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.datab(\keyboard|Equal0~0_combout ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.cin(gnd),
	.combout(\keyboard|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal0~1 .lut_mask = 16'h0800;
defparam \keyboard|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [5] & !\reset~q )

	.dataa(gnd),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|frame [5]),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8 .lut_mask = 16'h0C0C;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[4] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \keyboard|Selector1~0 (
// Equation(s):
// \keyboard|Selector1~0_combout  = (\keyboard|Equal0~1_combout  & ((\keyboard|state.process_first~q ) # ((\keyboard|state.read_second~q  & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q )))) # (!\keyboard|Equal0~1_combout  & (((\keyboard|state.read_second~q  
// & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q ))))

	.dataa(\keyboard|Equal0~1_combout ),
	.datab(\keyboard|state.process_first~q ),
	.datac(\keyboard|state.read_second~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector1~0 .lut_mask = 16'h88F8;
defparam \keyboard|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \keyboard|state.read_second (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.read_second~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.read_second .is_wysiwyg = "true";
defparam \keyboard|state.read_second .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \keyboard|state~13 (
// Equation(s):
// \keyboard|state~13_combout  = (!\reset~q  & (\keyboard|state.read_second~q  & \keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\keyboard|state.read_second~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~13 .lut_mask = 16'h5000;
defparam \keyboard|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \keyboard|state.process_second (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.process_second~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.process_second .is_wysiwyg = "true";
defparam \keyboard|state.process_second .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \keyboard|Selector2~0 (
// Equation(s):
// \keyboard|Selector2~0_combout  = (\keyboard|state.read_third~q  & !\keyboard|ps2_host_inst|ps2_host_rx|ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|state.read_third~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector2~0 .lut_mask = 16'h00F0;
defparam \keyboard|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \keyboard|Selector2~1 (
// Equation(s):
// \keyboard|Selector2~1_combout  = (\keyboard|Selector2~0_combout ) # ((\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4] & (\keyboard|state.process_second~q  & \keyboard|Equal0~1_combout )))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.datab(\keyboard|state.process_second~q ),
	.datac(\keyboard|Selector2~0_combout ),
	.datad(\keyboard|Equal0~1_combout ),
	.cin(gnd),
	.combout(\keyboard|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector2~1 .lut_mask = 16'hF8F0;
defparam \keyboard|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \keyboard|state.read_third (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.read_third~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.read_third .is_wysiwyg = "true";
defparam \keyboard|state.read_third .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \keyboard|state~12 (
// Equation(s):
// \keyboard|state~12_combout  = (!\reset~q  & (\keyboard|state.read_third~q  & \keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\keyboard|state.read_third~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~12 .lut_mask = 16'h5000;
defparam \keyboard|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \keyboard|state.process_third (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.process_third~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.process_third .is_wysiwyg = "true";
defparam \keyboard|state.process_third .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \keyboard|state~16 (
// Equation(s):
// \keyboard|state~16_combout  = (\keyboard|state.process_third~q ) # ((\reset~q ) # ((!\keyboard|ps2_host_inst|ps2_host_rx|ready~q  & !\keyboard|state.read_first~q )))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.datab(\keyboard|state.process_third~q ),
	.datac(\reset~q ),
	.datad(\keyboard|state.read_first~q ),
	.cin(gnd),
	.combout(\keyboard|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~16 .lut_mask = 16'hFCFD;
defparam \keyboard|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \keyboard|state~15 (
// Equation(s):
// \keyboard|state~15_combout  = (\keyboard|Equal0~1_combout  & (((\keyboard|state.process_second~q  & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4])))) # (!\keyboard|Equal0~1_combout  & ((\keyboard|state.process_first~q ) # 
// ((\keyboard|state.process_second~q ))))

	.dataa(\keyboard|Equal0~1_combout ),
	.datab(\keyboard|state.process_first~q ),
	.datac(\keyboard|state.process_second~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.cin(gnd),
	.combout(\keyboard|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~15 .lut_mask = 16'h54F4;
defparam \keyboard|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \keyboard|state~17 (
// Equation(s):
// \keyboard|state~17_combout  = (!\keyboard|state~16_combout  & !\keyboard|state~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|state~16_combout ),
	.datad(\keyboard|state~15_combout ),
	.cin(gnd),
	.combout(\keyboard|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~17 .lut_mask = 16'h000F;
defparam \keyboard|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \keyboard|state.read_first (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.read_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.read_first .is_wysiwyg = "true";
defparam \keyboard|state.read_first .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \keyboard|state~14 (
// Equation(s):
// \keyboard|state~14_combout  = (!\keyboard|state.read_first~q  & (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|ready~q ))

	.dataa(gnd),
	.datab(\keyboard|state.read_first~q ),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|ready~q ),
	.cin(gnd),
	.combout(\keyboard|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|state~14 .lut_mask = 16'h0300;
defparam \keyboard|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \keyboard|state.process_first (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|state.process_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|state.process_first .is_wysiwyg = "true";
defparam \keyboard|state.process_first .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \keyboard|Selector6~0 (
// Equation(s):
// \keyboard|Selector6~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4] & ((!\keyboard|state.process_first~q ) # (!\keyboard|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\keyboard|Equal0~1_combout ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.datad(\keyboard|state.process_first~q ),
	.cin(gnd),
	.combout(\keyboard|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector6~0 .lut_mask = 16'h30F0;
defparam \keyboard|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \keyboard|special_make~0 (
// Equation(s):
// \keyboard|special_make~0_combout  = (\keyboard|state.process_first~q  & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4] & ((\keyboard|Equal0~1_combout )))) # (!\keyboard|state.process_first~q  & (((\keyboard|special_make~q ))))

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [4]),
	.datab(\keyboard|state.process_first~q ),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|Equal0~1_combout ),
	.cin(gnd),
	.combout(\keyboard|special_make~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|special_make~0 .lut_mask = 16'h7430;
defparam \keyboard|special_make~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \keyboard|special_make (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|special_make~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|special_make~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|special_make .is_wysiwyg = "true";
defparam \keyboard|special_make .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \keyboard|scan_code[0]~0 (
// Equation(s):
// \keyboard|scan_code[0]~0_combout  = (!\keyboard|state.process_third~q  & ((\keyboard|state.process_second~q  & (\keyboard|special_make~q )) # (!\keyboard|state.process_second~q  & ((\keyboard|state.process_first~q )))))

	.dataa(\keyboard|state.process_second~q ),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|state.process_first~q ),
	.datad(\keyboard|state.process_third~q ),
	.cin(gnd),
	.combout(\keyboard|scan_code[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|scan_code[0]~0 .lut_mask = 16'h00D8;
defparam \keyboard|scan_code[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \keyboard|scan_code[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|scan_code[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[4] .is_wysiwyg = "true";
defparam \keyboard|scan_code[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \keyboard|scan_code[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard|scan_code[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[3] .is_wysiwyg = "true";
defparam \keyboard|scan_code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|frame [4] & !\reset~q )

	.dataa(\keyboard|ps2_host_inst|ps2_host_rx|frame [4]),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6 .lut_mask = 16'h0A0A;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[5] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \keyboard|Selector5~0 (
// Equation(s):
// \keyboard|Selector5~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5] & ((!\keyboard|Equal0~1_combout ) # (!\keyboard|state.process_first~q )))

	.dataa(\keyboard|state.process_first~q ),
	.datab(gnd),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [5]),
	.datad(\keyboard|Equal0~1_combout ),
	.cin(gnd),
	.combout(\keyboard|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector5~0 .lut_mask = 16'h50F0;
defparam \keyboard|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \keyboard|scan_code[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|scan_code[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[5] .is_wysiwyg = "true";
defparam \keyboard|scan_code[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~84 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~84_combout  = (\keyboard|scan_code [4] & (((\keyboard|scan_code [3]) # (!\keyboard|scan_code [5])) # (!\keyboard|special_make~q ))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [3] $ (\keyboard|scan_code [5]))))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~84_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~84 .lut_mask = 16'hC7FC;
defparam \keyboard|keymapper_inst|Selector0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \keyboard|Selector3~0 (
// Equation(s):
// \keyboard|Selector3~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7] & ((!\keyboard|state.process_first~q ) # (!\keyboard|Equal0~1_combout )))

	.dataa(\keyboard|Equal0~1_combout ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [7]),
	.datac(gnd),
	.datad(\keyboard|state.process_first~q ),
	.cin(gnd),
	.combout(\keyboard|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector3~0 .lut_mask = 16'h44CC;
defparam \keyboard|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \keyboard|scan_code[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|scan_code[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[7] .is_wysiwyg = "true";
defparam \keyboard|scan_code[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~85 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~85_combout  = ((\keyboard|keymapper_inst|Selector0~84_combout ) # (\keyboard|scan_code [7])) # (!\keyboard|scan_code [6])

	.dataa(\keyboard|scan_code [6]),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector0~84_combout ),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~85_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~85 .lut_mask = 16'hFFF5;
defparam \keyboard|keymapper_inst|Selector0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \keyboard|Selector4~0 (
// Equation(s):
// \keyboard|Selector4~0_combout  = (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & ((!\keyboard|state.process_first~q ) # (!\keyboard|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\keyboard|Equal0~1_combout ),
	.datac(\keyboard|state.process_first~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.cin(gnd),
	.combout(\keyboard|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector4~0 .lut_mask = 16'h3F00;
defparam \keyboard|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \keyboard|scan_code[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|scan_code[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[6] .is_wysiwyg = "true";
defparam \keyboard|scan_code[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~56 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~56_combout  = (\keyboard|scan_code [6] & !\keyboard|scan_code [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~56_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~56 .lut_mask = 16'h00F0;
defparam \keyboard|keymapper_inst|Selector0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~87 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~87_combout  = ((\keyboard|keymapper_inst|Selector0~56_combout  & (\keyboard|scan_code [5] $ (\keyboard|scan_code [4])))) # (!\keyboard|keymapper_inst|Selector0~70_combout )

	.dataa(\keyboard|keymapper_inst|Selector0~70_combout ),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|keymapper_inst|Selector0~56_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~87_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~87 .lut_mask = 16'h7D55;
defparam \keyboard|keymapper_inst|Selector0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \keyboard|scan_code[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard|scan_code[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[0] .is_wysiwyg = "true";
defparam \keyboard|scan_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~1_combout  = (\keyboard|keymapper_inst|Selector1~0_combout  & (((\keyboard|keymapper_inst|Selector0~87_combout ) # (!\keyboard|scan_code [0])))) # (!\keyboard|keymapper_inst|Selector1~0_combout  & 
// (\keyboard|keymapper_inst|Selector0~85_combout  & ((\keyboard|scan_code [0]))))

	.dataa(\keyboard|keymapper_inst|Selector1~0_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~85_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~87_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~1 .lut_mask = 16'hE4AA;
defparam \keyboard|keymapper_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4 (
// Equation(s):
// \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4_combout  = (!\reset~q  & \keyboard|ps2_host_inst|ps2_host_rx|frame [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|frame [7]),
	.cin(gnd),
	.combout(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4 .lut_mask = 16'h0F00;
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \keyboard|ps2_host_inst|ps2_host_rx|rx_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|ps2_host_inst|ps2_host_rx|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[2] .is_wysiwyg = "true";
defparam \keyboard|ps2_host_inst|ps2_host_rx|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \keyboard|scan_code[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard|scan_code[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[2] .is_wysiwyg = "true";
defparam \keyboard|scan_code[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \keyboard|scan_code[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard|scan_code[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|scan_code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|scan_code[1] .is_wysiwyg = "true";
defparam \keyboard|scan_code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~2_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [0] & \keyboard|scan_code [1]))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|scan_code [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~2 .lut_mask = 16'hECEC;
defparam \keyboard|keymapper_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~4_combout  = (\keyboard|keymapper_inst|Selector1~2_combout ) # ((\keyboard|keymapper_inst|Selector1~3_combout  & (\keyboard|scan_code [4] & \keyboard|scan_code [5])))

	.dataa(\keyboard|keymapper_inst|Selector1~3_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~2_combout ),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~4 .lut_mask = 16'hECCC;
defparam \keyboard|keymapper_inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector1~13 (
// Equation(s):
// \keyboard|keymapper_inst|Selector1~13_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector1~12_combout ) # ((\keyboard|keymapper_inst|Selector1~4_combout )))) # (!\keyboard|scan_code [2] & 
// (((\keyboard|keymapper_inst|Selector1~1_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector1~12_combout ),
	.datab(\keyboard|keymapper_inst|Selector1~1_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|keymapper_inst|Selector1~4_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector1~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector1~13 .lut_mask = 16'hFCAC;
defparam \keyboard|keymapper_inst|Selector1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~77 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~77_combout  = (\keyboard|shift_key~q  & (\keyboard|scan_code [5] & (\keyboard|scan_code [4] & !\keyboard|scan_code [3])))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~77_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~77 .lut_mask = 16'h0080;
defparam \keyboard|keymapper_inst|Selector0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~2_combout  = (\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector0~76_combout ) # ((\keyboard|scan_code [7]) # (\keyboard|keymapper_inst|Selector0~77_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~76_combout ),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|keymapper_inst|Selector0~77_combout ),
	.datad(\keyboard|scan_code [1]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~2 .lut_mask = 16'hFE00;
defparam \keyboard|keymapper_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~79 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~79_combout  = (!\keyboard|special_make~q  & (!\keyboard|scan_code [7] & \keyboard|scan_code [4]))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [7]),
	.datac(gnd),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~79_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~79 .lut_mask = 16'h1100;
defparam \keyboard|keymapper_inst|Selector0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~78 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~78_combout  = \keyboard|scan_code [6] $ (((\keyboard|scan_code [5] & ((!\keyboard|scan_code [3]))) # (!\keyboard|scan_code [5] & (\keyboard|scan_code [4] & \keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~78_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~78 .lut_mask = 16'hD23C;
defparam \keyboard|keymapper_inst|Selector0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~80 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~80_combout  = (\keyboard|keymapper_inst|Selector0~78_combout  & (\keyboard|scan_code [7])) # (!\keyboard|keymapper_inst|Selector0~78_combout  & (((!\keyboard|keymapper_inst|Selector0~79_combout ) # 
// (!\keyboard|keymapper_inst|Selector0~56_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector0~56_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~79_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~78_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~80_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~80 .lut_mask = 16'hAA3F;
defparam \keyboard|keymapper_inst|Selector0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~3_combout  = (!\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|Selector4~2_combout ) # ((!\keyboard|scan_code [1] & \keyboard|keymapper_inst|Selector0~80_combout ))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|keymapper_inst|Selector4~2_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~80_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~3 .lut_mask = 16'h00DC;
defparam \keyboard|keymapper_inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~72 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~72_combout  = (!\keyboard|scan_code [5] & (((\keyboard|scan_code [4] & \keyboard|scan_code [3])) # (!\keyboard|scan_code [6])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~72_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~72 .lut_mask = 16'h3111;
defparam \keyboard|keymapper_inst|Selector0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~73 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~73_combout  = (\keyboard|scan_code [4] & (((\keyboard|scan_code [3]) # (!\keyboard|special_make~q )) # (!\keyboard|scan_code [6])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~73_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~73 .lut_mask = 16'hCC4C;
defparam \keyboard|keymapper_inst|Selector0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~74 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~74_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~72_combout ) # ((\keyboard|scan_code [5] & !\keyboard|keymapper_inst|Selector0~73_combout )))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|keymapper_inst|Selector0~72_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~73_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~74_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~74 .lut_mask = 16'hFAFE;
defparam \keyboard|keymapper_inst|Selector0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~57 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~57_combout  = (\keyboard|scan_code [5] & (\keyboard|scan_code [4] & !\keyboard|scan_code [7]))

	.dataa(gnd),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~57_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~57 .lut_mask = 16'h00C0;
defparam \keyboard|keymapper_inst|Selector0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~104 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~104_combout  = ((\keyboard|scan_code [3]) # (!\keyboard|keymapper_inst|Selector0~57_combout )) # (!\keyboard|scan_code [6])

	.dataa(\keyboard|scan_code [6]),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector0~57_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~104_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~104 .lut_mask = 16'hFF5F;
defparam \keyboard|keymapper_inst|Selector0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~0_combout  = (\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector0~74_combout ) # ((\keyboard|scan_code [0])))) # (!\keyboard|scan_code [1] & (((\keyboard|keymapper_inst|Selector0~104_combout  & 
// !\keyboard|scan_code [0]))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|keymapper_inst|Selector0~74_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~104_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~0 .lut_mask = 16'hAAD8;
defparam \keyboard|keymapper_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~105 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~105_combout  = ((\keyboard|keymapper_inst|Selector0~56_combout  & (\keyboard|scan_code [4] $ (\keyboard|scan_code [5])))) # (!\keyboard|keymapper_inst|Selector0~75_combout )

	.dataa(\keyboard|keymapper_inst|Selector0~75_combout ),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|keymapper_inst|Selector0~56_combout ),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~105_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~105 .lut_mask = 16'h75D5;
defparam \keyboard|keymapper_inst|Selector0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~1_combout  = (\keyboard|keymapper_inst|Selector4~0_combout  & (((\keyboard|keymapper_inst|Selector0~105_combout ) # (!\keyboard|scan_code [0])))) # (!\keyboard|keymapper_inst|Selector4~0_combout  & 
// (\keyboard|keymapper_inst|Selector0~71_combout  & ((\keyboard|scan_code [0]))))

	.dataa(\keyboard|keymapper_inst|Selector0~71_combout ),
	.datab(\keyboard|keymapper_inst|Selector4~0_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~105_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~1 .lut_mask = 16'hE2CC;
defparam \keyboard|keymapper_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~4_combout  = (\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|Selector0~83_combout ) # (\keyboard|scan_code [1])))

	.dataa(\keyboard|keymapper_inst|Selector0~83_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(gnd),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~4 .lut_mask = 16'hEE00;
defparam \keyboard|keymapper_inst|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector4~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector4~5_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector4~3_combout ) # ((\keyboard|keymapper_inst|Selector4~4_combout )))) # (!\keyboard|scan_code [2] & (((\keyboard|keymapper_inst|Selector4~1_combout 
// ))))

	.dataa(\keyboard|scan_code [2]),
	.datab(\keyboard|keymapper_inst|Selector4~3_combout ),
	.datac(\keyboard|keymapper_inst|Selector4~1_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~4_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector4~5 .lut_mask = 16'hFAD8;
defparam \keyboard|keymapper_inst|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \multiHEX|Mux2~1 (
// Equation(s):
// \multiHEX|Mux2~1_combout  = (\multiHEX|Mux2~0_combout  & (((\keyboard|keymapper_inst|Selector1~13_combout )) # (!\multiHEX|frame_clk_inst|count [17]))) # (!\multiHEX|Mux2~0_combout  & (\multiHEX|frame_clk_inst|count [17] & 
// ((\keyboard|keymapper_inst|Selector4~5_combout ))))

	.dataa(\multiHEX|Mux2~0_combout ),
	.datab(\multiHEX|frame_clk_inst|count [17]),
	.datac(\keyboard|keymapper_inst|Selector1~13_combout ),
	.datad(\keyboard|keymapper_inst|Selector4~5_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux2~1 .lut_mask = 16'hE6A2;
defparam \multiHEX|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \multiHEX|current_SEG[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|current_SEG [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|current_SEG[1] .is_wysiwyg = "true";
defparam \multiHEX|current_SEG[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \keyboard|Equal6~0 (
// Equation(s):
// \keyboard|Equal6~0_combout  = (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [6]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [3]),
	.cin(gnd),
	.combout(\keyboard|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal6~0 .lut_mask = 16'h000F;
defparam \keyboard|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \keyboard|Equal5~1 (
// Equation(s):
// \keyboard|Equal5~1_combout  = (\keyboard|Equal5~0_combout  & (\keyboard|Equal6~0_combout  & (\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & !\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|Equal5~0_combout ),
	.datab(\keyboard|Equal6~0_combout ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal5~1 .lut_mask = 16'h0080;
defparam \keyboard|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \keyboard|Selector12~0 (
// Equation(s):
// \keyboard|Selector12~0_combout  = (\keyboard|Equal5~1_combout  & (((\keyboard|control_key~q  & !\keyboard|state.process_third~q )) # (!\keyboard|scan_code[0]~1_combout ))) # (!\keyboard|Equal5~1_combout  & (((\keyboard|control_key~q ))))

	.dataa(\keyboard|scan_code[0]~1_combout ),
	.datab(\keyboard|Equal5~1_combout ),
	.datac(\keyboard|control_key~q ),
	.datad(\keyboard|state.process_third~q ),
	.cin(gnd),
	.combout(\keyboard|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector12~0 .lut_mask = 16'h74F4;
defparam \keyboard|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \keyboard|control_key (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|control_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|control_key .is_wysiwyg = "true";
defparam \keyboard|control_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|control_out~0 (
// Equation(s):
// \keyboard|keymapper_inst|control_out~0_combout  = (\keyboard|alt_key~q ) # (\keyboard|control_key~q )

	.dataa(\keyboard|alt_key~q ),
	.datab(gnd),
	.datac(\keyboard|control_key~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|control_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|control_out~0 .lut_mask = 16'hFAFA;
defparam \keyboard|keymapper_inst|control_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~8_combout  = (\keyboard|keymapper_inst|control_out~0_combout  & ((\keyboard|scan_code [1] & ((!\keyboard|scan_code [0]) # (!\keyboard|scan_code [2]))) # (!\keyboard|scan_code [1] & ((\keyboard|scan_code [2]) # 
// (\keyboard|scan_code [0])))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|keymapper_inst|control_out~0_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~8 .lut_mask = 16'h70E0;
defparam \keyboard|keymapper_inst|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~5_combout  = (\keyboard|scan_code [1] & ((\keyboard|special_make~q ) # (!\keyboard|scan_code [0])))

	.dataa(gnd),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~5 .lut_mask = 16'hC0F0;
defparam \keyboard|keymapper_inst|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~6_combout  = (\keyboard|scan_code [3] & ((\keyboard|alt_key~q ) # ((\keyboard|control_key~q ) # (\keyboard|keymapper_inst|Selector6~5_combout ))))

	.dataa(\keyboard|alt_key~q ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|control_key~q ),
	.datad(\keyboard|keymapper_inst|Selector6~5_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~6 .lut_mask = 16'hCCC8;
defparam \keyboard|keymapper_inst|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~7_combout  = (\keyboard|scan_code [2] & (!\keyboard|scan_code [0] & (\keyboard|keymapper_inst|Selector6~5_combout  $ (\keyboard|keymapper_inst|Selector6~6_combout )))) # (!\keyboard|scan_code [2] & 
// (((\keyboard|keymapper_inst|Selector6~6_combout  & \keyboard|scan_code [0]))))

	.dataa(\keyboard|keymapper_inst|Selector6~5_combout ),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|keymapper_inst|Selector6~6_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~7 .lut_mask = 16'h3048;
defparam \keyboard|keymapper_inst|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~9_combout  = (\keyboard|scan_code [6] & ((\keyboard|scan_code [4]) # ((\keyboard|keymapper_inst|Selector6~7_combout )))) # (!\keyboard|scan_code [6] & (!\keyboard|scan_code [4] & 
// (\keyboard|keymapper_inst|Selector6~8_combout )))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|keymapper_inst|Selector6~8_combout ),
	.datad(\keyboard|keymapper_inst|Selector6~7_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~9 .lut_mask = 16'hBA98;
defparam \keyboard|keymapper_inst|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \keyboard|Equal6~1 (
// Equation(s):
// \keyboard|Equal6~1_combout  = (\keyboard|Equal5~0_combout  & (\keyboard|Equal6~0_combout  & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & \keyboard|ps2_host_inst|ps2_host_rx|rx_data [0])))

	.dataa(\keyboard|Equal5~0_combout ),
	.datab(\keyboard|Equal6~0_combout ),
	.datac(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datad(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Equal6~1 .lut_mask = 16'h0800;
defparam \keyboard|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \keyboard|Selector13~0 (
// Equation(s):
// \keyboard|Selector13~0_combout  = (\keyboard|Equal6~1_combout  & (((\keyboard|alt_key~q  & !\keyboard|state.process_third~q )) # (!\keyboard|scan_code[0]~1_combout ))) # (!\keyboard|Equal6~1_combout  & (((\keyboard|alt_key~q ))))

	.dataa(\keyboard|scan_code[0]~1_combout ),
	.datab(\keyboard|Equal6~1_combout ),
	.datac(\keyboard|alt_key~q ),
	.datad(\keyboard|state.process_third~q ),
	.cin(gnd),
	.combout(\keyboard|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector13~0 .lut_mask = 16'h74F4;
defparam \keyboard|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \keyboard|alt_key (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|alt_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|alt_key .is_wysiwyg = "true";
defparam \keyboard|alt_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~3_combout  = (\keyboard|control_key~q  & (((!\keyboard|scan_code [0]) # (!\keyboard|scan_code [1])))) # (!\keyboard|control_key~q  & (\keyboard|alt_key~q  & ((!\keyboard|scan_code [0]) # (!\keyboard|scan_code [1]))))

	.dataa(\keyboard|control_key~q ),
	.datab(\keyboard|alt_key~q ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~3 .lut_mask = 16'h0EEE;
defparam \keyboard|keymapper_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~12 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~12_combout  = (\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector6~3_combout ))) # (!\keyboard|scan_code [1] & (\keyboard|special_make~q  & !\keyboard|keymapper_inst|Selector6~3_combout ))

	.dataa(gnd),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|keymapper_inst|Selector6~3_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~12 .lut_mask = 16'hF00C;
defparam \keyboard|keymapper_inst|Selector6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~13 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~13_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector6~12_combout  & (!\keyboard|keymapper_inst|Selector6~11_combout )) # (!\keyboard|keymapper_inst|Selector6~12_combout  & 
// ((\keyboard|keymapper_inst|Selector6~3_combout ))))) # (!\keyboard|scan_code [2] & (\keyboard|keymapper_inst|Selector6~11_combout ))

	.dataa(\keyboard|keymapper_inst|Selector6~11_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~3_combout ),
	.datac(\keyboard|keymapper_inst|Selector6~12_combout ),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~13 .lut_mask = 16'h5CAA;
defparam \keyboard|keymapper_inst|Selector6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~14 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~14_combout  = (\keyboard|keymapper_inst|Selector6~9_combout  & (((\keyboard|keymapper_inst|Selector6~13_combout ) # (!\keyboard|scan_code [4])))) # (!\keyboard|keymapper_inst|Selector6~9_combout  & 
// (\keyboard|keymapper_inst|Selector6~4_combout  & ((\keyboard|scan_code [4]))))

	.dataa(\keyboard|keymapper_inst|Selector6~4_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~9_combout ),
	.datac(\keyboard|keymapper_inst|Selector6~13_combout ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~14 .lut_mask = 16'hE2CC;
defparam \keyboard|keymapper_inst|Selector6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~15 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~15_combout  = (\keyboard|scan_code [2] & (((!\keyboard|scan_code [0] & !\keyboard|scan_code [4])) # (!\keyboard|scan_code [1]))) # (!\keyboard|scan_code [2] & ((\keyboard|scan_code [0] & ((!\keyboard|scan_code [4]))) # 
// (!\keyboard|scan_code [0] & (\keyboard|scan_code [1]))))

	.dataa(\keyboard|scan_code [0]),
	.datab(\keyboard|scan_code [2]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~15_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~15 .lut_mask = 16'h1C7E;
defparam \keyboard|keymapper_inst|Selector6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~17 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~17_combout  = (\keyboard|keymapper_inst|Selector6~16_combout  & (((\keyboard|keymapper_inst|control_out~0_combout ) # (\keyboard|scan_code [6])))) # (!\keyboard|keymapper_inst|Selector6~16_combout  & 
// (\keyboard|keymapper_inst|Selector6~15_combout  & (\keyboard|keymapper_inst|control_out~0_combout  & \keyboard|scan_code [6])))

	.dataa(\keyboard|keymapper_inst|Selector6~16_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~15_combout ),
	.datac(\keyboard|keymapper_inst|control_out~0_combout ),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~17_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~17 .lut_mask = 16'hEAA0;
defparam \keyboard|keymapper_inst|Selector6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~21 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~21_combout  = (\keyboard|scan_code [3] & (\keyboard|keymapper_inst|Selector6~20_combout  & ((\keyboard|keymapper_inst|control_out~0_combout )))) # (!\keyboard|scan_code [3] & 
// (((\keyboard|keymapper_inst|Selector6~17_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector6~20_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~17_combout ),
	.datac(\keyboard|keymapper_inst|control_out~0_combout ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~21_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~21 .lut_mask = 16'hA0CC;
defparam \keyboard|keymapper_inst|Selector6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector6~22 (
// Equation(s):
// \keyboard|keymapper_inst|Selector6~22_combout  = (!\keyboard|scan_code [7] & ((\keyboard|scan_code [5] & (\keyboard|keymapper_inst|Selector6~14_combout )) # (!\keyboard|scan_code [5] & ((\keyboard|keymapper_inst|Selector6~21_combout )))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|keymapper_inst|Selector6~14_combout ),
	.datac(\keyboard|scan_code [7]),
	.datad(\keyboard|keymapper_inst|Selector6~21_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector6~22_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector6~22 .lut_mask = 16'h0D08;
defparam \keyboard|keymapper_inst|Selector6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \multiHEX|Mux0~0 (
// Equation(s):
// \multiHEX|Mux0~0_combout  = (\multiHEX|frame_clk_inst|count [16] & ((\keyboard|scan_code [3]) # ((\multiHEX|frame_clk_inst|count [17])))) # (!\multiHEX|frame_clk_inst|count [16] & (((\keyboard|scan_code [7] & !\multiHEX|frame_clk_inst|count [17]))))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [7]),
	.datad(\multiHEX|frame_clk_inst|count [17]),
	.cin(gnd),
	.combout(\multiHEX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux0~0 .lut_mask = 16'hAAD8;
defparam \multiHEX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \multiHEX|Mux0~1 (
// Equation(s):
// \multiHEX|Mux0~1_combout  = (\multiHEX|Mux0~0_combout  & (((!\multiHEX|frame_clk_inst|count [17]) # (!\keyboard|keymapper_inst|Selector6~22_combout )))) # (!\multiHEX|Mux0~0_combout  & (!\keyboard|keymapper_inst|Selector7~26_combout  & 
// ((\multiHEX|frame_clk_inst|count [17]))))

	.dataa(\keyboard|keymapper_inst|Selector7~26_combout ),
	.datab(\keyboard|keymapper_inst|Selector6~22_combout ),
	.datac(\multiHEX|Mux0~0_combout ),
	.datad(\multiHEX|frame_clk_inst|count [17]),
	.cin(gnd),
	.combout(\multiHEX|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux0~1 .lut_mask = 16'h35F0;
defparam \multiHEX|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \multiHEX|current_SEG[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|current_SEG [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|current_SEG[3] .is_wysiwyg = "true";
defparam \multiHEX|current_SEG[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~41 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~41_combout  = \keyboard|scan_code [4] $ (((!\keyboard|scan_code [5]) # (!\keyboard|scan_code [3])))

	.dataa(\keyboard|scan_code [3]),
	.datab(\keyboard|scan_code [4]),
	.datac(gnd),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~41_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~41 .lut_mask = 16'h9933;
defparam \keyboard|keymapper_inst|Selector0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~42 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~42_combout  = (\keyboard|scan_code [4] & (((\keyboard|scan_code [3]) # (!\keyboard|scan_code [5])) # (!\keyboard|special_make~q ))) # (!\keyboard|scan_code [4] & (((\keyboard|scan_code [5]) # (!\keyboard|scan_code 
// [3]))))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~42_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~42 .lut_mask = 16'hF7CF;
defparam \keyboard|keymapper_inst|Selector0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~111 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~111_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~42_combout ))) # (!\keyboard|scan_code [6] & (\keyboard|keymapper_inst|Selector0~41_combout )))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|keymapper_inst|Selector0~41_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~42_combout ),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~111_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~111 .lut_mask = 16'hFAEE;
defparam \keyboard|keymapper_inst|Selector0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~11 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~11_combout  = (\keyboard|scan_code [0] & ((\keyboard|scan_code [1]) # (\keyboard|keymapper_inst|Selector0~111_combout )))

	.dataa(gnd),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|keymapper_inst|Selector0~111_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~11 .lut_mask = 16'hFC00;
defparam \keyboard|keymapper_inst|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \keyboard|Selector11~1 (
// Equation(s):
// \keyboard|Selector11~1_combout  = (\keyboard|Selector11~0_combout  & (!\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2] & ((\keyboard|state.process_first~q ) # (\keyboard|state.process_second~q ))))

	.dataa(\keyboard|Selector11~0_combout ),
	.datab(\keyboard|ps2_host_inst|ps2_host_rx|rx_data [2]),
	.datac(\keyboard|state.process_first~q ),
	.datad(\keyboard|state.process_second~q ),
	.cin(gnd),
	.combout(\keyboard|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|Selector11~1 .lut_mask = 16'h2220;
defparam \keyboard|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \keyboard|shift_key~0 (
// Equation(s):
// \keyboard|shift_key~0_combout  = (\keyboard|always1~0_combout  & ((\keyboard|Selector11~1_combout  & (\keyboard|state.process_first~q )) # (!\keyboard|Selector11~1_combout  & ((\keyboard|shift_key~q ))))) # (!\keyboard|always1~0_combout  & 
// (((\keyboard|shift_key~q ))))

	.dataa(\keyboard|always1~0_combout ),
	.datab(\keyboard|state.process_first~q ),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|Selector11~1_combout ),
	.cin(gnd),
	.combout(\keyboard|shift_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|shift_key~0 .lut_mask = 16'hD8F0;
defparam \keyboard|shift_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \keyboard|shift_key (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\keyboard|shift_key~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard|shift_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard|shift_key .is_wysiwyg = "true";
defparam \keyboard|shift_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~88 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~88_combout  = ((\keyboard|scan_code [5] $ (!\keyboard|scan_code [3])) # (!\keyboard|shift_key~q )) # (!\keyboard|keymapper_inst|Selector0~108_combout )

	.dataa(\keyboard|keymapper_inst|Selector0~108_combout ),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~88_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~88 .lut_mask = 16'hDF7F;
defparam \keyboard|keymapper_inst|Selector0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~6_combout  = (!\keyboard|scan_code [3] & !\keyboard|scan_code [4])

	.dataa(\keyboard|scan_code [3]),
	.datab(gnd),
	.datac(\keyboard|scan_code [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~6 .lut_mask = 16'h0505;
defparam \keyboard|keymapper_inst|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~52 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~52_combout  = (\keyboard|scan_code [5] & !\keyboard|scan_code [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~52_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~52 .lut_mask = 16'h00F0;
defparam \keyboard|keymapper_inst|Selector0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~89 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~89_combout  = (\keyboard|scan_code [6] & (((!\keyboard|keymapper_inst|Selector0~52_combout ) # (!\keyboard|keymapper_inst|Selector5~6_combout )))) # (!\keyboard|scan_code [6] & 
// (\keyboard|keymapper_inst|Selector0~88_combout ))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector0~88_combout ),
	.datac(\keyboard|keymapper_inst|Selector5~6_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~52_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~89_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~89 .lut_mask = 16'h4EEE;
defparam \keyboard|keymapper_inst|Selector0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~10 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~10_combout  = (!\keyboard|scan_code [0] & ((\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector0~89_combout ))) # (!\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector3~9_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector3~9_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|keymapper_inst|Selector0~89_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~10 .lut_mask = 16'h00E2;
defparam \keyboard|keymapper_inst|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector3~12 (
// Equation(s):
// \keyboard|keymapper_inst|Selector3~12_combout  = (\keyboard|keymapper_inst|Selector3~6_combout ) # ((\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector3~11_combout ) # (\keyboard|keymapper_inst|Selector3~10_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector3~6_combout ),
	.datab(\keyboard|keymapper_inst|Selector3~11_combout ),
	.datac(\keyboard|keymapper_inst|Selector3~10_combout ),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector3~12 .lut_mask = 16'hFEAA;
defparam \keyboard|keymapper_inst|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \multiHEX|Mux1~0 (
// Equation(s):
// \multiHEX|Mux1~0_combout  = (\multiHEX|frame_clk_inst|count [17] & (((\keyboard|keymapper_inst|Selector3~12_combout ) # (\multiHEX|frame_clk_inst|count [16])))) # (!\multiHEX|frame_clk_inst|count [17] & (\keyboard|scan_code [6] & 
// ((!\multiHEX|frame_clk_inst|count [16]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector3~12_combout ),
	.datac(\multiHEX|frame_clk_inst|count [17]),
	.datad(\multiHEX|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multiHEX|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux1~0 .lut_mask = 16'hF0CA;
defparam \multiHEX|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~62 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~62_combout  = ((\keyboard|scan_code [4]) # (\keyboard|scan_code [7])) # (!\keyboard|scan_code [5])

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [4]),
	.datac(gnd),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~62_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~62 .lut_mask = 16'hFFDD;
defparam \keyboard|keymapper_inst|Selector0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~90 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~90_combout  = (!\keyboard|shift_key~q  & \keyboard|scan_code [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|shift_key~q ),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~90_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~90 .lut_mask = 16'h0F00;
defparam \keyboard|keymapper_inst|Selector0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~91 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~91_combout  = (\keyboard|scan_code [5] & (((!\keyboard|keymapper_inst|Selector0~79_combout )))) # (!\keyboard|scan_code [5] & ((\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector0~90_combout ))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|keymapper_inst|Selector0~79_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~90_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~91_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~91 .lut_mask = 16'h5F4E;
defparam \keyboard|keymapper_inst|Selector0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~92 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~92_combout  = (\keyboard|scan_code [3] & (((\keyboard|scan_code [6])))) # (!\keyboard|scan_code [3] & ((\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~91_combout ))) # (!\keyboard|scan_code [6] & 
// (!\keyboard|keymapper_inst|Selector0~108_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~108_combout ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector0~91_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~92_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~92 .lut_mask = 16'hF1C1;
defparam \keyboard|keymapper_inst|Selector0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~93 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~93_combout  = (\keyboard|scan_code [3] & ((\keyboard|keymapper_inst|Selector0~92_combout  & (\keyboard|keymapper_inst|Selector0~45_combout )) # (!\keyboard|keymapper_inst|Selector0~92_combout  & 
// ((\keyboard|keymapper_inst|Selector0~62_combout ))))) # (!\keyboard|scan_code [3] & (((\keyboard|keymapper_inst|Selector0~92_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~45_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~62_combout ),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|keymapper_inst|Selector0~92_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~93_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~93 .lut_mask = 16'hAFC0;
defparam \keyboard|keymapper_inst|Selector0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~112 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~112_combout  = (\keyboard|scan_code [5] & (((!\keyboard|special_make~q  & !\keyboard|scan_code [3])) # (!\keyboard|scan_code [6]))) # (!\keyboard|scan_code [5] & (((!\keyboard|scan_code [3]))))

	.dataa(\keyboard|special_make~q ),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~112_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~112 .lut_mask = 16'h07CF;
defparam \keyboard|keymapper_inst|Selector0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~113 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~113_combout  = (\keyboard|scan_code [4] & (\keyboard|keymapper_inst|Selector0~112_combout  $ (((\keyboard|scan_code [6] & !\keyboard|scan_code [5]))))) # (!\keyboard|scan_code [4] & 
// ((\keyboard|keymapper_inst|Selector0~112_combout ) # (\keyboard|scan_code [6] $ (!\keyboard|scan_code [5]))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector0~112_combout ),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~113_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~113 .lut_mask = 16'hC6ED;
defparam \keyboard|keymapper_inst|Selector0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~22 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~22_combout  = (\keyboard|scan_code [4] & (\keyboard|scan_code [6] $ (((\keyboard|scan_code [5] & !\keyboard|scan_code [3]))))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [3]) # ((!\keyboard|scan_code [5] & 
// !\keyboard|scan_code [6]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~22_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~22 .lut_mask = 16'hF529;
defparam \keyboard|keymapper_inst|Selector0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~109 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~109_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [1] & ((\keyboard|keymapper_inst|Selector0~22_combout ))) # (!\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector0~113_combout )))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|keymapper_inst|Selector0~113_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~22_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~109_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~109 .lut_mask = 16'hFEDC;
defparam \keyboard|keymapper_inst|Selector0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~94 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~94_combout  = (\keyboard|scan_code [0] & ((\keyboard|scan_code [1]) # ((\keyboard|keymapper_inst|Selector0~93_combout )))) # (!\keyboard|scan_code [0] & (((\keyboard|keymapper_inst|Selector0~109_combout ))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|keymapper_inst|Selector0~93_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~109_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~94_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~94 .lut_mask = 16'hFBC8;
defparam \keyboard|keymapper_inst|Selector0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~107 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~107_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [5] & ((!\keyboard|scan_code [4]))) # (!\keyboard|scan_code [5] & (!\keyboard|shift_key~q  & \keyboard|scan_code [4])))

	.dataa(\keyboard|shift_key~q ),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~107_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~107 .lut_mask = 16'hCDFC;
defparam \keyboard|keymapper_inst|Selector0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~96 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~96_combout  = (\keyboard|scan_code [5] & (((\keyboard|scan_code [3] & !\keyboard|scan_code [6])))) # (!\keyboard|scan_code [5] & ((\keyboard|scan_code [3] & ((\keyboard|scan_code [6]) # (!\keyboard|scan_code [4]))) # 
// (!\keyboard|scan_code [3] & ((!\keyboard|scan_code [6])))))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~96_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~96 .lut_mask = 16'h50B5;
defparam \keyboard|keymapper_inst|Selector0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~97 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~97_combout  = (\keyboard|keymapper_inst|Selector0~96_combout ) # ((\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~107_combout ))) # (!\keyboard|scan_code [6] & (\keyboard|scan_code [7])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|keymapper_inst|Selector0~107_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~96_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~97_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~97 .lut_mask = 16'hFFE4;
defparam \keyboard|keymapper_inst|Selector0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~98 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~98_combout  = (\keyboard|scan_code [1] & ((\keyboard|scan_code [0]) # ((\keyboard|keymapper_inst|Selector0~97_combout )))) # (!\keyboard|scan_code [1] & (!\keyboard|scan_code [0] & 
// (\keyboard|keymapper_inst|Selector0~104_combout )))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|scan_code [0]),
	.datac(\keyboard|keymapper_inst|Selector0~104_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~97_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~98_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~98 .lut_mask = 16'hBA98;
defparam \keyboard|keymapper_inst|Selector0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~100 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~100_combout  = (\keyboard|scan_code [7]) # ((\keyboard|scan_code [4] & ((\keyboard|scan_code [5]))) # (!\keyboard|scan_code [4] & ((!\keyboard|scan_code [5]) # (!\keyboard|special_make~q ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [4]),
	.datac(\keyboard|special_make~q ),
	.datad(\keyboard|scan_code [5]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~100_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~100 .lut_mask = 16'hEFBB;
defparam \keyboard|keymapper_inst|Selector0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~49 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~49_combout  = (\keyboard|scan_code [5]) # ((\keyboard|scan_code [4]) # (\keyboard|scan_code [7]))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|scan_code [4]),
	.datac(gnd),
	.datad(\keyboard|scan_code [7]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~49_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~49 .lut_mask = 16'hFFEE;
defparam \keyboard|keymapper_inst|Selector0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~99 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~99_combout  = (\keyboard|scan_code [3] & (((\keyboard|scan_code [6])) # (!\keyboard|keymapper_inst|Selector0~108_combout ))) # (!\keyboard|scan_code [3] & (((!\keyboard|scan_code [6] & 
// !\keyboard|keymapper_inst|Selector0~57_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~108_combout ),
	.datab(\keyboard|scan_code [3]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector0~57_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~99_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~99 .lut_mask = 16'hC4C7;
defparam \keyboard|keymapper_inst|Selector0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~101 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~101_combout  = (\keyboard|scan_code [6] & ((\keyboard|keymapper_inst|Selector0~99_combout  & (\keyboard|keymapper_inst|Selector0~100_combout )) # (!\keyboard|keymapper_inst|Selector0~99_combout  & 
// ((\keyboard|keymapper_inst|Selector0~49_combout ))))) # (!\keyboard|scan_code [6] & (((\keyboard|keymapper_inst|Selector0~99_combout ))))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|keymapper_inst|Selector0~100_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~49_combout ),
	.datad(\keyboard|keymapper_inst|Selector0~99_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~101_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~101 .lut_mask = 16'hDDA0;
defparam \keyboard|keymapper_inst|Selector0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~102 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~102_combout  = (\keyboard|keymapper_inst|Selector0~98_combout  & (((\keyboard|keymapper_inst|Selector0~101_combout ) # (!\keyboard|scan_code [0])))) # (!\keyboard|keymapper_inst|Selector0~98_combout  & 
// (\keyboard|keymapper_inst|Selector0~106_combout  & ((\keyboard|scan_code [0]))))

	.dataa(\keyboard|keymapper_inst|Selector0~106_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~98_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~101_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~102_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~102 .lut_mask = 16'hE2CC;
defparam \keyboard|keymapper_inst|Selector0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~103 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~103_combout  = (\keyboard|scan_code [2] & (\keyboard|keymapper_inst|Selector0~94_combout )) # (!\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector0~102_combout )))

	.dataa(gnd),
	.datab(\keyboard|keymapper_inst|Selector0~94_combout ),
	.datac(\keyboard|scan_code [2]),
	.datad(\keyboard|keymapper_inst|Selector0~102_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~103_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~103 .lut_mask = 16'hCFC0;
defparam \keyboard|keymapper_inst|Selector0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \multiHEX|Mux1~1 (
// Equation(s):
// \multiHEX|Mux1~1_combout  = (\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|Mux1~0_combout  & (\keyboard|keymapper_inst|Selector0~103_combout )) # (!\multiHEX|Mux1~0_combout  & ((\keyboard|scan_code [2]))))) # (!\multiHEX|frame_clk_inst|count [16] & 
// (\multiHEX|Mux1~0_combout ))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\multiHEX|Mux1~0_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~103_combout ),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\multiHEX|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux1~1 .lut_mask = 16'hE6C4;
defparam \multiHEX|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \multiHEX|current_SEG[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|current_SEG [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|current_SEG[2] .is_wysiwyg = "true";
defparam \multiHEX|current_SEG[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr6~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr6~0_combout  = (\multiHEX|current_SEG [3] & (\multiHEX|current_SEG [0] & (\multiHEX|current_SEG [1] $ (\multiHEX|current_SEG [2])))) # (!\multiHEX|current_SEG [3] & (!\multiHEX|current_SEG [1] & (\multiHEX|current_SEG [0] $ 
// (\multiHEX|current_SEG [2]))))

	.dataa(\multiHEX|current_SEG [0]),
	.datab(\multiHEX|current_SEG [1]),
	.datac(\multiHEX|current_SEG [3]),
	.datad(\multiHEX|current_SEG [2]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr6~0 .lut_mask = 16'h2182;
defparam \multiHEX|hex_inst_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \multiHEX|HEX_OUT[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|hex_inst_0|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|HEX_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|HEX_OUT[0] .is_wysiwyg = "true";
defparam \multiHEX|HEX_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr5~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr5~0_combout  = (\multiHEX|current_SEG [1] & ((\multiHEX|current_SEG [0] & (\multiHEX|current_SEG [3])) # (!\multiHEX|current_SEG [0] & ((\multiHEX|current_SEG [2]))))) # (!\multiHEX|current_SEG [1] & (\multiHEX|current_SEG [2] & 
// (\multiHEX|current_SEG [0] $ (\multiHEX|current_SEG [3]))))

	.dataa(\multiHEX|current_SEG [0]),
	.datab(\multiHEX|current_SEG [1]),
	.datac(\multiHEX|current_SEG [3]),
	.datad(\multiHEX|current_SEG [2]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr5~0 .lut_mask = 16'hD680;
defparam \multiHEX|hex_inst_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \multiHEX|HEX_OUT[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|hex_inst_0|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|HEX_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|HEX_OUT[1] .is_wysiwyg = "true";
defparam \multiHEX|HEX_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~51 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~51_combout  = (\keyboard|scan_code [4] & (((\keyboard|scan_code [3]) # (!\keyboard|scan_code [6])) # (!\keyboard|special_make~q ))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [6] $ (\keyboard|scan_code [3]))))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|special_make~q ),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~51_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~51 .lut_mask = 16'hAF7A;
defparam \keyboard|keymapper_inst|Selector0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~7 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~7_combout  = (\keyboard|scan_code [7]) # ((!\keyboard|keymapper_inst|Selector5~4_combout  & ((\keyboard|keymapper_inst|Selector0~51_combout ) # (!\keyboard|scan_code [5]))))

	.dataa(\keyboard|keymapper_inst|Selector5~4_combout ),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|keymapper_inst|Selector0~51_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~7 .lut_mask = 16'hDDCD;
defparam \keyboard|keymapper_inst|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~58 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~58_combout  = (\keyboard|scan_code [5] & (\keyboard|scan_code [4] $ (((\keyboard|scan_code [3]) # (!\keyboard|scan_code [6]))))) # (!\keyboard|scan_code [5] & (!\keyboard|scan_code [6] & (\keyboard|scan_code [4] & 
// \keyboard|scan_code [3])))

	.dataa(\keyboard|scan_code [6]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~58_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~58 .lut_mask = 16'h1C84;
defparam \keyboard|keymapper_inst|Selector0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~8 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~8_combout  = (\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|Selector5~7_combout ) # ((\keyboard|keymapper_inst|Selector5~4_combout  & !\keyboard|keymapper_inst|Selector0~58_combout )))) # (!\keyboard|scan_code [0] 
// & (\keyboard|keymapper_inst|Selector5~4_combout ))

	.dataa(\keyboard|keymapper_inst|Selector5~4_combout ),
	.datab(\keyboard|keymapper_inst|Selector5~7_combout ),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector0~58_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~8 .lut_mask = 16'hCAEA;
defparam \keyboard|keymapper_inst|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~0_combout  = (\keyboard|scan_code [4] & ((\keyboard|scan_code [5] & (\keyboard|scan_code [1] & \keyboard|scan_code [3])) # (!\keyboard|scan_code [5] & (!\keyboard|scan_code [1] & !\keyboard|scan_code [3])))) # 
// (!\keyboard|scan_code [4] & (!\keyboard|scan_code [5]))

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~0 .lut_mask = 16'h9113;
defparam \keyboard|keymapper_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~2 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~2_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector5~0_combout ) # ((\keyboard|keymapper_inst|Selector5~1_combout  & \keyboard|scan_code [6])))

	.dataa(\keyboard|keymapper_inst|Selector5~1_combout ),
	.datab(\keyboard|scan_code [7]),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~2 .lut_mask = 16'hFFEC;
defparam \keyboard|keymapper_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~47 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~47_combout  = \keyboard|scan_code [5] $ (\keyboard|scan_code [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard|scan_code [5]),
	.datad(\keyboard|scan_code [4]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~47_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~47 .lut_mask = 16'h0FF0;
defparam \keyboard|keymapper_inst|Selector0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~48 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~48_combout  = (\keyboard|scan_code [6] & (((\keyboard|scan_code [3])))) # (!\keyboard|scan_code [6] & ((\keyboard|scan_code [7]) # ((!\keyboard|scan_code [3] & !\keyboard|keymapper_inst|Selector0~47_combout ))))

	.dataa(\keyboard|scan_code [7]),
	.datab(\keyboard|scan_code [6]),
	.datac(\keyboard|scan_code [3]),
	.datad(\keyboard|keymapper_inst|Selector0~47_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~48_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~48 .lut_mask = 16'hE2E3;
defparam \keyboard|keymapper_inst|Selector0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~50 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~50_combout  = (\keyboard|keymapper_inst|Selector0~48_combout  & (((\keyboard|keymapper_inst|Selector0~49_combout ) # (!\keyboard|scan_code [6])))) # (!\keyboard|keymapper_inst|Selector0~48_combout  & 
// (\keyboard|keymapper_inst|Selector0~46_combout  & (\keyboard|scan_code [6])))

	.dataa(\keyboard|keymapper_inst|Selector0~46_combout ),
	.datab(\keyboard|keymapper_inst|Selector0~48_combout ),
	.datac(\keyboard|scan_code [6]),
	.datad(\keyboard|keymapper_inst|Selector0~49_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~50_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~50 .lut_mask = 16'hEC2C;
defparam \keyboard|keymapper_inst|Selector0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~3 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~3_combout  = (\keyboard|scan_code [0] & ((\keyboard|scan_code [1]) # ((\keyboard|keymapper_inst|Selector0~50_combout )))) # (!\keyboard|scan_code [0] & (((\keyboard|keymapper_inst|Selector5~2_combout ))))

	.dataa(\keyboard|scan_code [1]),
	.datab(\keyboard|keymapper_inst|Selector5~2_combout ),
	.datac(\keyboard|keymapper_inst|Selector0~50_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~3 .lut_mask = 16'hFACC;
defparam \keyboard|keymapper_inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector5~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector5~5_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector5~3_combout ))) # (!\keyboard|scan_code [2] & (\keyboard|keymapper_inst|Selector5~8_combout ))

	.dataa(\keyboard|scan_code [2]),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector5~8_combout ),
	.datad(\keyboard|keymapper_inst|Selector5~3_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector5~5 .lut_mask = 16'hFA50;
defparam \keyboard|keymapper_inst|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \multiHEX|Mux3~0 (
// Equation(s):
// \multiHEX|Mux3~0_combout  = (\multiHEX|frame_clk_inst|count [17] & ((\multiHEX|frame_clk_inst|count [16]) # ((\keyboard|keymapper_inst|Selector5~5_combout )))) # (!\multiHEX|frame_clk_inst|count [17] & (!\multiHEX|frame_clk_inst|count [16] & 
// (\keyboard|scan_code [4])))

	.dataa(\multiHEX|frame_clk_inst|count [17]),
	.datab(\multiHEX|frame_clk_inst|count [16]),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|keymapper_inst|Selector5~5_combout ),
	.cin(gnd),
	.combout(\multiHEX|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux3~0 .lut_mask = 16'hBA98;
defparam \multiHEX|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~1 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~1_combout  = (\keyboard|shift_key~q  & ((\keyboard|scan_code [5] $ (\keyboard|scan_code [4])) # (!\keyboard|scan_code [6]))) # (!\keyboard|shift_key~q  & (((!\keyboard|scan_code [4])) # (!\keyboard|scan_code [5])))

	.dataa(\keyboard|scan_code [5]),
	.datab(\keyboard|shift_key~q ),
	.datac(\keyboard|scan_code [4]),
	.datad(\keyboard|scan_code [6]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~1 .lut_mask = 16'h5BDF;
defparam \keyboard|keymapper_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~0 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~0_combout  = ((\keyboard|scan_code [4] & ((!\keyboard|scan_code [1]))) # (!\keyboard|scan_code [4] & ((\keyboard|scan_code [1]) # (!\keyboard|scan_code [5])))) # (!\keyboard|scan_code [3])

	.dataa(\keyboard|scan_code [4]),
	.datab(\keyboard|scan_code [5]),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|scan_code [3]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~0 .lut_mask = 16'h5BFF;
defparam \keyboard|keymapper_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~4 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~4_combout  = (\keyboard|scan_code [7]) # ((\keyboard|keymapper_inst|Selector2~1_combout  & \keyboard|keymapper_inst|Selector2~0_combout ))

	.dataa(\keyboard|scan_code [7]),
	.datab(gnd),
	.datac(\keyboard|keymapper_inst|Selector2~1_combout ),
	.datad(\keyboard|keymapper_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~4 .lut_mask = 16'hFAAA;
defparam \keyboard|keymapper_inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector0~59 (
// Equation(s):
// \keyboard|keymapper_inst|Selector0~59_combout  = (\keyboard|scan_code [3] & \keyboard|scan_code [6])

	.dataa(\keyboard|scan_code [3]),
	.datab(gnd),
	.datac(\keyboard|scan_code [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector0~59_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector0~59 .lut_mask = 16'hA0A0;
defparam \keyboard|keymapper_inst|Selector0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~5 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~5_combout  = (\keyboard|scan_code [1] & (((\keyboard|keymapper_inst|Selector2~4_combout ) # (\keyboard|keymapper_inst|Selector0~59_combout )))) # (!\keyboard|scan_code [1] & (\keyboard|keymapper_inst|Selector2~3_combout 
// ))

	.dataa(\keyboard|keymapper_inst|Selector2~3_combout ),
	.datab(\keyboard|keymapper_inst|Selector2~4_combout ),
	.datac(\keyboard|scan_code [1]),
	.datad(\keyboard|keymapper_inst|Selector0~59_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~5 .lut_mask = 16'hFACA;
defparam \keyboard|keymapper_inst|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~6 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~6_combout  = (\keyboard|scan_code [0] & ((\keyboard|keymapper_inst|Selector0~64_combout ) # ((\keyboard|scan_code [1])))) # (!\keyboard|scan_code [0] & (((\keyboard|keymapper_inst|Selector2~5_combout ))))

	.dataa(\keyboard|keymapper_inst|Selector0~64_combout ),
	.datab(\keyboard|scan_code [1]),
	.datac(\keyboard|scan_code [0]),
	.datad(\keyboard|keymapper_inst|Selector2~5_combout ),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~6 .lut_mask = 16'hEFE0;
defparam \keyboard|keymapper_inst|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \keyboard|keymapper_inst|Selector2~9 (
// Equation(s):
// \keyboard|keymapper_inst|Selector2~9_combout  = (\keyboard|scan_code [2] & ((\keyboard|keymapper_inst|Selector2~6_combout ))) # (!\keyboard|scan_code [2] & (\keyboard|keymapper_inst|Selector2~8_combout ))

	.dataa(\keyboard|keymapper_inst|Selector2~8_combout ),
	.datab(\keyboard|keymapper_inst|Selector2~6_combout ),
	.datac(gnd),
	.datad(\keyboard|scan_code [2]),
	.cin(gnd),
	.combout(\keyboard|keymapper_inst|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard|keymapper_inst|Selector2~9 .lut_mask = 16'hCCAA;
defparam \keyboard|keymapper_inst|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \multiHEX|Mux3~1 (
// Equation(s):
// \multiHEX|Mux3~1_combout  = (\multiHEX|frame_clk_inst|count [16] & ((\multiHEX|Mux3~0_combout  & (\keyboard|keymapper_inst|Selector2~9_combout )) # (!\multiHEX|Mux3~0_combout  & ((\keyboard|scan_code [0]))))) # (!\multiHEX|frame_clk_inst|count [16] & 
// (\multiHEX|Mux3~0_combout ))

	.dataa(\multiHEX|frame_clk_inst|count [16]),
	.datab(\multiHEX|Mux3~0_combout ),
	.datac(\keyboard|keymapper_inst|Selector2~9_combout ),
	.datad(\keyboard|scan_code [0]),
	.cin(gnd),
	.combout(\multiHEX|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|Mux3~1 .lut_mask = 16'hE6C4;
defparam \multiHEX|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \multiHEX|current_SEG[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|current_SEG [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|current_SEG[0] .is_wysiwyg = "true";
defparam \multiHEX|current_SEG[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr4~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr4~0_combout  = (\multiHEX|current_SEG [3] & (\multiHEX|current_SEG [2] & ((\multiHEX|current_SEG [1]) # (!\multiHEX|current_SEG [0])))) # (!\multiHEX|current_SEG [3] & (\multiHEX|current_SEG [1] & (!\multiHEX|current_SEG [0] & 
// !\multiHEX|current_SEG [2])))

	.dataa(\multiHEX|current_SEG [1]),
	.datab(\multiHEX|current_SEG [0]),
	.datac(\multiHEX|current_SEG [3]),
	.datad(\multiHEX|current_SEG [2]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr4~0 .lut_mask = 16'hB002;
defparam \multiHEX|hex_inst_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \multiHEX|HEX_OUT[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|hex_inst_0|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|HEX_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|HEX_OUT[2] .is_wysiwyg = "true";
defparam \multiHEX|HEX_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr3~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr3~0_combout  = (\multiHEX|current_SEG [1] & ((\multiHEX|current_SEG [0] & ((\multiHEX|current_SEG [2]))) # (!\multiHEX|current_SEG [0] & (\multiHEX|current_SEG [3] & !\multiHEX|current_SEG [2])))) # (!\multiHEX|current_SEG [1] & 
// (!\multiHEX|current_SEG [3] & (\multiHEX|current_SEG [0] $ (\multiHEX|current_SEG [2]))))

	.dataa(\multiHEX|current_SEG [0]),
	.datab(\multiHEX|current_SEG [1]),
	.datac(\multiHEX|current_SEG [3]),
	.datad(\multiHEX|current_SEG [2]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr3~0 .lut_mask = 16'h8942;
defparam \multiHEX|hex_inst_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \multiHEX|HEX_OUT[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|hex_inst_0|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|HEX_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|HEX_OUT[3] .is_wysiwyg = "true";
defparam \multiHEX|HEX_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr2~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr2~0_combout  = (\multiHEX|current_SEG [1] & (\multiHEX|current_SEG [0] & (!\multiHEX|current_SEG [3]))) # (!\multiHEX|current_SEG [1] & ((\multiHEX|current_SEG [2] & ((!\multiHEX|current_SEG [3]))) # (!\multiHEX|current_SEG [2] 
// & (\multiHEX|current_SEG [0]))))

	.dataa(\multiHEX|current_SEG [1]),
	.datab(\multiHEX|current_SEG [0]),
	.datac(\multiHEX|current_SEG [3]),
	.datad(\multiHEX|current_SEG [2]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \multiHEX|hex_inst_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \multiHEX|HEX_OUT[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|hex_inst_0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|HEX_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|HEX_OUT[4] .is_wysiwyg = "true";
defparam \multiHEX|HEX_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr1~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr1~0_combout  = (\multiHEX|current_SEG [1] & (!\multiHEX|current_SEG [3] & ((\multiHEX|current_SEG [0]) # (!\multiHEX|current_SEG [2])))) # (!\multiHEX|current_SEG [1] & (\multiHEX|current_SEG [0] & (\multiHEX|current_SEG [3] $ 
// (!\multiHEX|current_SEG [2]))))

	.dataa(\multiHEX|current_SEG [1]),
	.datab(\multiHEX|current_SEG [0]),
	.datac(\multiHEX|current_SEG [3]),
	.datad(\multiHEX|current_SEG [2]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr1~0 .lut_mask = 16'h480E;
defparam \multiHEX|hex_inst_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \multiHEX|HEX_OUT[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|hex_inst_0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|HEX_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|HEX_OUT[5] .is_wysiwyg = "true";
defparam \multiHEX|HEX_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \multiHEX|hex_inst_0|WideOr0~0 (
// Equation(s):
// \multiHEX|hex_inst_0|WideOr0~0_combout  = (\multiHEX|current_SEG [0] & (!\multiHEX|current_SEG [3] & (\multiHEX|current_SEG [1] $ (!\multiHEX|current_SEG [2])))) # (!\multiHEX|current_SEG [0] & (!\multiHEX|current_SEG [1] & (\multiHEX|current_SEG [3] $ 
// (!\multiHEX|current_SEG [2]))))

	.dataa(\multiHEX|current_SEG [1]),
	.datab(\multiHEX|current_SEG [0]),
	.datac(\multiHEX|current_SEG [3]),
	.datad(\multiHEX|current_SEG [2]),
	.cin(gnd),
	.combout(\multiHEX|hex_inst_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiHEX|hex_inst_0|WideOr0~0 .lut_mask = 16'h1805;
defparam \multiHEX|hex_inst_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \multiHEX|HEX_OUT[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\multiHEX|hex_inst_0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiHEX|HEX_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multiHEX|HEX_OUT[6] .is_wysiwyg = "true";
defparam \multiHEX|HEX_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \SDRAM_DQ[2]~input (
	.i(SDRAM_DQ[2]),
	.ibar(gnd),
	.o(\SDRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[2]~input .bus_hold = "false";
defparam \SDRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \SDRAM_inst|B_data_out[2]~feeder (
// Equation(s):
// \SDRAM_inst|B_data_out[2]~feeder_combout  = \SDRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_inst|B_data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|B_data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \SDRAM_inst|state.S_activate_A_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_activate_A_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_activate_A_NOP .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_activate_A_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \SDRAM_inst|state~29 (
// Equation(s):
// \SDRAM_inst|state~29_combout  = (\SDRAM_inst|state.S_activate_A_NOP~q  & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_activate_A_NOP~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~29 .lut_mask = 16'h00F0;
defparam \SDRAM_inst|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \SDRAM_inst|B_data_out[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[2] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \VDG|DD_s[2]~feeder (
// Equation(s):
// \VDG|DD_s[2]~feeder_combout  = \SDRAM_inst|B_data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_inst|B_data_out [2]),
	.cin(gnd),
	.combout(\VDG|DD_s[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DD_s[2]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DD_s[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \VDG|horiz_scaler~0 (
// Equation(s):
// \VDG|horiz_scaler~0_combout  = (!\VDG|horiz_scaler [0] & (!\reset~q  & ((\VDG|horiz_scaler [1]) # (!\VDG|horiz_scaler [2]))))

	.dataa(\VDG|horiz_scaler [1]),
	.datab(\VDG|horiz_scaler [2]),
	.datac(\VDG|horiz_scaler [0]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\VDG|horiz_scaler~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_scaler~0 .lut_mask = 16'h000B;
defparam \VDG|horiz_scaler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \VDG|horiz_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|horiz_scaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|horiz_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|horiz_scaler[0] .is_wysiwyg = "true";
defparam \VDG|horiz_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \VDG|horiz_scaler~1 (
// Equation(s):
// \VDG|horiz_scaler~1_combout  = (!\reset~q  & ((\VDG|horiz_scaler [1] & (\VDG|horiz_scaler [2] $ (\VDG|horiz_scaler [0]))) # (!\VDG|horiz_scaler [1] & (\VDG|horiz_scaler [2] & \VDG|horiz_scaler [0]))))

	.dataa(\VDG|horiz_scaler [1]),
	.datab(\reset~q ),
	.datac(\VDG|horiz_scaler [2]),
	.datad(\VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VDG|horiz_scaler~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_scaler~1 .lut_mask = 16'h1220;
defparam \VDG|horiz_scaler~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \VDG|horiz_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|horiz_scaler~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|horiz_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|horiz_scaler[2] .is_wysiwyg = "true";
defparam \VDG|horiz_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \VDG|col_count[0]~9 (
// Equation(s):
// \VDG|col_count[0]~9_combout  = \VDG|col_count [0] $ (VCC)
// \VDG|col_count[0]~10  = CARRY(\VDG|col_count [0])

	.dataa(\VDG|col_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|col_count[0]~9_combout ),
	.cout(\VDG|col_count[0]~10 ));
// synopsys translate_off
defparam \VDG|col_count[0]~9 .lut_mask = 16'h55AA;
defparam \VDG|col_count[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \VDG|col_count[1]~11 (
// Equation(s):
// \VDG|col_count[1]~11_combout  = (\VDG|col_count [1] & (!\VDG|col_count[0]~10 )) # (!\VDG|col_count [1] & ((\VDG|col_count[0]~10 ) # (GND)))
// \VDG|col_count[1]~12  = CARRY((!\VDG|col_count[0]~10 ) # (!\VDG|col_count [1]))

	.dataa(gnd),
	.datab(\VDG|col_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[0]~10 ),
	.combout(\VDG|col_count[1]~11_combout ),
	.cout(\VDG|col_count[1]~12 ));
// synopsys translate_off
defparam \VDG|col_count[1]~11 .lut_mask = 16'h3C3F;
defparam \VDG|col_count[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \reset~_wirecell (
// Equation(s):
// \reset~_wirecell_combout  = !\reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\reset~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \reset~_wirecell .lut_mask = 16'h00FF;
defparam \reset~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \VDG|pixel_count[0]~10 (
// Equation(s):
// \VDG|pixel_count[0]~10_combout  = \VDG|pixel_count [0] $ (VCC)
// \VDG|pixel_count[0]~11  = CARRY(\VDG|pixel_count [0])

	.dataa(gnd),
	.datab(\VDG|pixel_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|pixel_count[0]~10_combout ),
	.cout(\VDG|pixel_count[0]~11 ));
// synopsys translate_off
defparam \VDG|pixel_count[0]~10 .lut_mask = 16'h33CC;
defparam \VDG|pixel_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \VDG|pixel_count[2]~20 (
// Equation(s):
// \VDG|pixel_count[2]~20_combout  = (\reset~q ) # ((\VDG|pixel_count [0] & \VDG|always1~4_combout ))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\VDG|pixel_count [0]),
	.datad(\VDG|always1~4_combout ),
	.cin(gnd),
	.combout(\VDG|pixel_count[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|pixel_count[2]~20 .lut_mask = 16'hFAAA;
defparam \VDG|pixel_count[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \VDG|pixel_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[0] .is_wysiwyg = "true";
defparam \VDG|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \VDG|pixel_count[2]~14 (
// Equation(s):
// \VDG|pixel_count[2]~14_combout  = (\VDG|pixel_count [2] & (\VDG|pixel_count[1]~13  $ (GND))) # (!\VDG|pixel_count [2] & (!\VDG|pixel_count[1]~13  & VCC))
// \VDG|pixel_count[2]~15  = CARRY((\VDG|pixel_count [2] & !\VDG|pixel_count[1]~13 ))

	.dataa(gnd),
	.datab(\VDG|pixel_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[1]~13 ),
	.combout(\VDG|pixel_count[2]~14_combout ),
	.cout(\VDG|pixel_count[2]~15 ));
// synopsys translate_off
defparam \VDG|pixel_count[2]~14 .lut_mask = 16'hC30C;
defparam \VDG|pixel_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \VDG|pixel_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[2] .is_wysiwyg = "true";
defparam \VDG|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \VDG|pixel_count[3]~16 (
// Equation(s):
// \VDG|pixel_count[3]~16_combout  = (\VDG|pixel_count [3] & (!\VDG|pixel_count[2]~15 )) # (!\VDG|pixel_count [3] & ((\VDG|pixel_count[2]~15 ) # (GND)))
// \VDG|pixel_count[3]~17  = CARRY((!\VDG|pixel_count[2]~15 ) # (!\VDG|pixel_count [3]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[2]~15 ),
	.combout(\VDG|pixel_count[3]~16_combout ),
	.cout(\VDG|pixel_count[3]~17 ));
// synopsys translate_off
defparam \VDG|pixel_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VDG|pixel_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \VDG|pixel_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[3] .is_wysiwyg = "true";
defparam \VDG|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \VDG|pixel_count[4]~18 (
// Equation(s):
// \VDG|pixel_count[4]~18_combout  = (\VDG|pixel_count [4] & (\VDG|pixel_count[3]~17  $ (GND))) # (!\VDG|pixel_count [4] & (!\VDG|pixel_count[3]~17  & VCC))
// \VDG|pixel_count[4]~19  = CARRY((\VDG|pixel_count [4] & !\VDG|pixel_count[3]~17 ))

	.dataa(gnd),
	.datab(\VDG|pixel_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[3]~17 ),
	.combout(\VDG|pixel_count[4]~18_combout ),
	.cout(\VDG|pixel_count[4]~19 ));
// synopsys translate_off
defparam \VDG|pixel_count[4]~18 .lut_mask = 16'hC30C;
defparam \VDG|pixel_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \VDG|pixel_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[4] .is_wysiwyg = "true";
defparam \VDG|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \VDG|pixel_count[5]~21 (
// Equation(s):
// \VDG|pixel_count[5]~21_combout  = (\VDG|pixel_count [5] & (!\VDG|pixel_count[4]~19 )) # (!\VDG|pixel_count [5] & ((\VDG|pixel_count[4]~19 ) # (GND)))
// \VDG|pixel_count[5]~22  = CARRY((!\VDG|pixel_count[4]~19 ) # (!\VDG|pixel_count [5]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[4]~19 ),
	.combout(\VDG|pixel_count[5]~21_combout ),
	.cout(\VDG|pixel_count[5]~22 ));
// synopsys translate_off
defparam \VDG|pixel_count[5]~21 .lut_mask = 16'h3C3F;
defparam \VDG|pixel_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \VDG|pixel_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[5] .is_wysiwyg = "true";
defparam \VDG|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \VDG|pixel_count[6]~23 (
// Equation(s):
// \VDG|pixel_count[6]~23_combout  = (\VDG|pixel_count [6] & (\VDG|pixel_count[5]~22  $ (GND))) # (!\VDG|pixel_count [6] & (!\VDG|pixel_count[5]~22  & VCC))
// \VDG|pixel_count[6]~24  = CARRY((\VDG|pixel_count [6] & !\VDG|pixel_count[5]~22 ))

	.dataa(\VDG|pixel_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[5]~22 ),
	.combout(\VDG|pixel_count[6]~23_combout ),
	.cout(\VDG|pixel_count[6]~24 ));
// synopsys translate_off
defparam \VDG|pixel_count[6]~23 .lut_mask = 16'hA50A;
defparam \VDG|pixel_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \VDG|pixel_count[7]~25 (
// Equation(s):
// \VDG|pixel_count[7]~25_combout  = (\VDG|pixel_count [7] & (!\VDG|pixel_count[6]~24 )) # (!\VDG|pixel_count [7] & ((\VDG|pixel_count[6]~24 ) # (GND)))
// \VDG|pixel_count[7]~26  = CARRY((!\VDG|pixel_count[6]~24 ) # (!\VDG|pixel_count [7]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[6]~24 ),
	.combout(\VDG|pixel_count[7]~25_combout ),
	.cout(\VDG|pixel_count[7]~26 ));
// synopsys translate_off
defparam \VDG|pixel_count[7]~25 .lut_mask = 16'h3C3F;
defparam \VDG|pixel_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \VDG|pixel_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[7] .is_wysiwyg = "true";
defparam \VDG|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \VDG|pixel_count[8]~27 (
// Equation(s):
// \VDG|pixel_count[8]~27_combout  = (\VDG|pixel_count [8] & (\VDG|pixel_count[7]~26  $ (GND))) # (!\VDG|pixel_count [8] & (!\VDG|pixel_count[7]~26  & VCC))
// \VDG|pixel_count[8]~28  = CARRY((\VDG|pixel_count [8] & !\VDG|pixel_count[7]~26 ))

	.dataa(\VDG|pixel_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[7]~26 ),
	.combout(\VDG|pixel_count[8]~27_combout ),
	.cout(\VDG|pixel_count[8]~28 ));
// synopsys translate_off
defparam \VDG|pixel_count[8]~27 .lut_mask = 16'hA50A;
defparam \VDG|pixel_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \VDG|pixel_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[8] .is_wysiwyg = "true";
defparam \VDG|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \VDG|pixel_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[6] .is_wysiwyg = "true";
defparam \VDG|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \VDG|always1~4 (
// Equation(s):
// \VDG|always1~4_combout  = (\VDG|Equal10~1_combout  & (\VDG|pixel_count [8] & (!\VDG|pixel_count [5] & !\VDG|pixel_count [6])))

	.dataa(\VDG|Equal10~1_combout ),
	.datab(\VDG|pixel_count [8]),
	.datac(\VDG|pixel_count [5]),
	.datad(\VDG|pixel_count [6]),
	.cin(gnd),
	.combout(\VDG|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~4 .lut_mask = 16'h0008;
defparam \VDG|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \VDG|Equal10~1 (
// Equation(s):
// \VDG|Equal10~1_combout  = (\VDG|Equal10~0_combout  & (\VDG|pixel_count [2] & \VDG|pixel_count [3]))

	.dataa(\VDG|Equal10~0_combout ),
	.datab(gnd),
	.datac(\VDG|pixel_count [2]),
	.datad(\VDG|pixel_count [3]),
	.cin(gnd),
	.combout(\VDG|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal10~1 .lut_mask = 16'hA000;
defparam \VDG|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \VDG|Equal10~2 (
// Equation(s):
// \VDG|Equal10~2_combout  = (!\VDG|pixel_count [8] & (!\VDG|pixel_count [0] & (\VDG|pixel_count [6] & \VDG|pixel_count [5])))

	.dataa(\VDG|pixel_count [8]),
	.datab(\VDG|pixel_count [0]),
	.datac(\VDG|pixel_count [6]),
	.datad(\VDG|pixel_count [5]),
	.cin(gnd),
	.combout(\VDG|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal10~2 .lut_mask = 16'h1000;
defparam \VDG|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \VDG|next_active_area~0 (
// Equation(s):
// \VDG|next_active_area~0_combout  = (\VDG|active_area~q  & ((!\VDG|Equal10~2_combout ) # (!\VDG|Equal10~1_combout )))

	.dataa(gnd),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|Equal10~1_combout ),
	.datad(\VDG|Equal10~2_combout ),
	.cin(gnd),
	.combout(\VDG|next_active_area~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_active_area~0 .lut_mask = 16'h0CCC;
defparam \VDG|next_active_area~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \VDG|next_active_area~1 (
// Equation(s):
// \VDG|next_active_area~1_combout  = (\VDG|next_active_area~0_combout ) # ((\VDG|active_rows~q  & (\VDG|always1~4_combout  & !\VDG|pixel_count [0])))

	.dataa(\VDG|active_rows~q ),
	.datab(\VDG|always1~4_combout ),
	.datac(\VDG|pixel_count [0]),
	.datad(\VDG|next_active_area~0_combout ),
	.cin(gnd),
	.combout(\VDG|next_active_area~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_active_area~1 .lut_mask = 16'hFF08;
defparam \VDG|next_active_area~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \VDG|active_area (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_active_area~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|active_area~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|active_area .is_wysiwyg = "true";
defparam \VDG|active_area .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \VDG|col_count[1]~8 (
// Equation(s):
// \VDG|col_count[1]~8_combout  = (\reset~q ) # (!\VDG|active_area~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\VDG|active_area~q ),
	.cin(gnd),
	.combout(\VDG|col_count[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|col_count[1]~8 .lut_mask = 16'hF0FF;
defparam \VDG|col_count[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \VDG|col_count[1]~15 (
// Equation(s):
// \VDG|col_count[1]~15_combout  = (\reset~q ) # ((!\VDG|horiz_scaler [2] & !\VDG|horiz_scaler [0]))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\VDG|horiz_scaler [2]),
	.datad(\VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VDG|col_count[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|col_count[1]~15 .lut_mask = 16'hAAAF;
defparam \VDG|col_count[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \VDG|col_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[1]~11_combout ),
	.asdata(\reset~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[1]~8_combout ),
	.ena(\VDG|col_count[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[1] .is_wysiwyg = "true";
defparam \VDG|col_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \VDG|col_count[2]~13 (
// Equation(s):
// \VDG|col_count[2]~13_combout  = (\VDG|col_count [2] & (\VDG|col_count[1]~12  $ (GND))) # (!\VDG|col_count [2] & (!\VDG|col_count[1]~12  & VCC))
// \VDG|col_count[2]~14  = CARRY((\VDG|col_count [2] & !\VDG|col_count[1]~12 ))

	.dataa(gnd),
	.datab(\VDG|col_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[1]~12 ),
	.combout(\VDG|col_count[2]~13_combout ),
	.cout(\VDG|col_count[2]~14 ));
// synopsys translate_off
defparam \VDG|col_count[2]~13 .lut_mask = 16'hC30C;
defparam \VDG|col_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \VDG|col_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[2]~13_combout ),
	.asdata(\reset~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[1]~8_combout ),
	.ena(\VDG|col_count[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[2] .is_wysiwyg = "true";
defparam \VDG|col_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \VDG|col_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[0]~9_combout ),
	.asdata(\reset~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[1]~8_combout ),
	.ena(\VDG|col_count[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[0] .is_wysiwyg = "true";
defparam \VDG|col_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \VDG|DD_s[6]~0 (
// Equation(s):
// \VDG|DD_s[6]~0_combout  = (\VDG|col_count [2] & (\VDG|col_count [1] & \VDG|col_count [0]))

	.dataa(gnd),
	.datab(\VDG|col_count [2]),
	.datac(\VDG|col_count [1]),
	.datad(\VDG|col_count [0]),
	.cin(gnd),
	.combout(\VDG|DD_s[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DD_s[6]~0 .lut_mask = 16'hC000;
defparam \VDG|DD_s[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \VDG|DD_s[6]~1 (
// Equation(s):
// \VDG|DD_s[6]~1_combout  = (!\VDG|horiz_scaler [0] & (!\VDG|horiz_scaler [2] & \VDG|DD_s[6]~0_combout ))

	.dataa(\VDG|horiz_scaler [0]),
	.datab(gnd),
	.datac(\VDG|horiz_scaler [2]),
	.datad(\VDG|DD_s[6]~0_combout ),
	.cin(gnd),
	.combout(\VDG|DD_s[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DD_s[6]~1 .lut_mask = 16'h0500;
defparam \VDG|DD_s[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \VDG|DD_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DD_s[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[2] .is_wysiwyg = "true";
defparam \VDG|DD_s[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ[6]~input (
	.i(SDRAM_DQ[6]),
	.ibar(gnd),
	.o(\SDRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[6]~input .bus_hold = "false";
defparam \SDRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \SDRAM_inst|B_data_out[6]~feeder (
// Equation(s):
// \SDRAM_inst|B_data_out[6]~feeder_combout  = \SDRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_inst|B_data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|B_data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \SDRAM_inst|B_data_out[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[6] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \VDG|INV_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_inst|B_data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|INV_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|INV_s .is_wysiwyg = "true";
defparam \VDG|INV_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \VDG|Mux2~0 (
// Equation(s):
// \VDG|Mux2~0_combout  = (\VDG|col_count [1] & (((\VDG|col_count [2])))) # (!\VDG|col_count [1] & ((\VDG|col_count [2] & (\VDG|DD_s [2])) # (!\VDG|col_count [2] & ((\VDG|INV_s~q )))))

	.dataa(\VDG|col_count [1]),
	.datab(\VDG|DD_s [2]),
	.datac(\VDG|INV_s~q ),
	.datad(\VDG|col_count [2]),
	.cin(gnd),
	.combout(\VDG|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux2~0 .lut_mask = 16'hEE50;
defparam \VDG|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \SDRAM_DQ[0]~input (
	.i(SDRAM_DQ[0]),
	.ibar(gnd),
	.o(\SDRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[0]~input .bus_hold = "false";
defparam \SDRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \SDRAM_inst|B_data_out[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[0] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \VDG|DD_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_inst|B_data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[0] .is_wysiwyg = "true";
defparam \VDG|DD_s[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \SDRAM_DQ[4]~input (
	.i(SDRAM_DQ[4]),
	.ibar(gnd),
	.o(\SDRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[4]~input .bus_hold = "false";
defparam \SDRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \SDRAM_inst|B_data_out[4]~feeder (
// Equation(s):
// \SDRAM_inst|B_data_out[4]~feeder_combout  = \SDRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_DQ[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|B_data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[4]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_inst|B_data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \SDRAM_inst|B_data_out[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[4] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \VDG|DD_s[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_inst|B_data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[4] .is_wysiwyg = "true";
defparam \VDG|DD_s[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \VDG|Mux2~1 (
// Equation(s):
// \VDG|Mux2~1_combout  = (\VDG|col_count [1] & ((\VDG|Mux2~0_combout  & (\VDG|DD_s [0])) # (!\VDG|Mux2~0_combout  & ((\VDG|DD_s [4]))))) # (!\VDG|col_count [1] & (\VDG|Mux2~0_combout ))

	.dataa(\VDG|col_count [1]),
	.datab(\VDG|Mux2~0_combout ),
	.datac(\VDG|DD_s [0]),
	.datad(\VDG|DD_s [4]),
	.cin(gnd),
	.combout(\VDG|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux2~1 .lut_mask = 16'hE6C4;
defparam \VDG|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \VDG|horiz_advance~0 (
// Equation(s):
// \VDG|horiz_advance~0_combout  = (!\VDG|horiz_scaler [2] & !\VDG|horiz_scaler [0])

	.dataa(gnd),
	.datab(\VDG|horiz_scaler [2]),
	.datac(gnd),
	.datad(\VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VDG|horiz_advance~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_advance~0 .lut_mask = 16'h0033;
defparam \VDG|horiz_advance~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \VDG|active_area_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|active_area~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|active_area_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|active_area_s .is_wysiwyg = "true";
defparam \VDG|active_area_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \VDG_control[3]~feeder (
// Equation(s):
// \VDG_control[3]~feeder_combout  = \CPU0|cpu01_inst|dbo|Selector2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU0|cpu01_inst|dbo|Selector2~5_combout ),
	.cin(gnd),
	.combout(\VDG_control[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG_control[3]~feeder .lut_mask = 16'hFF00;
defparam \VDG_control[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \ROM_E~1 (
// Equation(s):
// \ROM_E~1_combout  = (!\CPU0|cpu01_inst|abm|Equal4~0_combout  & ((\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & (\ROM_E~0_combout )) # (!\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout  & ((\CPU0|cpu01_inst|abm|Selector0~8_combout )))))

	.dataa(\ROM_E~0_combout ),
	.datab(\CPU0|cpu01_inst|state_sequencer01|WideOr115~combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector0~8_combout ),
	.datad(\CPU0|cpu01_inst|abm|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ROM_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_E~1 .lut_mask = 16'h00B8;
defparam \ROM_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \VDG_E~0 (
// Equation(s):
// \VDG_E~0_combout  = (\CPU0|cpu01_inst|abm|Selector2~9_combout ) # (\CPU0|cpu01_inst|abm|Selector3~9_combout )

	.dataa(gnd),
	.datab(\CPU0|cpu01_inst|abm|Selector2~9_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG_E~0 .lut_mask = 16'hFCFC;
defparam \VDG_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \VDG_E~1 (
// Equation(s):
// \VDG_E~1_combout  = (\CPU0|always1~3_combout  & (\ROM_E~1_combout  & (\CPU0|cpu01_inst|abm|Selector1~9_combout  & \VDG_E~0_combout )))

	.dataa(\CPU0|always1~3_combout ),
	.datab(\ROM_E~1_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector1~9_combout ),
	.datad(\VDG_E~0_combout ),
	.cin(gnd),
	.combout(\VDG_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG_E~1 .lut_mask = 16'h8000;
defparam \VDG_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \VDG_control[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\VDG_control[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG_E~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VDG_control[3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG_control[3] .is_wysiwyg = "true";
defparam \VDG_control[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \VDG|AG_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(VDG_control[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|AG_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|AG_s .is_wysiwyg = "true";
defparam \VDG|AG_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \VDG|next_R~1 (
// Equation(s):
// \VDG|next_R~1_combout  = (\VDG|active_area_s~q  & ((\VDG|next_R~0_combout ) # ((\VDG|Mux2~1_combout  & \VDG|AG_s~q ))))

	.dataa(\VDG|next_R~0_combout ),
	.datab(\VDG|Mux2~1_combout ),
	.datac(\VDG|active_area_s~q ),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_R~1 .lut_mask = 16'hE0A0;
defparam \VDG|next_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \VDG|R (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|R .is_wysiwyg = "true";
defparam \VDG|R .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \SDRAM_DQ[1]~input (
	.i(SDRAM_DQ[1]),
	.ibar(gnd),
	.o(\SDRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[1]~input .bus_hold = "false";
defparam \SDRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \SDRAM_inst|B_data_out[1]~feeder (
// Equation(s):
// \SDRAM_inst|B_data_out[1]~feeder_combout  = \SDRAM_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[1]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_inst|B_data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|B_data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \SDRAM_inst|B_data_out[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[1] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \VDG|DD_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_inst|B_data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[1] .is_wysiwyg = "true";
defparam \VDG|DD_s[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \SDRAM_DQ[5]~input (
	.i(SDRAM_DQ[5]),
	.ibar(gnd),
	.o(\SDRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[5]~input .bus_hold = "false";
defparam \SDRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \SDRAM_inst|B_data_out[5]~feeder (
// Equation(s):
// \SDRAM_inst|B_data_out[5]~feeder_combout  = \SDRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_DQ[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|B_data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[5]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_inst|B_data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \SDRAM_inst|B_data_out[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[5] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \VDG|DD_s[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_inst|B_data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[5] .is_wysiwyg = "true";
defparam \VDG|DD_s[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ[7]~input (
	.i(SDRAM_DQ[7]),
	.ibar(gnd),
	.o(\SDRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[7]~input .bus_hold = "false";
defparam \SDRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \SDRAM_inst|B_data_out[7]~feeder (
// Equation(s):
// \SDRAM_inst|B_data_out[7]~feeder_combout  = \SDRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_inst|B_data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|B_data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \SDRAM_inst|B_data_out[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[7] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \VDG|SA_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_inst|B_data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|SA_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|SA_s .is_wysiwyg = "true";
defparam \VDG|SA_s .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \SDRAM_DQ[3]~input (
	.i(SDRAM_DQ[3]),
	.ibar(gnd),
	.o(\SDRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[3]~input .bus_hold = "false";
defparam \SDRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \SDRAM_inst|B_data_out[3]~feeder (
// Equation(s):
// \SDRAM_inst|B_data_out[3]~feeder_combout  = \SDRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_DQ[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|B_data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[3]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_inst|B_data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \SDRAM_inst|B_data_out[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_data_out[3] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \VDG|DD_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_inst|B_data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|DD_s[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[3] .is_wysiwyg = "true";
defparam \VDG|DD_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \VDG|Mux1~0 (
// Equation(s):
// \VDG|Mux1~0_combout  = (\VDG|col_count [1] & (\VDG|col_count [2])) # (!\VDG|col_count [1] & ((\VDG|col_count [2] & ((!\VDG|DD_s [3]))) # (!\VDG|col_count [2] & (!\VDG|SA_s~q ))))

	.dataa(\VDG|col_count [1]),
	.datab(\VDG|col_count [2]),
	.datac(\VDG|SA_s~q ),
	.datad(\VDG|DD_s [3]),
	.cin(gnd),
	.combout(\VDG|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux1~0 .lut_mask = 16'h89CD;
defparam \VDG|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \VDG|Mux1~1 (
// Equation(s):
// \VDG|Mux1~1_combout  = (\VDG|col_count [1] & ((\VDG|Mux1~0_combout  & (!\VDG|DD_s [1])) # (!\VDG|Mux1~0_combout  & ((!\VDG|DD_s [5]))))) # (!\VDG|col_count [1] & (((\VDG|Mux1~0_combout ))))

	.dataa(\VDG|col_count [1]),
	.datab(\VDG|DD_s [1]),
	.datac(\VDG|DD_s [5]),
	.datad(\VDG|Mux1~0_combout ),
	.cin(gnd),
	.combout(\VDG|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux1~1 .lut_mask = 16'h770A;
defparam \VDG|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \VDG|cell_line~6 (
// Equation(s):
// \VDG|cell_line~6_combout  = (!\reset~q  & (!\VDG|cell_line [0] & \VDG|active_area~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\VDG|cell_line [0]),
	.datad(\VDG|active_area~q ),
	.cin(gnd),
	.combout(\VDG|cell_line~6_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~6 .lut_mask = 16'h0300;
defparam \VDG|cell_line~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \VDG|col_count[3]~16 (
// Equation(s):
// \VDG|col_count[3]~16_combout  = (\VDG|col_count [3] & (!\VDG|col_count[2]~14 )) # (!\VDG|col_count [3] & ((\VDG|col_count[2]~14 ) # (GND)))
// \VDG|col_count[3]~17  = CARRY((!\VDG|col_count[2]~14 ) # (!\VDG|col_count [3]))

	.dataa(gnd),
	.datab(\VDG|col_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[2]~14 ),
	.combout(\VDG|col_count[3]~16_combout ),
	.cout(\VDG|col_count[3]~17 ));
// synopsys translate_off
defparam \VDG|col_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VDG|col_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \VDG|col_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[1]~8_combout ),
	.ena(\VDG|col_count[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[3] .is_wysiwyg = "true";
defparam \VDG|col_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \VDG|col_count[4]~18 (
// Equation(s):
// \VDG|col_count[4]~18_combout  = (\VDG|col_count [4] & (\VDG|col_count[3]~17  $ (GND))) # (!\VDG|col_count [4] & (!\VDG|col_count[3]~17  & VCC))
// \VDG|col_count[4]~19  = CARRY((\VDG|col_count [4] & !\VDG|col_count[3]~17 ))

	.dataa(gnd),
	.datab(\VDG|col_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[3]~17 ),
	.combout(\VDG|col_count[4]~18_combout ),
	.cout(\VDG|col_count[4]~19 ));
// synopsys translate_off
defparam \VDG|col_count[4]~18 .lut_mask = 16'hC30C;
defparam \VDG|col_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \VDG|col_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[1]~8_combout ),
	.ena(\VDG|col_count[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[4] .is_wysiwyg = "true";
defparam \VDG|col_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \VDG|col_count[5]~20 (
// Equation(s):
// \VDG|col_count[5]~20_combout  = (\VDG|col_count [5] & (!\VDG|col_count[4]~19 )) # (!\VDG|col_count [5] & ((\VDG|col_count[4]~19 ) # (GND)))
// \VDG|col_count[5]~21  = CARRY((!\VDG|col_count[4]~19 ) # (!\VDG|col_count [5]))

	.dataa(\VDG|col_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[4]~19 ),
	.combout(\VDG|col_count[5]~20_combout ),
	.cout(\VDG|col_count[5]~21 ));
// synopsys translate_off
defparam \VDG|col_count[5]~20 .lut_mask = 16'h5A5F;
defparam \VDG|col_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \VDG|col_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[1]~8_combout ),
	.ena(\VDG|col_count[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[5] .is_wysiwyg = "true";
defparam \VDG|col_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \VDG|col_count[6]~22 (
// Equation(s):
// \VDG|col_count[6]~22_combout  = (\VDG|col_count [6] & (\VDG|col_count[5]~21  $ (GND))) # (!\VDG|col_count [6] & (!\VDG|col_count[5]~21  & VCC))
// \VDG|col_count[6]~23  = CARRY((\VDG|col_count [6] & !\VDG|col_count[5]~21 ))

	.dataa(gnd),
	.datab(\VDG|col_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[5]~21 ),
	.combout(\VDG|col_count[6]~22_combout ),
	.cout(\VDG|col_count[6]~23 ));
// synopsys translate_off
defparam \VDG|col_count[6]~22 .lut_mask = 16'hC30C;
defparam \VDG|col_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \VDG|col_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[1]~8_combout ),
	.ena(\VDG|col_count[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[6] .is_wysiwyg = "true";
defparam \VDG|col_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \VDG|Equal12~0 (
// Equation(s):
// \VDG|Equal12~0_combout  = (((!\VDG|col_count [6]) # (!\VDG|col_count [5])) # (!\VDG|col_count [4])) # (!\VDG|col_count [7])

	.dataa(\VDG|col_count [7]),
	.datab(\VDG|col_count [4]),
	.datac(\VDG|col_count [5]),
	.datad(\VDG|col_count [6]),
	.cin(gnd),
	.combout(\VDG|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal12~0 .lut_mask = 16'h7FFF;
defparam \VDG|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \VDG|Equal12~1 (
// Equation(s):
// \VDG|Equal12~1_combout  = ((\VDG|Equal12~0_combout ) # (!\VDG|DD_s[6]~0_combout )) # (!\VDG|col_count [3])

	.dataa(gnd),
	.datab(\VDG|col_count [3]),
	.datac(\VDG|Equal12~0_combout ),
	.datad(\VDG|DD_s[6]~0_combout ),
	.cin(gnd),
	.combout(\VDG|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal12~1 .lut_mask = 16'hF3FF;
defparam \VDG|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \VDG|vert_scaler~5 (
// Equation(s):
// \VDG|vert_scaler~5_combout  = (\VDG|active_area~q  & (!\reset~q  & (\VDG|vert_scaler [0] $ (\VDG|vert_scaler [1]))))

	.dataa(\VDG|vert_scaler [0]),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|vert_scaler [1]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\VDG|vert_scaler~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler~5 .lut_mask = 16'h0048;
defparam \VDG|vert_scaler~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \VDG|vert_scaler[1]~3 (
// Equation(s):
// \VDG|vert_scaler[1]~3_combout  = (\reset~q ) # ((\VDG|cell_line[0]~2_combout  & ((!\VDG|active_area~q ) # (!\VDG|Equal12~1_combout ))))

	.dataa(\VDG|cell_line[0]~2_combout ),
	.datab(\VDG|Equal12~1_combout ),
	.datac(\reset~q ),
	.datad(\VDG|active_area~q ),
	.cin(gnd),
	.combout(\VDG|vert_scaler[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler[1]~3 .lut_mask = 16'hF2FA;
defparam \VDG|vert_scaler[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \VDG|vert_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|vert_scaler~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|vert_scaler[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|vert_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|vert_scaler[1] .is_wysiwyg = "true";
defparam \VDG|vert_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \VDG|vert_scaler~4 (
// Equation(s):
// \VDG|vert_scaler~4_combout  = (!\VDG|col_count[1]~8_combout  & ((\VDG|vert_scaler [0] & (\VDG|vert_scaler [1] $ (\VDG|vert_scaler [2]))) # (!\VDG|vert_scaler [0] & (\VDG|vert_scaler [1] & \VDG|vert_scaler [2]))))

	.dataa(\VDG|vert_scaler [0]),
	.datab(\VDG|vert_scaler [1]),
	.datac(\VDG|vert_scaler [2]),
	.datad(\VDG|col_count[1]~8_combout ),
	.cin(gnd),
	.combout(\VDG|vert_scaler~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler~4 .lut_mask = 16'h0068;
defparam \VDG|vert_scaler~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \VDG|vert_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|vert_scaler~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|vert_scaler[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|vert_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|vert_scaler[2] .is_wysiwyg = "true";
defparam \VDG|vert_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \VDG|cell_line[0]~1 (
// Equation(s):
// \VDG|cell_line[0]~1_combout  = (\VDG|vert_scaler [0]) # ((\VDG|Equal12~1_combout ) # (\VDG|vert_scaler [2] $ (!\VDG|vert_scaler [1])))

	.dataa(\VDG|vert_scaler [0]),
	.datab(\VDG|Equal12~1_combout ),
	.datac(\VDG|vert_scaler [2]),
	.datad(\VDG|vert_scaler [1]),
	.cin(gnd),
	.combout(\VDG|cell_line[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line[0]~1 .lut_mask = 16'hFEEF;
defparam \VDG|cell_line[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \VDG|cell_line[0]~3 (
// Equation(s):
// \VDG|cell_line[0]~3_combout  = (\reset~q ) # ((\VDG|cell_line[0]~2_combout  & ((!\VDG|active_area~q ) # (!\VDG|cell_line[0]~1_combout ))))

	.dataa(\VDG|cell_line[0]~2_combout ),
	.datab(\VDG|cell_line[0]~1_combout ),
	.datac(\reset~q ),
	.datad(\VDG|active_area~q ),
	.cin(gnd),
	.combout(\VDG|cell_line[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line[0]~3 .lut_mask = 16'hF2FA;
defparam \VDG|cell_line[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \VDG|cell_line[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_line~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[0] .is_wysiwyg = "true";
defparam \VDG|cell_line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \VDG|cell_line~4 (
// Equation(s):
// \VDG|cell_line~4_combout  = (\VDG|Equal16~0_combout  & (!\VDG|col_count[1]~8_combout  & (\VDG|cell_line [1] $ (\VDG|cell_line [0]))))

	.dataa(\VDG|Equal16~0_combout ),
	.datab(\VDG|col_count[1]~8_combout ),
	.datac(\VDG|cell_line [1]),
	.datad(\VDG|cell_line [0]),
	.cin(gnd),
	.combout(\VDG|cell_line~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~4 .lut_mask = 16'h0220;
defparam \VDG|cell_line~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \VDG|cell_line[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_line~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[1] .is_wysiwyg = "true";
defparam \VDG|cell_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \VDG|Add7~0 (
// Equation(s):
// \VDG|Add7~0_combout  = (\VDG|cell_line [0] & \VDG|cell_line [1])

	.dataa(gnd),
	.datab(\VDG|cell_line [0]),
	.datac(gnd),
	.datad(\VDG|cell_line [1]),
	.cin(gnd),
	.combout(\VDG|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Add7~0 .lut_mask = 16'hCC00;
defparam \VDG|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \VDG|cell_line~5 (
// Equation(s):
// \VDG|cell_line~5_combout  = (\VDG|Equal16~0_combout  & (!\VDG|col_count[1]~8_combout  & (\VDG|cell_line [2] $ (\VDG|Add7~0_combout ))))

	.dataa(\VDG|Equal16~0_combout ),
	.datab(\VDG|col_count[1]~8_combout ),
	.datac(\VDG|cell_line [2]),
	.datad(\VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VDG|cell_line~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~5 .lut_mask = 16'h0220;
defparam \VDG|cell_line~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \VDG|cell_line[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_line~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[2] .is_wysiwyg = "true";
defparam \VDG|cell_line[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \VDG|cell_line~0 (
// Equation(s):
// \VDG|cell_line~0_combout  = (!\VDG|col_count[1]~8_combout  & ((\VDG|cell_line [3] & ((!\VDG|Add7~0_combout ))) # (!\VDG|cell_line [3] & (\VDG|cell_line [2] & \VDG|Add7~0_combout ))))

	.dataa(\VDG|cell_line [2]),
	.datab(\VDG|col_count[1]~8_combout ),
	.datac(\VDG|cell_line [3]),
	.datad(\VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VDG|cell_line~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~0 .lut_mask = 16'h0230;
defparam \VDG|cell_line~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \VDG|cell_line[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_line~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[3] .is_wysiwyg = "true";
defparam \VDG|cell_line[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \VDG|Mux0~0 (
// Equation(s):
// \VDG|Mux0~0_combout  = (\VDG|col_count [0] & (((\VDG|col_count [1])))) # (!\VDG|col_count [0] & ((\VDG|col_count [1] & (\VDG|MCM_data_s [5])) # (!\VDG|col_count [1] & ((\VDG|MCM_data_s [7])))))

	.dataa(\VDG|MCM_data_s [5]),
	.datab(\VDG|col_count [0]),
	.datac(\VDG|col_count [1]),
	.datad(\VDG|MCM_data_s [7]),
	.cin(gnd),
	.combout(\VDG|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~0 .lut_mask = 16'hE3E0;
defparam \VDG|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \VDG|Mux0~1 (
// Equation(s):
// \VDG|Mux0~1_combout  = (\VDG|col_count [0] & ((\VDG|Mux0~0_combout  & ((\VDG|MCM_data_s [4]))) # (!\VDG|Mux0~0_combout  & (\VDG|MCM_data_s [6])))) # (!\VDG|col_count [0] & (((\VDG|Mux0~0_combout ))))

	.dataa(\VDG|MCM_data_s [6]),
	.datab(\VDG|col_count [0]),
	.datac(\VDG|MCM_data_s [4]),
	.datad(\VDG|Mux0~0_combout ),
	.cin(gnd),
	.combout(\VDG|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~1 .lut_mask = 16'hF388;
defparam \VDG|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \VDG|next_G~1 (
// Equation(s):
// \VDG|next_G~1_combout  = \VDG|INV_s~q  $ (((\VDG|col_count [2] & (\VDG|Mux0~3_combout )) # (!\VDG|col_count [2] & ((\VDG|Mux0~1_combout )))))

	.dataa(\VDG|Mux0~3_combout ),
	.datab(\VDG|col_count [2]),
	.datac(\VDG|INV_s~q ),
	.datad(\VDG|Mux0~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~1 .lut_mask = 16'h4B78;
defparam \VDG|next_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \VDG|H4 (
// Equation(s):
// \VDG|H4~combout  = (\VDG|cell_line [3]) # ((\VDG|cell_line [1] & \VDG|cell_line [2]))

	.dataa(\VDG|cell_line [1]),
	.datab(\VDG|cell_line [3]),
	.datac(\VDG|cell_line [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|H4~combout ),
	.cout());
// synopsys translate_off
defparam \VDG|H4 .lut_mask = 16'hECEC;
defparam \VDG|H4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \VDG|E4~1 (
// Equation(s):
// \VDG|E4~1_combout  = (\VDG|E4~0_combout  & (((\VDG|DD_s [0])) # (!\VDG|H4~combout ))) # (!\VDG|E4~0_combout  & (\VDG|H4~combout  & (\VDG|DD_s [1])))

	.dataa(\VDG|E4~0_combout ),
	.datab(\VDG|H4~combout ),
	.datac(\VDG|DD_s [1]),
	.datad(\VDG|DD_s [0]),
	.cin(gnd),
	.combout(\VDG|E4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|E4~1 .lut_mask = 16'hEA62;
defparam \VDG|E4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \VDG|next_G~2 (
// Equation(s):
// \VDG|next_G~2_combout  = (\VDG|SA_s~q  & (\VDG|next_G~0_combout  & ((\VDG|E4~1_combout )))) # (!\VDG|SA_s~q  & (((\VDG|next_G~1_combout ))))

	.dataa(\VDG|next_G~0_combout ),
	.datab(\VDG|SA_s~q ),
	.datac(\VDG|next_G~1_combout ),
	.datad(\VDG|E4~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~2 .lut_mask = 16'hB830;
defparam \VDG|next_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \VDG|next_G~3 (
// Equation(s):
// \VDG|next_G~3_combout  = (\VDG|active_area_s~q  & ((\VDG|AG_s~q  & (\VDG|Mux1~1_combout )) # (!\VDG|AG_s~q  & ((\VDG|next_G~2_combout )))))

	.dataa(\VDG|active_area_s~q ),
	.datab(\VDG|Mux1~1_combout ),
	.datac(\VDG|next_G~2_combout ),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~3 .lut_mask = 16'h88A0;
defparam \VDG|next_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \VDG|G (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_G~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|G .is_wysiwyg = "true";
defparam \VDG|G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \VDG|next_B~2 (
// Equation(s):
// \VDG|next_B~2_combout  = (\VDG|DD_s [5] & (!\VDG|DD_s [4])) # (!\VDG|DD_s [5] & ((\VDG|INV_s~q )))

	.dataa(gnd),
	.datab(\VDG|DD_s [4]),
	.datac(\VDG|DD_s [5]),
	.datad(\VDG|INV_s~q ),
	.cin(gnd),
	.combout(\VDG|next_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B~2 .lut_mask = 16'h3F30;
defparam \VDG|next_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \VDG|next_B~1 (
// Equation(s):
// \VDG|next_B~1_combout  = (!\VDG|Mux2~1_combout  & (\VDG|AG_s~q  & !\VDG|Mux1~1_combout ))

	.dataa(gnd),
	.datab(\VDG|Mux2~1_combout ),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|Mux1~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B~1 .lut_mask = 16'h0030;
defparam \VDG|next_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \VDG|next_B~0 (
// Equation(s):
// \VDG|next_B~0_combout  = (\VDG|SA_s~q  & (!\VDG|AG_s~q  & \VDG|E4~1_combout ))

	.dataa(gnd),
	.datab(\VDG|SA_s~q ),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|E4~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B~0 .lut_mask = 16'h0C00;
defparam \VDG|next_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \VDG|next_B~3 (
// Equation(s):
// \VDG|next_B~3_combout  = (\VDG|active_area_s~q  & ((\VDG|next_B~1_combout ) # ((\VDG|next_B~2_combout  & \VDG|next_B~0_combout ))))

	.dataa(\VDG|active_area_s~q ),
	.datab(\VDG|next_B~2_combout ),
	.datac(\VDG|next_B~1_combout ),
	.datad(\VDG|next_B~0_combout ),
	.cin(gnd),
	.combout(\VDG|next_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B~3 .lut_mask = 16'hA8A0;
defparam \VDG|next_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \VDG|B (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|B .is_wysiwyg = "true";
defparam \VDG|B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \VDG|always1~0 (
// Equation(s):
// \VDG|always1~0_combout  = ((\VDG|pixel_count [5] & (\VDG|pixel_count [6] & \VDG|pixel_count [4])) # (!\VDG|pixel_count [5] & (!\VDG|pixel_count [6] & !\VDG|pixel_count [4]))) # (!\VDG|pixel_count [7])

	.dataa(\VDG|pixel_count [7]),
	.datab(\VDG|pixel_count [5]),
	.datac(\VDG|pixel_count [6]),
	.datad(\VDG|pixel_count [4]),
	.cin(gnd),
	.combout(\VDG|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~0 .lut_mask = 16'hD557;
defparam \VDG|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \VDG|pixel_count[9]~29 (
// Equation(s):
// \VDG|pixel_count[9]~29_combout  = \VDG|pixel_count[8]~28  $ (\VDG|pixel_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|pixel_count [9]),
	.cin(\VDG|pixel_count[8]~28 ),
	.combout(\VDG|pixel_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|pixel_count[9]~29 .lut_mask = 16'h0FF0;
defparam \VDG|pixel_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \VDG|pixel_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|pixel_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[2]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[9] .is_wysiwyg = "true";
defparam \VDG|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \VDG|always1~1 (
// Equation(s):
// \VDG|always1~1_combout  = (\VDG|pixel_count [8]) # ((\VDG|always1~0_combout ) # (!\VDG|pixel_count [9]))

	.dataa(\VDG|pixel_count [8]),
	.datab(\VDG|always1~0_combout ),
	.datac(gnd),
	.datad(\VDG|pixel_count [9]),
	.cin(gnd),
	.combout(\VDG|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~1 .lut_mask = 16'hEEFF;
defparam \VDG|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \VDG|HSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|HSYNC .is_wysiwyg = "true";
defparam \VDG|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \VDG|line_count[0]~10 (
// Equation(s):
// \VDG|line_count[0]~10_combout  = \VDG|line_count [0] $ (VCC)
// \VDG|line_count[0]~11  = CARRY(\VDG|line_count [0])

	.dataa(gnd),
	.datab(\VDG|line_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|line_count[0]~10_combout ),
	.cout(\VDG|line_count[0]~11 ));
// synopsys translate_off
defparam \VDG|line_count[0]~10 .lut_mask = 16'h33CC;
defparam \VDG|line_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \VDG|line_count[1]~12 (
// Equation(s):
// \VDG|line_count[1]~12_combout  = (\VDG|line_count [1] & (!\VDG|line_count[0]~11 )) # (!\VDG|line_count [1] & ((\VDG|line_count[0]~11 ) # (GND)))
// \VDG|line_count[1]~13  = CARRY((!\VDG|line_count[0]~11 ) # (!\VDG|line_count [1]))

	.dataa(gnd),
	.datab(\VDG|line_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[0]~11 ),
	.combout(\VDG|line_count[1]~12_combout ),
	.cout(\VDG|line_count[1]~13 ));
// synopsys translate_off
defparam \VDG|line_count[1]~12 .lut_mask = 16'h3C3F;
defparam \VDG|line_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \VDG|line_count[2]~14 (
// Equation(s):
// \VDG|line_count[2]~14_combout  = (\VDG|line_count [2] & (\VDG|line_count[1]~13  $ (GND))) # (!\VDG|line_count [2] & (!\VDG|line_count[1]~13  & VCC))
// \VDG|line_count[2]~15  = CARRY((\VDG|line_count [2] & !\VDG|line_count[1]~13 ))

	.dataa(gnd),
	.datab(\VDG|line_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[1]~13 ),
	.combout(\VDG|line_count[2]~14_combout ),
	.cout(\VDG|line_count[2]~15 ));
// synopsys translate_off
defparam \VDG|line_count[2]~14 .lut_mask = 16'hC30C;
defparam \VDG|line_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \VDG|line_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[2] .is_wysiwyg = "true";
defparam \VDG|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \VDG|line_count[3]~16 (
// Equation(s):
// \VDG|line_count[3]~16_combout  = (\VDG|line_count [3] & (!\VDG|line_count[2]~15 )) # (!\VDG|line_count [3] & ((\VDG|line_count[2]~15 ) # (GND)))
// \VDG|line_count[3]~17  = CARRY((!\VDG|line_count[2]~15 ) # (!\VDG|line_count [3]))

	.dataa(\VDG|line_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[2]~15 ),
	.combout(\VDG|line_count[3]~16_combout ),
	.cout(\VDG|line_count[3]~17 ));
// synopsys translate_off
defparam \VDG|line_count[3]~16 .lut_mask = 16'h5A5F;
defparam \VDG|line_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \VDG|line_count[4]~19 (
// Equation(s):
// \VDG|line_count[4]~19_combout  = (\VDG|line_count [4] & (\VDG|line_count[3]~17  $ (GND))) # (!\VDG|line_count [4] & (!\VDG|line_count[3]~17  & VCC))
// \VDG|line_count[4]~20  = CARRY((\VDG|line_count [4] & !\VDG|line_count[3]~17 ))

	.dataa(gnd),
	.datab(\VDG|line_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[3]~17 ),
	.combout(\VDG|line_count[4]~19_combout ),
	.cout(\VDG|line_count[4]~20 ));
// synopsys translate_off
defparam \VDG|line_count[4]~19 .lut_mask = 16'hC30C;
defparam \VDG|line_count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \VDG|line_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[4] .is_wysiwyg = "true";
defparam \VDG|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \VDG|Equal7~0 (
// Equation(s):
// \VDG|Equal7~0_combout  = (!\VDG|line_count [5] & (!\VDG|line_count [4] & (!\VDG|line_count [0] & !\VDG|line_count [1])))

	.dataa(\VDG|line_count [5]),
	.datab(\VDG|line_count [4]),
	.datac(\VDG|line_count [0]),
	.datad(\VDG|line_count [1]),
	.cin(gnd),
	.combout(\VDG|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal7~0 .lut_mask = 16'h0001;
defparam \VDG|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \VDG|line_count[5]~21 (
// Equation(s):
// \VDG|line_count[5]~21_combout  = (\VDG|line_count [5] & (!\VDG|line_count[4]~20 )) # (!\VDG|line_count [5] & ((\VDG|line_count[4]~20 ) # (GND)))
// \VDG|line_count[5]~22  = CARRY((!\VDG|line_count[4]~20 ) # (!\VDG|line_count [5]))

	.dataa(\VDG|line_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[4]~20 ),
	.combout(\VDG|line_count[5]~21_combout ),
	.cout(\VDG|line_count[5]~22 ));
// synopsys translate_off
defparam \VDG|line_count[5]~21 .lut_mask = 16'h5A5F;
defparam \VDG|line_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \VDG|line_count[6]~23 (
// Equation(s):
// \VDG|line_count[6]~23_combout  = (\VDG|line_count [6] & (\VDG|line_count[5]~22  $ (GND))) # (!\VDG|line_count [6] & (!\VDG|line_count[5]~22  & VCC))
// \VDG|line_count[6]~24  = CARRY((\VDG|line_count [6] & !\VDG|line_count[5]~22 ))

	.dataa(\VDG|line_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[5]~22 ),
	.combout(\VDG|line_count[6]~23_combout ),
	.cout(\VDG|line_count[6]~24 ));
// synopsys translate_off
defparam \VDG|line_count[6]~23 .lut_mask = 16'hA50A;
defparam \VDG|line_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \VDG|line_count[7]~25 (
// Equation(s):
// \VDG|line_count[7]~25_combout  = (\VDG|line_count [7] & (!\VDG|line_count[6]~24 )) # (!\VDG|line_count [7] & ((\VDG|line_count[6]~24 ) # (GND)))
// \VDG|line_count[7]~26  = CARRY((!\VDG|line_count[6]~24 ) # (!\VDG|line_count [7]))

	.dataa(gnd),
	.datab(\VDG|line_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[6]~24 ),
	.combout(\VDG|line_count[7]~25_combout ),
	.cout(\VDG|line_count[7]~26 ));
// synopsys translate_off
defparam \VDG|line_count[7]~25 .lut_mask = 16'h3C3F;
defparam \VDG|line_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \VDG|line_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[7] .is_wysiwyg = "true";
defparam \VDG|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \VDG|line_count[8]~27 (
// Equation(s):
// \VDG|line_count[8]~27_combout  = (\VDG|line_count [8] & (\VDG|line_count[7]~26  $ (GND))) # (!\VDG|line_count [8] & (!\VDG|line_count[7]~26  & VCC))
// \VDG|line_count[8]~28  = CARRY((\VDG|line_count [8] & !\VDG|line_count[7]~26 ))

	.dataa(gnd),
	.datab(\VDG|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[7]~26 ),
	.combout(\VDG|line_count[8]~27_combout ),
	.cout(\VDG|line_count[8]~28 ));
// synopsys translate_off
defparam \VDG|line_count[8]~27 .lut_mask = 16'hC30C;
defparam \VDG|line_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \VDG|line_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[8] .is_wysiwyg = "true";
defparam \VDG|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \VDG|line_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[6] .is_wysiwyg = "true";
defparam \VDG|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \VDG|Equal7~1 (
// Equation(s):
// \VDG|Equal7~1_combout  = (!\VDG|line_count [7] & (\VDG|Equal7~0_combout  & (!\VDG|line_count [8] & !\VDG|line_count [6])))

	.dataa(\VDG|line_count [7]),
	.datab(\VDG|Equal7~0_combout ),
	.datac(\VDG|line_count [8]),
	.datad(\VDG|line_count [6]),
	.cin(gnd),
	.combout(\VDG|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal7~1 .lut_mask = 16'h0004;
defparam \VDG|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \VDG|line_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[3] .is_wysiwyg = "true";
defparam \VDG|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \VDG|line_count[9]~29 (
// Equation(s):
// \VDG|line_count[9]~29_combout  = \VDG|line_count [9] $ (\VDG|line_count[8]~28 )

	.dataa(gnd),
	.datab(\VDG|line_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|line_count[8]~28 ),
	.combout(\VDG|line_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|line_count[9]~29 .lut_mask = 16'h3C3C;
defparam \VDG|line_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \VDG|line_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[9] .is_wysiwyg = "true";
defparam \VDG|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \VDG|Equal4~0 (
// Equation(s):
// \VDG|Equal4~0_combout  = ((!\VDG|line_count [9]) # (!\VDG|line_count [2])) # (!\VDG|line_count [3])

	.dataa(gnd),
	.datab(\VDG|line_count [3]),
	.datac(\VDG|line_count [2]),
	.datad(\VDG|line_count [9]),
	.cin(gnd),
	.combout(\VDG|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal4~0 .lut_mask = 16'h3FFF;
defparam \VDG|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \VDG|line_count[2]~18 (
// Equation(s):
// \VDG|line_count[2]~18_combout  = (\reset~q ) # ((\VDG|Equal7~1_combout  & !\VDG|Equal4~0_combout ))

	.dataa(\reset~q ),
	.datab(\VDG|Equal7~1_combout ),
	.datac(\VDG|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|line_count[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|line_count[2]~18 .lut_mask = 16'hAEAE;
defparam \VDG|line_count[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \VDG|line_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[0] .is_wysiwyg = "true";
defparam \VDG|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \VDG|line_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[1] .is_wysiwyg = "true";
defparam \VDG|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \VDG|always1~2 (
// Equation(s):
// \VDG|always1~2_combout  = (\VDG|line_count [1] & (!\VDG|line_count [2] & \VDG|line_count [0])) # (!\VDG|line_count [1] & (\VDG|line_count [2] & !\VDG|line_count [0]))

	.dataa(gnd),
	.datab(\VDG|line_count [1]),
	.datac(\VDG|line_count [2]),
	.datad(\VDG|line_count [0]),
	.cin(gnd),
	.combout(\VDG|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~2 .lut_mask = 16'h0C30;
defparam \VDG|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \VDG|line_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|line_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[2]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[5] .is_wysiwyg = "true";
defparam \VDG|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \VDG|Equal8~0 (
// Equation(s):
// \VDG|Equal8~0_combout  = (\VDG|line_count [6] & (\VDG|line_count [7] & (!\VDG|line_count [4] & \VDG|line_count [5])))

	.dataa(\VDG|line_count [6]),
	.datab(\VDG|line_count [7]),
	.datac(\VDG|line_count [4]),
	.datad(\VDG|line_count [5]),
	.cin(gnd),
	.combout(\VDG|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal8~0 .lut_mask = 16'h0800;
defparam \VDG|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \VDG|Equal8~1 (
// Equation(s):
// \VDG|Equal8~1_combout  = (!\VDG|line_count [9] & (\VDG|Equal8~0_combout  & \VDG|line_count [8]))

	.dataa(gnd),
	.datab(\VDG|line_count [9]),
	.datac(\VDG|Equal8~0_combout ),
	.datad(\VDG|line_count [8]),
	.cin(gnd),
	.combout(\VDG|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal8~1 .lut_mask = 16'h3000;
defparam \VDG|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \VDG|always1~3 (
// Equation(s):
// \VDG|always1~3_combout  = ((!\VDG|Equal8~1_combout ) # (!\VDG|always1~2_combout )) # (!\VDG|line_count [3])

	.dataa(\VDG|line_count [3]),
	.datab(gnd),
	.datac(\VDG|always1~2_combout ),
	.datad(\VDG|Equal8~1_combout ),
	.cin(gnd),
	.combout(\VDG|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~3 .lut_mask = 16'h5FFF;
defparam \VDG|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \VDG|VSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|VSYNC .is_wysiwyg = "true";
defparam \VDG|VSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \VDG_control[5]~feeder (
// Equation(s):
// \VDG_control[5]~feeder_combout  = \CPU0|cpu01_inst|dbo|Selector0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU0|cpu01_inst|dbo|Selector0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG_control[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG_control[5]~feeder .lut_mask = 16'hF0F0;
defparam \VDG_control[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \VDG_control[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\VDG_control[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG_E~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(VDG_control[5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG_control[5] .is_wysiwyg = "true";
defparam \VDG_control[5] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e .ena_register_mode = "double register";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \SDRAM_inst|state.S_write_A (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_write_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_write_A .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_write_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \SDRAM_inst|state~35 (
// Equation(s):
// \SDRAM_inst|state~35_combout  = (!\reset~q  & \SDRAM_inst|state.S_write_A~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_write_A~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~35 .lut_mask = 16'h5050;
defparam \SDRAM_inst|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \SDRAM_inst|state.S_write_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_write_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_write_NOP .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_write_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \SDRAM_inst|Selector18~1 (
// Equation(s):
// \SDRAM_inst|Selector18~1_combout  = (!\SDRAM_inst|state.S_refresh_NOP_12~q  & (\SDRAM_inst|refresh_flag_2~q  & (!\SDRAM_inst|state.S_refresh_NOP_22~q  & !\SDRAM_inst|state.S_refresh_NOP_23~q )))

	.dataa(\SDRAM_inst|state.S_refresh_NOP_12~q ),
	.datab(\SDRAM_inst|refresh_flag_2~q ),
	.datac(\SDRAM_inst|state.S_refresh_NOP_22~q ),
	.datad(\SDRAM_inst|state.S_refresh_NOP_23~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector18~1 .lut_mask = 16'h0004;
defparam \SDRAM_inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \SDRAM_inst|state~42 (
// Equation(s):
// \SDRAM_inst|state~42_combout  = (\SDRAM_inst|state.S_refresh_1~q  & !\reset~q )

	.dataa(\SDRAM_inst|state.S_refresh_1~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|state~42_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~42 .lut_mask = 16'h0A0A;
defparam \SDRAM_inst|state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \SDRAM_inst|state.S_refresh_NOP_11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_refresh_NOP_11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_refresh_NOP_11 .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_refresh_NOP_11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \SDRAM_inst|state~43 (
// Equation(s):
// \SDRAM_inst|state~43_combout  = (!\reset~q  & \SDRAM_inst|state.S_refresh_NOP_11~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_refresh_NOP_11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|state~43_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~43 .lut_mask = 16'h5050;
defparam \SDRAM_inst|state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \SDRAM_inst|state.S_refresh_NOP_12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_refresh_NOP_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_refresh_NOP_12 .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_refresh_NOP_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \SDRAM_inst|state~40 (
// Equation(s):
// \SDRAM_inst|state~40_combout  = (!\reset~q  & \SDRAM_inst|state.S_refresh_NOP_12~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_refresh_NOP_12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~40 .lut_mask = 16'h5050;
defparam \SDRAM_inst|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \SDRAM_inst|state.S_refresh_NOP_13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_refresh_NOP_13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_refresh_NOP_13 .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_refresh_NOP_13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \SDRAM_inst|Selector18~2 (
// Equation(s):
// \SDRAM_inst|Selector18~2_combout  = (\SDRAM_inst|state.S_refresh_NOP_13~q ) # ((\SDRAM_inst|Selector18~0_combout  & \SDRAM_inst|Selector18~1_combout ))

	.dataa(\SDRAM_inst|Selector18~0_combout ),
	.datab(\SDRAM_inst|Selector18~1_combout ),
	.datac(\SDRAM_inst|state.S_refresh_NOP_13~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector18~2 .lut_mask = 16'hF8F8;
defparam \SDRAM_inst|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \SDRAM_inst|refresh_flag_2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|refresh_flag_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|refresh_flag_2 .is_wysiwyg = "true";
defparam \SDRAM_inst|refresh_flag_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \SDRAM_inst|state~32 (
// Equation(s):
// \SDRAM_inst|state~32_combout  = (!\SDRAM_inst|refresh_flag~q  & (!\reset~q  & (\SDRAM_inst|state.S_write_NOP~q  & \SDRAM_inst|refresh_flag_2~q )))

	.dataa(\SDRAM_inst|refresh_flag~q ),
	.datab(\reset~q ),
	.datac(\SDRAM_inst|state.S_write_NOP~q ),
	.datad(\SDRAM_inst|refresh_flag_2~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~32 .lut_mask = 16'h1000;
defparam \SDRAM_inst|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \SDRAM_inst|state.S_refresh_2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_refresh_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_refresh_2 .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_refresh_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \SDRAM_inst|state~41 (
// Equation(s):
// \SDRAM_inst|state~41_combout  = (!\reset~q  & \SDRAM_inst|state.S_refresh_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SDRAM_inst|state.S_refresh_2~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|state~41_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~41 .lut_mask = 16'h0F00;
defparam \SDRAM_inst|state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \SDRAM_inst|state.S_refresh_NOP_21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_refresh_NOP_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_refresh_NOP_21 .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_refresh_NOP_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \SDRAM_inst|state~36 (
// Equation(s):
// \SDRAM_inst|state~36_combout  = (!\reset~q  & \SDRAM_inst|state.S_refresh_NOP_21~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_refresh_NOP_21~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~36 .lut_mask = 16'h5050;
defparam \SDRAM_inst|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \SDRAM_inst|state.S_refresh_NOP_22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_refresh_NOP_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_refresh_NOP_22 .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_refresh_NOP_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \SDRAM_inst|state~28 (
// Equation(s):
// \SDRAM_inst|state~28_combout  = (!\reset~q  & \SDRAM_inst|state.S_refresh_NOP_22~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_refresh_NOP_22~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~28 .lut_mask = 16'h5050;
defparam \SDRAM_inst|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \SDRAM_inst|state.S_refresh_NOP_23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_refresh_NOP_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_refresh_NOP_23 .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_refresh_NOP_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \SDRAM_inst|state.S_reset~0 (
// Equation(s):
// \SDRAM_inst|state.S_reset~0_combout  = !\reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|state.S_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state.S_reset~0 .lut_mask = 16'h00FF;
defparam \SDRAM_inst|state.S_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \SDRAM_inst|state.S_reset (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state.S_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_reset .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \SDRAM_inst|state~30 (
// Equation(s):
// \SDRAM_inst|state~30_combout  = (!\reset~q  & !\SDRAM_inst|state.S_reset~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\SDRAM_inst|state.S_reset~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~30 .lut_mask = 16'h0033;
defparam \SDRAM_inst|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \SDRAM_inst|state.S_init (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_init .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \SDRAM_inst|state~37 (
// Equation(s):
// \SDRAM_inst|state~37_combout  = (!\reset~q  & \SDRAM_inst|state.S_init~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_inst|state.S_init~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~37 .lut_mask = 16'h5500;
defparam \SDRAM_inst|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \SDRAM_inst|state.S_init_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_init_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_init_NOP .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_init_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \SDRAM_inst|state~31 (
// Equation(s):
// \SDRAM_inst|state~31_combout  = (!\reset~q  & \SDRAM_inst|state.S_init_NOP~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\SDRAM_inst|state.S_init_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~31 .lut_mask = 16'h3300;
defparam \SDRAM_inst|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \SDRAM_inst|state.S_mode (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_mode .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \SDRAM_inst|Selector0~0 (
// Equation(s):
// \SDRAM_inst|Selector0~0_combout  = (\SDRAM_inst|state.S_refresh_NOP_23~q ) # ((!\SDRAM_inst|state.S_write_A~q  & (!\SDRAM_inst|state.S_mode~q  & !\SDRAM_inst|state.S_init~q )))

	.dataa(\SDRAM_inst|state.S_write_A~q ),
	.datab(\SDRAM_inst|state.S_refresh_NOP_23~q ),
	.datac(\SDRAM_inst|state.S_mode~q ),
	.datad(\SDRAM_inst|state.S_init~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector0~0 .lut_mask = 16'hCCCD;
defparam \SDRAM_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \SDRAM_inst|Selector0~1 (
// Equation(s):
// \SDRAM_inst|Selector0~1_combout  = (\SDRAM_inst|Selector0~0_combout ) # ((\SDRAM_inst|state.S_write_A~q  & ((!\RAM_W~1_combout ) # (!\CPU0|always1~3_combout ))))

	.dataa(\SDRAM_inst|state.S_write_A~q ),
	.datab(\CPU0|always1~3_combout ),
	.datac(\SDRAM_inst|Selector0~0_combout ),
	.datad(\RAM_W~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector0~1 .lut_mask = 16'hF2FA;
defparam \SDRAM_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \SDRAM_inst|SDRAM_CMD[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_CMD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_CMD[0] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_CMD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \SDRAM_inst|refresh_flag~1 (
// Equation(s):
// \SDRAM_inst|refresh_flag~1_combout  = (\SDRAM_inst|prev_HSYNC~q  & (((!\SDRAM_inst|state.S_refresh_1~q  & \SDRAM_inst|refresh_flag~q )) # (!\VDG|HSYNC~q ))) # (!\SDRAM_inst|prev_HSYNC~q  & (!\SDRAM_inst|state.S_refresh_1~q  & (\SDRAM_inst|refresh_flag~q 
// )))

	.dataa(\SDRAM_inst|prev_HSYNC~q ),
	.datab(\SDRAM_inst|state.S_refresh_1~q ),
	.datac(\SDRAM_inst|refresh_flag~q ),
	.datad(\VDG|HSYNC~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|refresh_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|refresh_flag~1 .lut_mask = 16'h30BA;
defparam \SDRAM_inst|refresh_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \SDRAM_inst|refresh_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|refresh_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|refresh_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|refresh_flag .is_wysiwyg = "true";
defparam \SDRAM_inst|refresh_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \SDRAM_inst|state~38 (
// Equation(s):
// \SDRAM_inst|state~38_combout  = (!\reset~q  & \SDRAM_inst|state.S_mode~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_mode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~38 .lut_mask = 16'h5050;
defparam \SDRAM_inst|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \SDRAM_inst|state.S_mode_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_mode_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_mode_NOP .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_mode_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \SDRAM_inst|Selector1~0 (
// Equation(s):
// \SDRAM_inst|Selector1~0_combout  = (\SDRAM_inst|state.S_mode_NOP~q ) # ((\SDRAM_inst|state.S_write_NOP~q  & \SDRAM_inst|refresh_flag~q ))

	.dataa(\SDRAM_inst|state.S_write_NOP~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|refresh_flag~q ),
	.datad(\SDRAM_inst|state.S_mode_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector1~0 .lut_mask = 16'hFFA0;
defparam \SDRAM_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \SDRAM_inst|state.S_refresh_1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_refresh_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_refresh_1 .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_refresh_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \SDRAM_inst|WideOr1 (
// Equation(s):
// \SDRAM_inst|WideOr1~combout  = (\SDRAM_inst|WideOr6~0_combout  & (!\SDRAM_inst|state.S_refresh_2~q  & (!\SDRAM_inst|state.S_refresh_1~q  & !\SDRAM_inst|state.S_mode~q )))

	.dataa(\SDRAM_inst|WideOr6~0_combout ),
	.datab(\SDRAM_inst|state.S_refresh_2~q ),
	.datac(\SDRAM_inst|state.S_refresh_1~q ),
	.datad(\SDRAM_inst|state.S_mode~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|WideOr1 .lut_mask = 16'h0002;
defparam \SDRAM_inst|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \SDRAM_inst|SDRAM_CMD[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_CMD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_CMD[1] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_CMD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \SDRAM_inst|state~34 (
// Equation(s):
// \SDRAM_inst|state~34_combout  = (\SDRAM_inst|state.S_write_NOP~q  & (!\reset~q  & (!\SDRAM_inst|refresh_flag~q  & !\SDRAM_inst|refresh_flag_2~q )))

	.dataa(\SDRAM_inst|state.S_write_NOP~q ),
	.datab(\reset~q ),
	.datac(\SDRAM_inst|refresh_flag~q ),
	.datad(\SDRAM_inst|refresh_flag_2~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~34 .lut_mask = 16'h0002;
defparam \SDRAM_inst|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \SDRAM_inst|state.S_activate_B (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_activate_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_activate_B .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_activate_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \SDRAM_inst|WideOr6~1 (
// Equation(s):
// \SDRAM_inst|WideOr6~1_combout  = (!\SDRAM_inst|state.S_activate_A~q  & (!\SDRAM_inst|state.S_activate_B~q  & !\SDRAM_inst|state.S_mode~q ))

	.dataa(\SDRAM_inst|state.S_activate_A~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_activate_B~q ),
	.datad(\SDRAM_inst|state.S_mode~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|WideOr6~1 .lut_mask = 16'h0005;
defparam \SDRAM_inst|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \SDRAM_inst|WideOr0 (
// Equation(s):
// \SDRAM_inst|WideOr0~combout  = (!\SDRAM_inst|state.S_refresh_1~q  & (\SDRAM_inst|WideOr6~1_combout  & (!\SDRAM_inst|state.S_init~q  & !\SDRAM_inst|state.S_refresh_2~q )))

	.dataa(\SDRAM_inst|state.S_refresh_1~q ),
	.datab(\SDRAM_inst|WideOr6~1_combout ),
	.datac(\SDRAM_inst|state.S_init~q ),
	.datad(\SDRAM_inst|state.S_refresh_2~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|WideOr0 .lut_mask = 16'h0004;
defparam \SDRAM_inst|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \SDRAM_inst|SDRAM_CMD[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_CMD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_CMD[2] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_CMD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \SDRAM_inst|B_address_hold[0]~0 (
// Equation(s):
// \SDRAM_inst|B_address_hold[0]~0_combout  = (\SDRAM_inst|state.S_activate_B~q  & !\reset~q )

	.dataa(gnd),
	.datab(\SDRAM_inst|state.S_activate_B~q ),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[0]~0 .lut_mask = 16'h00CC;
defparam \SDRAM_inst|B_address_hold[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \SDRAM_inst|state.S_activate_B_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_activate_B_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_activate_B_NOP .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_activate_B_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \SDRAM_inst|state~33 (
// Equation(s):
// \SDRAM_inst|state~33_combout  = (\SDRAM_inst|state.S_activate_B_NOP~q  & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_activate_B_NOP~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~33 .lut_mask = 16'h00F0;
defparam \SDRAM_inst|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \SDRAM_inst|state.S_read_B (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_read_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_read_B .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_read_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \SDRAM_inst|state~39 (
// Equation(s):
// \SDRAM_inst|state~39_combout  = (!\reset~q  & \SDRAM_inst|state.S_read_B~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_read_B~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_inst|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|state~39 .lut_mask = 16'h5050;
defparam \SDRAM_inst|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \SDRAM_inst|state.S_read_B_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_read_B_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_read_B_NOP .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_read_B_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \SDRAM_inst|WideOr4~0 (
// Equation(s):
// \SDRAM_inst|WideOr4~0_combout  = (\SDRAM_inst|state.S_refresh_NOP_23~q ) # ((\SDRAM_inst|state.S_refresh_NOP_13~q ) # (\SDRAM_inst|state.S_read_B_NOP~q ))

	.dataa(gnd),
	.datab(\SDRAM_inst|state.S_refresh_NOP_23~q ),
	.datac(\SDRAM_inst|state.S_refresh_NOP_13~q ),
	.datad(\SDRAM_inst|state.S_read_B_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|WideOr4~0 .lut_mask = 16'hFFFC;
defparam \SDRAM_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \SDRAM_inst|state.S_activate_A (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|state.S_activate_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|state.S_activate_A .is_wysiwyg = "true";
defparam \SDRAM_inst|state.S_activate_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \SDRAM_inst|SDRAM_A[3]~0 (
// Equation(s):
// \SDRAM_inst|SDRAM_A[3]~0_combout  = (\SDRAM_inst|state.S_read_B~q ) # ((!\SDRAM_inst|state.S_activate_B~q  & \SDRAM_inst|state.S_write_A~q ))

	.dataa(\SDRAM_inst|state.S_read_B~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_activate_B~q ),
	.datad(\SDRAM_inst|state.S_write_A~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|SDRAM_A[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[3]~0 .lut_mask = 16'hAFAA;
defparam \SDRAM_inst|SDRAM_A[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \SDRAM_inst|A_address_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|abm|Selector15~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_address_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_address_hold[0] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_address_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \SDRAM_inst|Selector13~0 (
// Equation(s):
// \SDRAM_inst|Selector13~0_combout  = (\SDRAM_inst|Selector8~2_combout  & ((\SDRAM_inst|SDRAM_A[3]~0_combout  & (\SDRAM_inst|A_address_hold [0])) # (!\SDRAM_inst|SDRAM_A[3]~0_combout  & ((\CPU0|cpu01_inst|abm|Selector7~9_combout ))))) # 
// (!\SDRAM_inst|Selector8~2_combout  & (\SDRAM_inst|SDRAM_A[3]~0_combout ))

	.dataa(\SDRAM_inst|Selector8~2_combout ),
	.datab(\SDRAM_inst|SDRAM_A[3]~0_combout ),
	.datac(\SDRAM_inst|A_address_hold [0]),
	.datad(\CPU0|cpu01_inst|abm|Selector7~9_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector13~0 .lut_mask = 16'hE6C4;
defparam \SDRAM_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \VDG|DA[0]~feeder (
// Equation(s):
// \VDG|DA[0]~feeder_combout  = \VDG|col_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [3]),
	.cin(gnd),
	.combout(\VDG|DA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[0]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \VDG|DA[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[0] .is_wysiwyg = "true";
defparam \VDG|DA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \SDRAM_inst|B_address_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_address_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[0] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_address_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \VDG|row_count[0]~10 (
// Equation(s):
// \VDG|row_count[0]~10_combout  = \VDG|row_count [0] $ (VCC)
// \VDG|row_count[0]~11  = CARRY(\VDG|row_count [0])

	.dataa(gnd),
	.datab(\VDG|row_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|row_count[0]~10_combout ),
	.cout(\VDG|row_count[0]~11 ));
// synopsys translate_off
defparam \VDG|row_count[0]~10 .lut_mask = 16'h33CC;
defparam \VDG|row_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \VDG|row_count[1]~12 (
// Equation(s):
// \VDG|row_count[1]~12_combout  = (\VDG|row_count [1] & (!\VDG|row_count[0]~11 )) # (!\VDG|row_count [1] & ((\VDG|row_count[0]~11 ) # (GND)))
// \VDG|row_count[1]~13  = CARRY((!\VDG|row_count[0]~11 ) # (!\VDG|row_count [1]))

	.dataa(\VDG|row_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[0]~11 ),
	.combout(\VDG|row_count[1]~12_combout ),
	.cout(\VDG|row_count[1]~13 ));
// synopsys translate_off
defparam \VDG|row_count[1]~12 .lut_mask = 16'h5A5F;
defparam \VDG|row_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \VDG|row_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[1] .is_wysiwyg = "true";
defparam \VDG|row_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \VDG|row_count[2]~14 (
// Equation(s):
// \VDG|row_count[2]~14_combout  = (\VDG|row_count [2] & (\VDG|row_count[1]~13  $ (GND))) # (!\VDG|row_count [2] & (!\VDG|row_count[1]~13  & VCC))
// \VDG|row_count[2]~15  = CARRY((\VDG|row_count [2] & !\VDG|row_count[1]~13 ))

	.dataa(\VDG|row_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[1]~13 ),
	.combout(\VDG|row_count[2]~14_combout ),
	.cout(\VDG|row_count[2]~15 ));
// synopsys translate_off
defparam \VDG|row_count[2]~14 .lut_mask = 16'hA50A;
defparam \VDG|row_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \VDG|row_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[2] .is_wysiwyg = "true";
defparam \VDG|row_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \VDG|Equal15~1 (
// Equation(s):
// \VDG|Equal15~1_combout  = (((!\VDG|row_count [2]) # (!\VDG|row_count [1])) # (!\VDG|row_count [0])) # (!\VDG|row_count [3])

	.dataa(\VDG|row_count [3]),
	.datab(\VDG|row_count [0]),
	.datac(\VDG|row_count [1]),
	.datad(\VDG|row_count [2]),
	.cin(gnd),
	.combout(\VDG|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal15~1 .lut_mask = 16'h7FFF;
defparam \VDG|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \VDG|row_count[4]~18 (
// Equation(s):
// \VDG|row_count[4]~18_combout  = (\VDG|row_count [4] & (\VDG|row_count[3]~17  $ (GND))) # (!\VDG|row_count [4] & (!\VDG|row_count[3]~17  & VCC))
// \VDG|row_count[4]~19  = CARRY((\VDG|row_count [4] & !\VDG|row_count[3]~17 ))

	.dataa(gnd),
	.datab(\VDG|row_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[3]~17 ),
	.combout(\VDG|row_count[4]~18_combout ),
	.cout(\VDG|row_count[4]~19 ));
// synopsys translate_off
defparam \VDG|row_count[4]~18 .lut_mask = 16'hC30C;
defparam \VDG|row_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \VDG|row_count[5]~20 (
// Equation(s):
// \VDG|row_count[5]~20_combout  = (\VDG|row_count [5] & (!\VDG|row_count[4]~19 )) # (!\VDG|row_count [5] & ((\VDG|row_count[4]~19 ) # (GND)))
// \VDG|row_count[5]~21  = CARRY((!\VDG|row_count[4]~19 ) # (!\VDG|row_count [5]))

	.dataa(gnd),
	.datab(\VDG|row_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[4]~19 ),
	.combout(\VDG|row_count[5]~20_combout ),
	.cout(\VDG|row_count[5]~21 ));
// synopsys translate_off
defparam \VDG|row_count[5]~20 .lut_mask = 16'h3C3F;
defparam \VDG|row_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \VDG|row_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[5] .is_wysiwyg = "true";
defparam \VDG|row_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \VDG|row_count[6]~22 (
// Equation(s):
// \VDG|row_count[6]~22_combout  = (\VDG|row_count [6] & (\VDG|row_count[5]~21  $ (GND))) # (!\VDG|row_count [6] & (!\VDG|row_count[5]~21  & VCC))
// \VDG|row_count[6]~23  = CARRY((\VDG|row_count [6] & !\VDG|row_count[5]~21 ))

	.dataa(gnd),
	.datab(\VDG|row_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[5]~21 ),
	.combout(\VDG|row_count[6]~22_combout ),
	.cout(\VDG|row_count[6]~23 ));
// synopsys translate_off
defparam \VDG|row_count[6]~22 .lut_mask = 16'hC30C;
defparam \VDG|row_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \VDG|row_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[6] .is_wysiwyg = "true";
defparam \VDG|row_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \VDG|row_count[7]~24 (
// Equation(s):
// \VDG|row_count[7]~24_combout  = \VDG|row_count [7] $ (\VDG|row_count[6]~23 )

	.dataa(\VDG|row_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|row_count[6]~23 ),
	.combout(\VDG|row_count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|row_count[7]~24 .lut_mask = 16'h5A5A;
defparam \VDG|row_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \VDG|row_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[7] .is_wysiwyg = "true";
defparam \VDG|row_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \VDG|Equal15~0 (
// Equation(s):
// \VDG|Equal15~0_combout  = ((\VDG|row_count [6]) # ((!\VDG|row_count [4]) # (!\VDG|row_count [7]))) # (!\VDG|row_count [5])

	.dataa(\VDG|row_count [5]),
	.datab(\VDG|row_count [6]),
	.datac(\VDG|row_count [7]),
	.datad(\VDG|row_count [4]),
	.cin(gnd),
	.combout(\VDG|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal15~0 .lut_mask = 16'hDFFF;
defparam \VDG|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \VDG|row_count[7]~26 (
// Equation(s):
// \VDG|row_count[7]~26_combout  = (\reset~q ) # (((!\VDG|Equal15~1_combout  & !\VDG|Equal15~0_combout )) # (!\VDG|active_area~q ))

	.dataa(\reset~q ),
	.datab(\VDG|Equal15~1_combout ),
	.datac(\VDG|Equal15~0_combout ),
	.datad(\VDG|active_area~q ),
	.cin(gnd),
	.combout(\VDG|row_count[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|row_count[7]~26 .lut_mask = 16'hABFF;
defparam \VDG|row_count[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \VDG|row_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[0] .is_wysiwyg = "true";
defparam \VDG|row_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \VDG|row_count[3]~16 (
// Equation(s):
// \VDG|row_count[3]~16_combout  = (\VDG|row_count [3] & (!\VDG|row_count[2]~15 )) # (!\VDG|row_count [3] & ((\VDG|row_count[2]~15 ) # (GND)))
// \VDG|row_count[3]~17  = CARRY((!\VDG|row_count[2]~15 ) # (!\VDG|row_count [3]))

	.dataa(gnd),
	.datab(\VDG|row_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[2]~15 ),
	.combout(\VDG|row_count[3]~16_combout ),
	.cout(\VDG|row_count[3]~17 ));
// synopsys translate_off
defparam \VDG|row_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VDG|row_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \VDG|row_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[3] .is_wysiwyg = "true";
defparam \VDG|row_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \VDG|row_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|row_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[4] .is_wysiwyg = "true";
defparam \VDG|row_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \VDG|cell_count[0]~4 (
// Equation(s):
// \VDG|cell_count[0]~4_combout  = (\VDG|Equal16~0_combout  & (\VDG|cell_count [0] & VCC)) # (!\VDG|Equal16~0_combout  & (\VDG|cell_count [0] $ (VCC)))
// \VDG|cell_count[0]~5  = CARRY((!\VDG|Equal16~0_combout  & \VDG|cell_count [0]))

	.dataa(\VDG|Equal16~0_combout ),
	.datab(\VDG|cell_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|cell_count[0]~4_combout ),
	.cout(\VDG|cell_count[0]~5 ));
// synopsys translate_off
defparam \VDG|cell_count[0]~4 .lut_mask = 16'h9944;
defparam \VDG|cell_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \VDG|cell_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_count[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|col_count[1]~8_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[0] .is_wysiwyg = "true";
defparam \VDG|cell_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \VDG|cell_count[1]~6 (
// Equation(s):
// \VDG|cell_count[1]~6_combout  = (\VDG|cell_count [1] & (!\VDG|cell_count[0]~5 )) # (!\VDG|cell_count [1] & ((\VDG|cell_count[0]~5 ) # (GND)))
// \VDG|cell_count[1]~7  = CARRY((!\VDG|cell_count[0]~5 ) # (!\VDG|cell_count [1]))

	.dataa(gnd),
	.datab(\VDG|cell_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|cell_count[0]~5 ),
	.combout(\VDG|cell_count[1]~6_combout ),
	.cout(\VDG|cell_count[1]~7 ));
// synopsys translate_off
defparam \VDG|cell_count[1]~6 .lut_mask = 16'h3C3F;
defparam \VDG|cell_count[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \VDG|cell_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_count[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|col_count[1]~8_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[1] .is_wysiwyg = "true";
defparam \VDG|cell_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \VDG|cell_count[2]~8 (
// Equation(s):
// \VDG|cell_count[2]~8_combout  = (\VDG|cell_count [2] & (\VDG|cell_count[1]~7  $ (GND))) # (!\VDG|cell_count [2] & (!\VDG|cell_count[1]~7  & VCC))
// \VDG|cell_count[2]~9  = CARRY((\VDG|cell_count [2] & !\VDG|cell_count[1]~7 ))

	.dataa(gnd),
	.datab(\VDG|cell_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|cell_count[1]~7 ),
	.combout(\VDG|cell_count[2]~8_combout ),
	.cout(\VDG|cell_count[2]~9 ));
// synopsys translate_off
defparam \VDG|cell_count[2]~8 .lut_mask = 16'hC30C;
defparam \VDG|cell_count[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \VDG|cell_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_count[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|col_count[1]~8_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[2] .is_wysiwyg = "true";
defparam \VDG|cell_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \VDG|cell_count[3]~10 (
// Equation(s):
// \VDG|cell_count[3]~10_combout  = \VDG|cell_count [3] $ (\VDG|cell_count[2]~9 )

	.dataa(\VDG|cell_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|cell_count[2]~9 ),
	.combout(\VDG|cell_count[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_count[3]~10 .lut_mask = 16'h5A5A;
defparam \VDG|cell_count[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \VDG|cell_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|cell_count[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|col_count[1]~8_combout ),
	.sload(gnd),
	.ena(\VDG|cell_line[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[3] .is_wysiwyg = "true";
defparam \VDG|cell_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \VDG|next_DA[8]~0 (
// Equation(s):
// \VDG|next_DA[8]~0_combout  = (\VDG|AG_s~q  & (\VDG|row_count [4])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [3])))

	.dataa(gnd),
	.datab(\VDG|row_count [4]),
	.datac(\VDG|cell_count [3]),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_DA[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[8]~0 .lut_mask = 16'hCCF0;
defparam \VDG|next_DA[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \VDG|DA[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[8] .is_wysiwyg = "true";
defparam \VDG|DA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \SDRAM_inst|Selector13~1 (
// Equation(s):
// \SDRAM_inst|Selector13~1_combout  = (\SDRAM_inst|Selector8~2_combout  & (\SDRAM_inst|Selector13~0_combout )) # (!\SDRAM_inst|Selector8~2_combout  & ((\SDRAM_inst|Selector13~0_combout  & (\SDRAM_inst|B_address_hold [0])) # 
// (!\SDRAM_inst|Selector13~0_combout  & ((\VDG|DA [8])))))

	.dataa(\SDRAM_inst|Selector8~2_combout ),
	.datab(\SDRAM_inst|Selector13~0_combout ),
	.datac(\SDRAM_inst|B_address_hold [0]),
	.datad(\VDG|DA [8]),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector13~1 .lut_mask = 16'hD9C8;
defparam \SDRAM_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \SDRAM_inst|Selector13~2 (
// Equation(s):
// \SDRAM_inst|Selector13~2_combout  = (\SDRAM_inst|Selector13~1_combout  & (((\SDRAM_inst|state.S_activate_B~q ) # (\SDRAM_inst|state.S_activate_A~q )) # (!\SDRAM_inst|WideOr6~0_combout )))

	.dataa(\SDRAM_inst|WideOr6~0_combout ),
	.datab(\SDRAM_inst|state.S_activate_B~q ),
	.datac(\SDRAM_inst|state.S_activate_A~q ),
	.datad(\SDRAM_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector13~2 .lut_mask = 16'hFD00;
defparam \SDRAM_inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \SDRAM_inst|SDRAM_A[1]~1 (
// Equation(s):
// \SDRAM_inst|SDRAM_A[1]~1_combout  = (!\reset~q  & (!\SDRAM_inst|state.S_refresh_NOP_23~q  & ((!\SDRAM_inst|WideOr6~1_combout ) # (!\SDRAM_inst|WideOr6~0_combout ))))

	.dataa(\SDRAM_inst|WideOr6~0_combout ),
	.datab(\SDRAM_inst|WideOr6~1_combout ),
	.datac(\reset~q ),
	.datad(\SDRAM_inst|state.S_refresh_NOP_23~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|SDRAM_A[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[1]~1 .lut_mask = 16'h0007;
defparam \SDRAM_inst|SDRAM_A[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \SDRAM_inst|SDRAM_A[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|SDRAM_A[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[0] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \VDG|DA[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|col_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[1] .is_wysiwyg = "true";
defparam \VDG|DA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \SDRAM_inst|B_address_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_address_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[1] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_address_hold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \VDG|next_DA[9]~1 (
// Equation(s):
// \VDG|next_DA[9]~1_combout  = (\VDG|row_count [5] & \VDG|AG_s~q )

	.dataa(gnd),
	.datab(\VDG|row_count [5]),
	.datac(gnd),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_DA[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[9]~1 .lut_mask = 16'hCC00;
defparam \VDG|next_DA[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \VDG|DA[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[9] .is_wysiwyg = "true";
defparam \VDG|DA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \SDRAM_inst|Selector12~0 (
// Equation(s):
// \SDRAM_inst|Selector12~0_combout  = (\SDRAM_inst|Selector8~2_combout  & (!\SDRAM_inst|SDRAM_A[3]~0_combout  & (\CPU0|cpu01_inst|abm|Selector6~9_combout ))) # (!\SDRAM_inst|Selector8~2_combout  & ((\SDRAM_inst|SDRAM_A[3]~0_combout ) # ((\VDG|DA [9]))))

	.dataa(\SDRAM_inst|Selector8~2_combout ),
	.datab(\SDRAM_inst|SDRAM_A[3]~0_combout ),
	.datac(\CPU0|cpu01_inst|abm|Selector6~9_combout ),
	.datad(\VDG|DA [9]),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector12~0 .lut_mask = 16'h7564;
defparam \SDRAM_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \SDRAM_inst|Selector12~1 (
// Equation(s):
// \SDRAM_inst|Selector12~1_combout  = (\SDRAM_inst|SDRAM_A[3]~0_combout  & ((\SDRAM_inst|Selector12~0_combout  & ((\SDRAM_inst|B_address_hold [1]))) # (!\SDRAM_inst|Selector12~0_combout  & (\SDRAM_inst|A_address_hold [1])))) # 
// (!\SDRAM_inst|SDRAM_A[3]~0_combout  & (((\SDRAM_inst|Selector12~0_combout ))))

	.dataa(\SDRAM_inst|A_address_hold [1]),
	.datab(\SDRAM_inst|SDRAM_A[3]~0_combout ),
	.datac(\SDRAM_inst|B_address_hold [1]),
	.datad(\SDRAM_inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector12~1 .lut_mask = 16'hF388;
defparam \SDRAM_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \SDRAM_inst|Selector12~2 (
// Equation(s):
// \SDRAM_inst|Selector12~2_combout  = (\SDRAM_inst|Selector12~1_combout  & (((\SDRAM_inst|state.S_activate_B~q ) # (\SDRAM_inst|state.S_activate_A~q )) # (!\SDRAM_inst|WideOr6~0_combout )))

	.dataa(\SDRAM_inst|WideOr6~0_combout ),
	.datab(\SDRAM_inst|state.S_activate_B~q ),
	.datac(\SDRAM_inst|state.S_activate_A~q ),
	.datad(\SDRAM_inst|Selector12~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector12~2 .lut_mask = 16'hFD00;
defparam \SDRAM_inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \SDRAM_inst|SDRAM_A[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|SDRAM_A[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[1] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \SDRAM_inst|WideOr6~0 (
// Equation(s):
// \SDRAM_inst|WideOr6~0_combout  = (!\SDRAM_inst|state.S_write_A~q  & !\SDRAM_inst|state.S_read_B~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_write_A~q ),
	.datad(\SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|WideOr6~0 .lut_mask = 16'h000F;
defparam \SDRAM_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \SDRAM_inst|Selector8~2 (
// Equation(s):
// \SDRAM_inst|Selector8~2_combout  = (!\SDRAM_inst|state.S_activate_B~q  & !\SDRAM_inst|state.S_read_B~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_activate_B~q ),
	.datad(\SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector8~2 .lut_mask = 16'h000F;
defparam \SDRAM_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \SDRAM_inst|A_address_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|abm|Selector13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_address_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_address_hold[2] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_address_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \SDRAM_inst|Selector11~0 (
// Equation(s):
// \SDRAM_inst|Selector11~0_combout  = (\SDRAM_inst|SDRAM_A[3]~0_combout  & (((\SDRAM_inst|A_address_hold [2]) # (!\SDRAM_inst|Selector8~2_combout )))) # (!\SDRAM_inst|SDRAM_A[3]~0_combout  & (\CPU0|cpu01_inst|abm|Selector5~9_combout  & 
// (\SDRAM_inst|Selector8~2_combout )))

	.dataa(\CPU0|cpu01_inst|abm|Selector5~9_combout ),
	.datab(\SDRAM_inst|SDRAM_A[3]~0_combout ),
	.datac(\SDRAM_inst|Selector8~2_combout ),
	.datad(\SDRAM_inst|A_address_hold [2]),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector11~0 .lut_mask = 16'hEC2C;
defparam \SDRAM_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \VDG|DA[2]~feeder (
// Equation(s):
// \VDG|DA[2]~feeder_combout  = \VDG|col_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [5]),
	.cin(gnd),
	.combout(\VDG|DA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[2]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \VDG|DA[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[2] .is_wysiwyg = "true";
defparam \VDG|DA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \SDRAM_inst|B_address_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_address_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[2] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_address_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \VDG|next_DA[10]~2 (
// Equation(s):
// \VDG|next_DA[10]~2_combout  = (\VDG|row_count [6] & \VDG|AG_s~q )

	.dataa(gnd),
	.datab(\VDG|row_count [6]),
	.datac(gnd),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_DA[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[10]~2 .lut_mask = 16'hCC00;
defparam \VDG|next_DA[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \VDG|DA[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[10]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[10] .is_wysiwyg = "true";
defparam \VDG|DA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \SDRAM_inst|Selector11~1 (
// Equation(s):
// \SDRAM_inst|Selector11~1_combout  = (\SDRAM_inst|Selector8~2_combout  & (\SDRAM_inst|Selector11~0_combout )) # (!\SDRAM_inst|Selector8~2_combout  & ((\SDRAM_inst|Selector11~0_combout  & (\SDRAM_inst|B_address_hold [2])) # 
// (!\SDRAM_inst|Selector11~0_combout  & ((\VDG|DA [10])))))

	.dataa(\SDRAM_inst|Selector8~2_combout ),
	.datab(\SDRAM_inst|Selector11~0_combout ),
	.datac(\SDRAM_inst|B_address_hold [2]),
	.datad(\VDG|DA [10]),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector11~1 .lut_mask = 16'hD9C8;
defparam \SDRAM_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \SDRAM_inst|Selector11~2 (
// Equation(s):
// \SDRAM_inst|Selector11~2_combout  = (\SDRAM_inst|Selector11~1_combout  & ((\SDRAM_inst|state.S_activate_A~q ) # ((\SDRAM_inst|state.S_activate_B~q ) # (!\SDRAM_inst|WideOr6~0_combout ))))

	.dataa(\SDRAM_inst|state.S_activate_A~q ),
	.datab(\SDRAM_inst|state.S_activate_B~q ),
	.datac(\SDRAM_inst|WideOr6~0_combout ),
	.datad(\SDRAM_inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector11~2 .lut_mask = 16'hEF00;
defparam \SDRAM_inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \SDRAM_inst|SDRAM_A[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|SDRAM_A[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[2] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \VDG|DA[3]~feeder (
// Equation(s):
// \VDG|DA[3]~feeder_combout  = \VDG|col_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [6]),
	.cin(gnd),
	.combout(\VDG|DA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[3]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \VDG|DA[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[3] .is_wysiwyg = "true";
defparam \VDG|DA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \SDRAM_inst|B_address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[3] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \VDG|next_DA[11]~3 (
// Equation(s):
// \VDG|next_DA[11]~3_combout  = (\VDG|row_count [7] & \VDG|AG_s~q )

	.dataa(\VDG|row_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_DA[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[11]~3 .lut_mask = 16'hAA00;
defparam \VDG|next_DA[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \VDG|DA[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[11]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[11] .is_wysiwyg = "true";
defparam \VDG|DA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \SDRAM_inst|Selector10~0 (
// Equation(s):
// \SDRAM_inst|Selector10~0_combout  = (\SDRAM_inst|Selector8~2_combout  & (\CPU0|cpu01_inst|abm|Selector4~9_combout  & ((!\SDRAM_inst|SDRAM_A[3]~0_combout )))) # (!\SDRAM_inst|Selector8~2_combout  & (((\VDG|DA [11]) # (\SDRAM_inst|SDRAM_A[3]~0_combout ))))

	.dataa(\CPU0|cpu01_inst|abm|Selector4~9_combout ),
	.datab(\SDRAM_inst|Selector8~2_combout ),
	.datac(\VDG|DA [11]),
	.datad(\SDRAM_inst|SDRAM_A[3]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector10~0 .lut_mask = 16'h33B8;
defparam \SDRAM_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \SDRAM_inst|Selector10~1 (
// Equation(s):
// \SDRAM_inst|Selector10~1_combout  = (\SDRAM_inst|SDRAM_A[3]~0_combout  & ((\SDRAM_inst|Selector10~0_combout  & ((\SDRAM_inst|B_address_hold [3]))) # (!\SDRAM_inst|Selector10~0_combout  & (\SDRAM_inst|A_address_hold [3])))) # 
// (!\SDRAM_inst|SDRAM_A[3]~0_combout  & (((\SDRAM_inst|Selector10~0_combout ))))

	.dataa(\SDRAM_inst|A_address_hold [3]),
	.datab(\SDRAM_inst|SDRAM_A[3]~0_combout ),
	.datac(\SDRAM_inst|B_address_hold [3]),
	.datad(\SDRAM_inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector10~1 .lut_mask = 16'hF388;
defparam \SDRAM_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \SDRAM_inst|Selector10~2 (
// Equation(s):
// \SDRAM_inst|Selector10~2_combout  = (\SDRAM_inst|Selector10~1_combout  & (((\SDRAM_inst|state.S_activate_A~q ) # (\SDRAM_inst|state.S_activate_B~q )) # (!\SDRAM_inst|WideOr6~0_combout )))

	.dataa(\SDRAM_inst|WideOr6~0_combout ),
	.datab(\SDRAM_inst|Selector10~1_combout ),
	.datac(\SDRAM_inst|state.S_activate_A~q ),
	.datad(\SDRAM_inst|state.S_activate_B~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector10~2 .lut_mask = 16'hCCC4;
defparam \SDRAM_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \SDRAM_inst|SDRAM_A[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|SDRAM_A[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[3] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \VDG|col_count[7]~24 (
// Equation(s):
// \VDG|col_count[7]~24_combout  = \VDG|col_count [7] $ (\VDG|col_count[6]~23 )

	.dataa(\VDG|col_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|col_count[6]~23 ),
	.combout(\VDG|col_count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|col_count[7]~24 .lut_mask = 16'h5A5A;
defparam \VDG|col_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \VDG|col_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|col_count[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|col_count[1]~8_combout ),
	.ena(\VDG|col_count[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[7] .is_wysiwyg = "true";
defparam \VDG|col_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \VDG|DA[4]~feeder (
// Equation(s):
// \VDG|DA[4]~feeder_combout  = \VDG|col_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [7]),
	.cin(gnd),
	.combout(\VDG|DA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[4]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \VDG|DA[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|DA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[4] .is_wysiwyg = "true";
defparam \VDG|DA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \SDRAM_inst|B_address_hold[4]~feeder (
// Equation(s):
// \SDRAM_inst|B_address_hold[4]~feeder_combout  = \VDG|DA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|DA [4]),
	.cin(gnd),
	.combout(\SDRAM_inst|B_address_hold[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[4]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|B_address_hold[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \SDRAM_inst|B_address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_address_hold[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[4] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \SDRAM_inst|Selector9~0 (
// Equation(s):
// \SDRAM_inst|Selector9~0_combout  = (\SDRAM_inst|state.S_write_A~q  & (\SDRAM_inst|A_address_hold [4])) # (!\SDRAM_inst|state.S_write_A~q  & (((\SDRAM_inst|state.S_activate_A~q  & \CPU0|cpu01_inst|abm|Selector3~9_combout ))))

	.dataa(\SDRAM_inst|A_address_hold [4]),
	.datab(\SDRAM_inst|state.S_write_A~q ),
	.datac(\SDRAM_inst|state.S_activate_A~q ),
	.datad(\CPU0|cpu01_inst|abm|Selector3~9_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector9~0 .lut_mask = 16'hB888;
defparam \SDRAM_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \SDRAM_inst|Selector9~1 (
// Equation(s):
// \SDRAM_inst|Selector9~1_combout  = (\SDRAM_inst|state.S_read_B~q  & (\SDRAM_inst|B_address_hold [4])) # (!\SDRAM_inst|state.S_read_B~q  & ((\SDRAM_inst|Selector9~0_combout )))

	.dataa(gnd),
	.datab(\SDRAM_inst|B_address_hold [4]),
	.datac(\SDRAM_inst|Selector9~0_combout ),
	.datad(\SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector9~1 .lut_mask = 16'hCCF0;
defparam \SDRAM_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \SDRAM_inst|SDRAM_A[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|SDRAM_A[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[4] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \VDG|next_DA[5]~4 (
// Equation(s):
// \VDG|next_DA[5]~4_combout  = (\VDG|AG_s~q  & (\VDG|row_count [1])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [0])))

	.dataa(\VDG|row_count [1]),
	.datab(gnd),
	.datac(\VDG|cell_count [0]),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_DA[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[5]~4 .lut_mask = 16'hAAF0;
defparam \VDG|next_DA[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \VDG|DA[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[5] .is_wysiwyg = "true";
defparam \VDG|DA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \SDRAM_inst|B_address_hold[5]~feeder (
// Equation(s):
// \SDRAM_inst|B_address_hold[5]~feeder_combout  = \VDG|DA [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|DA [5]),
	.cin(gnd),
	.combout(\SDRAM_inst|B_address_hold[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[5]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|B_address_hold[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \SDRAM_inst|B_address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_address_hold[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[5] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \SDRAM_inst|A_address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|abm|Selector10~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_address_hold[5] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \SDRAM_inst|Selector8~3 (
// Equation(s):
// \SDRAM_inst|Selector8~3_combout  = (\SDRAM_inst|state.S_write_A~q  & (((\SDRAM_inst|A_address_hold [5])))) # (!\SDRAM_inst|state.S_write_A~q  & ((\CPU0|cpu01_inst|abm|Selector2~9_combout ) # ((!\SDRAM_inst|state.S_activate_A~q ))))

	.dataa(\CPU0|cpu01_inst|abm|Selector2~9_combout ),
	.datab(\SDRAM_inst|A_address_hold [5]),
	.datac(\SDRAM_inst|state.S_activate_A~q ),
	.datad(\SDRAM_inst|state.S_write_A~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector8~3 .lut_mask = 16'hCCAF;
defparam \SDRAM_inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \SDRAM_inst|Selector8~4 (
// Equation(s):
// \SDRAM_inst|Selector8~4_combout  = (\SDRAM_inst|state.S_read_B~q  & (\SDRAM_inst|B_address_hold [5])) # (!\SDRAM_inst|state.S_read_B~q  & (((!\SDRAM_inst|state.S_activate_B~q  & \SDRAM_inst|Selector8~3_combout ))))

	.dataa(\SDRAM_inst|state.S_read_B~q ),
	.datab(\SDRAM_inst|B_address_hold [5]),
	.datac(\SDRAM_inst|state.S_activate_B~q ),
	.datad(\SDRAM_inst|Selector8~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector8~4 .lut_mask = 16'h8D88;
defparam \SDRAM_inst|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \SDRAM_inst|SDRAM_A[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|SDRAM_A[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[5] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \VDG|next_DA[6]~5 (
// Equation(s):
// \VDG|next_DA[6]~5_combout  = (\VDG|AG_s~q  & (\VDG|row_count [2])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [1])))

	.dataa(\VDG|row_count [2]),
	.datab(\VDG|AG_s~q ),
	.datac(gnd),
	.datad(\VDG|cell_count [1]),
	.cin(gnd),
	.combout(\VDG|next_DA[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[6]~5 .lut_mask = 16'hBB88;
defparam \VDG|next_DA[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \VDG|DA[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[6] .is_wysiwyg = "true";
defparam \VDG|DA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \SDRAM_inst|B_address_hold[6]~feeder (
// Equation(s):
// \SDRAM_inst|B_address_hold[6]~feeder_combout  = \VDG|DA [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|DA [6]),
	.cin(gnd),
	.combout(\SDRAM_inst|B_address_hold[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|B_address_hold[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \SDRAM_inst|B_address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|B_address_hold[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[6] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \SDRAM_inst|A_address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU0|cpu01_inst|abm|Selector9~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|A_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|A_address_hold[6] .is_wysiwyg = "true";
defparam \SDRAM_inst|A_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \SDRAM_inst|Selector7~0 (
// Equation(s):
// \SDRAM_inst|Selector7~0_combout  = (\SDRAM_inst|state.S_write_A~q  & (((\SDRAM_inst|A_address_hold [6])))) # (!\SDRAM_inst|state.S_write_A~q  & (\SDRAM_inst|state.S_activate_A~q  & ((\CPU0|cpu01_inst|abm|Selector1~9_combout ))))

	.dataa(\SDRAM_inst|state.S_activate_A~q ),
	.datab(\SDRAM_inst|A_address_hold [6]),
	.datac(\SDRAM_inst|state.S_write_A~q ),
	.datad(\CPU0|cpu01_inst|abm|Selector1~9_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector7~0 .lut_mask = 16'hCAC0;
defparam \SDRAM_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \SDRAM_inst|Selector7~1 (
// Equation(s):
// \SDRAM_inst|Selector7~1_combout  = (\SDRAM_inst|state.S_read_B~q  & (\SDRAM_inst|B_address_hold [6])) # (!\SDRAM_inst|state.S_read_B~q  & ((\SDRAM_inst|Selector7~0_combout )))

	.dataa(gnd),
	.datab(\SDRAM_inst|B_address_hold [6]),
	.datac(\SDRAM_inst|Selector7~0_combout ),
	.datad(\SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector7~1 .lut_mask = 16'hCCF0;
defparam \SDRAM_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \SDRAM_inst|SDRAM_A[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_inst|SDRAM_A[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[6] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \VDG|next_DA[7]~6 (
// Equation(s):
// \VDG|next_DA[7]~6_combout  = (\VDG|AG_s~q  & ((\VDG|row_count [3]))) # (!\VDG|AG_s~q  & (\VDG|cell_count [2]))

	.dataa(\VDG|cell_count [2]),
	.datab(\VDG|AG_s~q ),
	.datac(gnd),
	.datad(\VDG|row_count [3]),
	.cin(gnd),
	.combout(\VDG|next_DA[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[7]~6 .lut_mask = 16'hEE22;
defparam \VDG|next_DA[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \VDG|DA[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|next_DA[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[7] .is_wysiwyg = "true";
defparam \VDG|DA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \SDRAM_inst|B_address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|B_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|B_address_hold[7] .is_wysiwyg = "true";
defparam \SDRAM_inst|B_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \SDRAM_inst|Selector6~1 (
// Equation(s):
// \SDRAM_inst|Selector6~1_combout  = (\SDRAM_inst|A_address_hold [7] & ((\SDRAM_inst|state.S_write_A~q ) # ((\SDRAM_inst|B_address_hold [7] & \SDRAM_inst|state.S_read_B~q )))) # (!\SDRAM_inst|A_address_hold [7] & (((\SDRAM_inst|B_address_hold [7] & 
// \SDRAM_inst|state.S_read_B~q ))))

	.dataa(\SDRAM_inst|A_address_hold [7]),
	.datab(\SDRAM_inst|state.S_write_A~q ),
	.datac(\SDRAM_inst|B_address_hold [7]),
	.datad(\SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector6~1 .lut_mask = 16'hF888;
defparam \SDRAM_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \SDRAM_inst|Selector6~0 (
// Equation(s):
// \SDRAM_inst|Selector6~0_combout  = (\SDRAM_inst|SDRAM_A [7] & ((\SDRAM_inst|state.S_refresh_NOP_23~q ) # ((\SDRAM_inst|WideOr6~0_combout  & \SDRAM_inst|WideOr6~1_combout ))))

	.dataa(\SDRAM_inst|WideOr6~0_combout ),
	.datab(\SDRAM_inst|SDRAM_A [7]),
	.datac(\SDRAM_inst|WideOr6~1_combout ),
	.datad(\SDRAM_inst|state.S_refresh_NOP_23~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector6~0 .lut_mask = 16'hCC80;
defparam \SDRAM_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \SDRAM_inst|Selector6~2 (
// Equation(s):
// \SDRAM_inst|Selector6~2_combout  = (\SDRAM_inst|Selector6~1_combout ) # (\SDRAM_inst|Selector6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_inst|Selector6~1_combout ),
	.datad(\SDRAM_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector6~2 .lut_mask = 16'hFFF0;
defparam \SDRAM_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \SDRAM_inst|SDRAM_A[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[7] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \SDRAM_inst|Selector3~0 (
// Equation(s):
// \SDRAM_inst|Selector3~0_combout  = (\SDRAM_inst|state.S_refresh_NOP_23~q ) # ((!\SDRAM_inst|state.S_activate_A~q  & (!\SDRAM_inst|state.S_mode~q  & !\SDRAM_inst|state.S_activate_B~q )))

	.dataa(\SDRAM_inst|state.S_activate_A~q ),
	.datab(\SDRAM_inst|state.S_refresh_NOP_23~q ),
	.datac(\SDRAM_inst|state.S_mode~q ),
	.datad(\SDRAM_inst|state.S_activate_B~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector3~0 .lut_mask = 16'hCCCD;
defparam \SDRAM_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \SDRAM_inst|Selector3~1 (
// Equation(s):
// \SDRAM_inst|Selector3~1_combout  = ((\SDRAM_inst|state.S_init~q ) # ((\SDRAM_inst|Selector3~0_combout  & \SDRAM_inst|SDRAM_A [10]))) # (!\SDRAM_inst|WideOr6~0_combout )

	.dataa(\SDRAM_inst|WideOr6~0_combout ),
	.datab(\SDRAM_inst|Selector3~0_combout ),
	.datac(\SDRAM_inst|SDRAM_A [10]),
	.datad(\SDRAM_inst|state.S_init~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|Selector3~1 .lut_mask = 16'hFFD5;
defparam \SDRAM_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \SDRAM_inst|SDRAM_A[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_A[10] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \SDRAM_inst|WideOr3 (
// Equation(s):
// \SDRAM_inst|WideOr3~combout  = (!\SDRAM_inst|state.S_write_NOP~q  & (!\SDRAM_inst|state.S_write_A~q  & !\SDRAM_inst|state.S_read_B~q ))

	.dataa(\SDRAM_inst|state.S_write_NOP~q ),
	.datab(gnd),
	.datac(\SDRAM_inst|state.S_write_A~q ),
	.datad(\SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SDRAM_inst|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|WideOr3 .lut_mask = 16'h0005;
defparam \SDRAM_inst|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \SDRAM_inst|SDRAM_DQM[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_DQM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_DQM[0] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_DQM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \SDRAM_inst|SDRAM_DQM[1]~feeder (
// Equation(s):
// \SDRAM_inst|SDRAM_DQM[1]~feeder_combout  = \SDRAM_inst|WideOr3~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_inst|WideOr3~combout ),
	.cin(gnd),
	.combout(\SDRAM_inst|SDRAM_DQM[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_DQM[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_inst|SDRAM_DQM[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \SDRAM_inst|SDRAM_DQM[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\SDRAM_inst|SDRAM_DQM[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_inst|SDRAM_DQM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_inst|SDRAM_DQM[1] .is_wysiwyg = "true";
defparam \SDRAM_inst|SDRAM_DQM[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ[8]~input (
	.i(SDRAM_DQ[8]),
	.ibar(gnd),
	.o(\SDRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[8]~input .bus_hold = "false";
defparam \SDRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ[9]~input (
	.i(SDRAM_DQ[9]),
	.ibar(gnd),
	.o(\SDRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[9]~input .bus_hold = "false";
defparam \SDRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ[10]~input (
	.i(SDRAM_DQ[10]),
	.ibar(gnd),
	.o(\SDRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[10]~input .bus_hold = "false";
defparam \SDRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ[11]~input (
	.i(SDRAM_DQ[11]),
	.ibar(gnd),
	.o(\SDRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[11]~input .bus_hold = "false";
defparam \SDRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ[12]~input (
	.i(SDRAM_DQ[12]),
	.ibar(gnd),
	.o(\SDRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[12]~input .bus_hold = "false";
defparam \SDRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ[13]~input (
	.i(SDRAM_DQ[13]),
	.ibar(gnd),
	.o(\SDRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[13]~input .bus_hold = "false";
defparam \SDRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ[14]~input (
	.i(SDRAM_DQ[14]),
	.ibar(gnd),
	.o(\SDRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[14]~input .bus_hold = "false";
defparam \SDRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ[15]~input (
	.i(SDRAM_DQ[15]),
	.ibar(gnd),
	.o(\SDRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[15]~input .bus_hold = "false";
defparam \SDRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
