Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 29 16:39:03 2020
| Host         : Doc-lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file z1top_counter_timing_summary_routed.rpt -pb z1top_counter_timing_summary_routed.pb -rpx z1top_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top_counter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.996        0.000                      0                   62        0.052        0.000                      0                   62        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLK_125MHZ_FPGA  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_FPGA        3.996        0.000                      0                   62        0.052        0.000                      0                   62        3.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_FPGA
  To Clock:  CLK_125MHZ_FPGA

Setup :            0  Failing Endpoints,  Worst Slack        3.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.704ns (22.115%)  route 2.479ns (77.885%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.673     9.314    count_add/E[0]
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.687    13.451    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[10]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    13.310    count_add/q_reg[10]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.704ns (22.115%)  route 2.479ns (77.885%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.673     9.314    count_add/E[0]
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.687    13.451    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[11]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    13.310    count_add/q_reg[11]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.704ns (22.115%)  route 2.479ns (77.885%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.673     9.314    count_add/E[0]
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.687    13.451    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    13.310    count_add/q_reg[8]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.704ns (22.115%)  route 2.479ns (77.885%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.673     9.314    count_add/E[0]
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.687    13.451    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[9]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429    13.310    count_add/q_reg[9]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.704ns (20.201%)  route 2.781ns (79.799%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.975     9.616    count_add/E[0]
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.861    13.626    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[20]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.429    13.642    count_add/q_reg[20]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.704ns (20.201%)  route 2.781ns (79.799%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.975     9.616    count_add/E[0]
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.861    13.626    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[21]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.429    13.642    count_add/q_reg[21]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.704ns (20.201%)  route 2.781ns (79.799%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.975     9.616    count_add/E[0]
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.861    13.626    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[22]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.429    13.642    count_add/q_reg[22]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.704ns (20.201%)  route 2.781ns (79.799%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.975     9.616    count_add/E[0]
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.861    13.626    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[23]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.429    13.642    count_add/q_reg[23]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.704ns (23.087%)  route 2.345ns (76.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.539     9.180    count_add/E[0]
    SLICE_X113Y97        FDRE                                         r  count_add/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.687    13.451    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  count_add/q_reg[0]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X113Y97        FDRE (Setup_fdre_C_R)       -0.429    13.310    count_add/q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 count_add/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.704ns (23.087%)  route 2.345ns (76.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.057     6.131    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y103       FDRE                                         r  count_add/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_add/q_reg[26]/Q
                         net (fo=2, routed)           1.233     7.820    count_add/q_reg[26]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.124     7.944 r  count_add/q[0]_i_7/O
                         net (fo=1, routed)           0.573     8.517    count_add/q[0]_i_7_n_0
    SLICE_X112Y99        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  count_add/q[0]_i_1__0/O
                         net (fo=31, routed)          0.539     9.180    count_add/E[0]
    SLICE_X113Y97        FDRE                                         r  count_add/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.687    13.451    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y97        FDRE                                         r  count_add/q_reg[1]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X113Y97        FDRE (Setup_fdre_C_R)       -0.429    13.310    count_add/q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  4.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.233 r  count_add/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.233    count_add/q_reg[12]_i_1_n_7
    SLICE_X113Y100       FDRE                                         r  count_add/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y100       FDRE                                         r  count_add/q_reg[12]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.244 r  count_add/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.244    count_add/q_reg[12]_i_1_n_5
    SLICE_X113Y100       FDRE                                         r  count_add/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y100       FDRE                                         r  count_add/q_reg[14]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.269 r  count_add/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.269    count_add/q_reg[12]_i_1_n_6
    SLICE_X113Y100       FDRE                                         r  count_add/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y100       FDRE                                         r  count_add/q_reg[13]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.269 r  count_add/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.269    count_add/q_reg[12]_i_1_n_4
    SLICE_X113Y100       FDRE                                         r  count_add/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y100       FDRE                                         r  count_add/q_reg[15]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  count_add/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    count_add/q_reg[12]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.272 r  count_add/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.272    count_add/q_reg[16]_i_1_n_7
    SLICE_X113Y101       FDRE                                         r  count_add/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y101       FDRE                                         r  count_add/q_reg[16]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  count_add/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    count_add/q_reg[12]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.283 r  count_add/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.283    count_add/q_reg[16]_i_1_n_5
    SLICE_X113Y101       FDRE                                         r  count_add/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y101       FDRE                                         r  count_add/q_reg[18]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  count_add/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    count_add/q_reg[12]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.308 r  count_add/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.308    count_add/q_reg[16]_i_1_n_6
    SLICE_X113Y101       FDRE                                         r  count_add/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y101       FDRE                                         r  count_add/q_reg[17]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  count_add/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    count_add/q_reg[12]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.308 r  count_add/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.308    count_add/q_reg[16]_i_1_n_4
    SLICE_X113Y101       FDRE                                         r  count_add/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y101       FDRE                                         r  count_add/q_reg[19]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.470ns (79.932%)  route 0.118ns (20.068%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  count_add/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    count_add/q_reg[12]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.257 r  count_add/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    count_add/q_reg[16]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.311 r  count_add/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.311    count_add/q_reg[20]_i_1_n_7
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[20]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 count_add/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_add/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.481ns (80.300%)  route 0.118ns (19.700%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.723    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y99        FDRE                                         r  count_add/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  count_add/q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.981    count_add/q_reg[8]
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  count_add/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    count_add/q_reg[8]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  count_add/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    count_add/q_reg[12]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.257 r  count_add/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    count_add/q_reg[16]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.322 r  count_add/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.322    count_add/q_reg[20]_i_1_n_5
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.337    count_add/CLK_125MHZ_FPGA
    SLICE_X113Y102       FDRE                                         r  count_add/q_reg[22]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.105     2.181    count_add/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_FPGA
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_125MHZ_FPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y97   count_add/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y99   count_add/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y99   count_add/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y100  count_add/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y100  count_add/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y100  count_add/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y100  count_add/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  count_add/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  count_add/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   count_add/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y99   count_add/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y99   count_add/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   count_add/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   count_add/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   count_add/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y98   count_add/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y98   count_add/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y98   count_add/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y98   count_add/q_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   count_add/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y99   count_add/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y99   count_add/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  count_add/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  count_add/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  count_add/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  count_add/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  count_add/q_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  count_add/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y100  count_add/q_reg[15]/C



