Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 12 11:09:00 2022
| Host         : labish-OptiPlex-9010 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DEMO_wrapper_timing_summary_routed.rpt -pb DEMO_wrapper_timing_summary_routed.pb -rpx DEMO_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DEMO_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.074        0.000                      0                 2747        0.019        0.000                      0                 2747        9.020        0.000                       0                  1220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.074        0.000                      0                 2747        0.019        0.000                      0                 2747        9.020        0.000                       0                  1220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.074ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 3.025ns (32.991%)  route 6.144ns (67.009%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.748    11.389    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X19Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.513 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1/O
                         net (fo=7, routed)           0.634    12.147    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0
    SLICE_X19Y36         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.495    22.688    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y36         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[0]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X19Y36         FDRE (Setup_fdre_C_R)       -0.429    22.221    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[0]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 10.074    

Slack (MET) :             10.074ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 3.025ns (32.991%)  route 6.144ns (67.009%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.748    11.389    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X19Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.513 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1/O
                         net (fo=7, routed)           0.634    12.147    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0
    SLICE_X19Y36         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.495    22.688    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y36         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[6]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X19Y36         FDRE (Setup_fdre_C_R)       -0.429    22.221    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[6]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 10.074    

Slack (MET) :             10.074ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 3.025ns (32.991%)  route 6.144ns (67.009%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.748    11.389    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X19Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.513 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1/O
                         net (fo=7, routed)           0.634    12.147    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0
    SLICE_X19Y36         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.495    22.688    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y36         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[7]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X19Y36         FDRE (Setup_fdre_C_R)       -0.429    22.221    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[7]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                 10.074    

Slack (MET) :             10.316ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 3.025ns (33.897%)  route 5.899ns (66.103%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.581    11.222    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124    11.346 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1/O
                         net (fo=4, routed)           0.556    11.902    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0
    SLICE_X19Y32         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.492    22.684    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y32         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[3]/C
                         clock pessimism              0.265    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X19Y32         FDRE (Setup_fdre_C_R)       -0.429    22.218    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[3]
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                 10.316    

Slack (MET) :             10.316ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 3.025ns (33.897%)  route 5.899ns (66.103%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.581    11.222    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124    11.346 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1/O
                         net (fo=4, routed)           0.556    11.902    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0
    SLICE_X19Y32         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.492    22.684    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y32         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[5]/C
                         clock pessimism              0.265    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X19Y32         FDRE (Setup_fdre_C_R)       -0.429    22.218    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[5]
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                 10.316    

Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 3.025ns (34.038%)  route 5.862ns (65.962%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.748    11.389    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X19Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.513 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1/O
                         net (fo=7, routed)           0.352    11.865    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.496    22.688    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[2]/C
                         clock pessimism              0.290    22.978    
                         clock uncertainty           -0.302    22.676    
    SLICE_X19Y37         FDRE (Setup_fdre_C_R)       -0.429    22.247    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[2]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                         -11.865    
  -------------------------------------------------------------------
                         slack                                 10.382    

Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 3.025ns (34.038%)  route 5.862ns (65.962%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.748    11.389    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X19Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.513 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1/O
                         net (fo=7, routed)           0.352    11.865    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.496    22.688    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                         clock pessimism              0.290    22.978    
                         clock uncertainty           -0.302    22.676    
    SLICE_X19Y37         FDRE (Setup_fdre_C_R)       -0.429    22.247    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                         -11.865    
  -------------------------------------------------------------------
                         slack                                 10.382    

Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 3.025ns (34.038%)  route 5.862ns (65.962%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.748    11.389    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X19Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.513 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1/O
                         net (fo=7, routed)           0.352    11.865    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.496    22.688    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[4]/C
                         clock pessimism              0.290    22.978    
                         clock uncertainty           -0.302    22.676    
    SLICE_X19Y37         FDRE (Setup_fdre_C_R)       -0.429    22.247    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[4]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                         -11.865    
  -------------------------------------------------------------------
                         slack                                 10.382    

Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 3.025ns (34.038%)  route 5.862ns (65.962%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.748    11.389    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X19Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.513 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1/O
                         net (fo=7, routed)           0.352    11.865    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.496    22.688    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[5]/C
                         clock pessimism              0.290    22.978    
                         clock uncertainty           -0.302    22.676    
    SLICE_X19Y37         FDRE (Setup_fdre_C_R)       -0.429    22.247    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[5]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                         -11.865    
  -------------------------------------------------------------------
                         slack                                 10.382    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_StatusReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 3.025ns (33.296%)  route 6.060ns (66.704%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.670     2.978    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X19Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[3]/Q
                         net (fo=5, routed)           0.824     4.258    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg_n_0_[3]
    SLICE_X19Y37         LUT4 (Prop_lut4_I0_O)        0.152     4.410 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6/O
                         net (fo=2, routed)           0.604     5.014    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_6_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.320     5.334 f  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5/O
                         net (fo=5, routed)           0.431     5.766    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_5_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.326     6.092 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=20, routed)          1.060     7.151    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]_0
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.152     7.303 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5/O
                         net (fo=3, routed)           0.897     8.201    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Cmd_Cnt[2]_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.326     8.527 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25/O
                         net (fo=1, routed)           0.000     8.527    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_25_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.040 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.040    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_16_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.157 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.157    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_9_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.386 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=6, routed)           0.945    10.331    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START1
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.310    10.641 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_i_3/O
                         net (fo=21, routed)          0.806    11.447    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/slv_reg0_reg[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.571 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1/O
                         net (fo=7, routed)           0.492    12.063    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0
    SLICE_X18Y38         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_StatusReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.497    22.690    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X18Y38         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_StatusReg_reg[4]/C
                         clock pessimism              0.265    22.954    
                         clock uncertainty           -0.302    22.652    
    SLICE_X18Y38         FDRE (Setup_fdre_C_CE)      -0.205    22.447    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_StatusReg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.447    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                 10.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.967%)  route 0.201ns (49.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.565     0.906    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y51          FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.201     1.271    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[58]
    SLICE_X6Y48          LUT6 (Prop_lut6_I1_O)        0.045     1.316 r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.000     1.316    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X6Y48          FDRE                                         r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.835     1.205    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y48          FDRE                                         r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.121     1.297    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.158%)  route 0.200ns (48.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.584     0.925    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.200     1.288    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[25]
    SLICE_X1Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.333 r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.333    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X1Y50          FDRE                                         r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.851     1.221    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y50          FDRE                                         r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.566     0.907    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y45          FDRE                                         r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.110     1.158    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X8Y45          SRLC32E                                      r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.834     1.204    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.794%)  route 0.270ns (59.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.557     0.898    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X22Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next_reg[5]/Q
                         net (fo=6, routed)           0.270     1.308    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next_reg_n_0_[5]
    SLICE_X20Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.353 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_3/O
                         net (fo=1, routed)           0.000     1.353    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]
    SLICE_X20Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.826     1.196    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X20Y37         FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next_reg[7]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.121     1.283    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.148%)  route 0.249ns (63.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.584     0.925    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.249     1.315    DEMO_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.893     1.263    DEMO_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    DEMO_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.584     0.925    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.263    DEMO_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.893     1.263    DEMO_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    DEMO_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.566     0.907    DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y45          FDRE                                         r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.145     1.193    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X6Y44          SRLC32E                                      r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.834     1.204    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y44          SRLC32E                                      r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X6Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.394%)  route 0.257ns (64.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.584     0.925    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.257     1.323    DEMO_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.893     1.263    DEMO_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    DEMO_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.394%)  route 0.257ns (64.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.584     0.925    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.257     1.323    DEMO_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.893     1.263    DEMO_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  DEMO_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    DEMO_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.320ns (64.704%)  route 0.175ns (35.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.567     0.908    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y49          FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     1.056 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q
                         net (fo=1, routed)           0.175     1.230    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[29]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.099     1.329 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.000     1.329    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[29]_i_2_n_0
    SLICE_X8Y50          MUXF7 (Prop_muxf7_I0_O)      0.073     1.402 r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.402    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X8Y50          FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.834     1.204    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.309    DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X11Y40   DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y38   DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y38   DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y38   DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y40   DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y40   DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y40   DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y40   DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X14Y41   DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45    DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DEMO_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.208ns  (logic 0.124ns (5.617%)  route 2.084ns (94.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  DEMO_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.084     2.084    DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.208 r  DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.208    DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y34         FDRE                                         r  DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.489     2.681    DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y34         FDRE                                         r  DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DEMO_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.045ns (4.759%)  route 0.901ns (95.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  DEMO_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.901     0.901    DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.946    DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y34         FDRE                                         r  DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.822     1.192    DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y34         FDRE                                         r  DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.237ns  (logic 4.055ns (56.038%)  route 3.181ns (43.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.671     2.979    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y39         FDRE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/Q
                         net (fo=1, routed)           3.181     6.678    o_LED_0_OBUF[6]
    T20                  OBUF (Prop_obuf_I_O)         3.537    10.216 r  o_LED_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.216    o_LED_0[6]
    T20                                                               r  o_LED_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.067ns (57.209%)  route 3.042ns (42.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.671     2.979    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[4]/Q
                         net (fo=1, routed)           3.042     6.539    o_LED_0_OBUF[4]
    P20                  OBUF (Prop_obuf_I_O)         3.549    10.088 r  o_LED_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.088    o_LED_0[4]
    P20                                                               r  o_LED_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 4.067ns (57.369%)  route 3.022ns (42.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.671     2.979    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[5]/Q
                         net (fo=1, routed)           3.022     6.519    o_LED_0_OBUF[5]
    N20                  OBUF (Prop_obuf_I_O)         3.549    10.068 r  o_LED_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.068    o_LED_0[5]
    N20                                                               r  o_LED_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 4.065ns (57.354%)  route 3.022ns (42.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.671     2.979    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y40         FDSE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDSE (Prop_fdse_C_Q)         0.518     3.497 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/Q
                         net (fo=1, routed)           3.022     6.519    o_LED_0_OBUF[7]
    N18                  OBUF (Prop_obuf_I_O)         3.547    10.066 r  o_LED_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.066    o_LED_0[7]
    N18                                                               r  o_LED_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 4.062ns (59.968%)  route 2.711ns (40.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.671     2.979    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X21Y40         FDSE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDSE (Prop_fdse_C_Q)         0.456     3.435 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/Q
                         net (fo=1, routed)           2.711     6.146    o_LED_0_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         3.606     9.752 r  o_LED_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.752    o_LED_0[2]
    U12                                                               r  o_LED_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 4.115ns (61.435%)  route 2.583ns (38.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.671     2.979    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/Q
                         net (fo=1, routed)           2.583     6.080    o_LED_0_OBUF[3]
    T12                  OBUF (Prop_obuf_I_O)         3.597     9.676 r  o_LED_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.676    o_LED_0[3]
    T12                                                               r  o_LED_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 4.043ns (61.429%)  route 2.539ns (38.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.671     2.979    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X21Y40         FDSE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDSE (Prop_fdse_C_Q)         0.456     3.435 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/Q
                         net (fo=1, routed)           2.539     5.974    o_LED_0_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.587     9.561 r  o_LED_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.561    o_LED_0[1]
    V12                                                               r  o_LED_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 4.050ns (61.560%)  route 2.529ns (38.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        1.671     2.979    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X21Y40         FDSE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDSE (Prop_fdse_C_Q)         0.456     3.435 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/Q
                         net (fo=1, routed)           2.529     5.964    o_LED_0_OBUF[0]
    W13                  OBUF (Prop_obuf_I_O)         3.594     9.558 r  o_LED_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.558    o_LED_0[0]
    W13                                                               r  o_LED_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.429ns (65.162%)  route 0.764ns (34.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.559     0.900    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X21Y40         FDSE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDSE (Prop_fdse_C_Q)         0.141     1.041 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/Q
                         net (fo=1, routed)           0.764     1.804    o_LED_0_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.288     3.092 r  o_LED_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.092    o_LED_0[1]
    V12                                                               r  o_LED_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.435ns (65.175%)  route 0.767ns (34.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.559     0.900    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X21Y40         FDSE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDSE (Prop_fdse_C_Q)         0.141     1.041 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/Q
                         net (fo=1, routed)           0.767     1.807    o_LED_0_OBUF[0]
    W13                  OBUF (Prop_obuf_I_O)         1.294     3.102 r  o_LED_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.102    o_LED_0[0]
    W13                                                               r  o_LED_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.461ns (64.790%)  route 0.794ns (35.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.559     0.900    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/Q
                         net (fo=1, routed)           0.794     1.857    o_LED_0_OBUF[3]
    T12                  OBUF (Prop_obuf_I_O)         1.297     3.154 r  o_LED_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.154    o_LED_0[3]
    T12                                                               r  o_LED_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.447ns (63.257%)  route 0.840ns (36.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.559     0.900    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X21Y40         FDSE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDSE (Prop_fdse_C_Q)         0.141     1.041 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/Q
                         net (fo=1, routed)           0.840     1.881    o_LED_0_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         1.306     3.187 r  o_LED_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.187    o_LED_0[2]
    U12                                                               r  o_LED_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.412ns (58.209%)  route 1.013ns (41.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.559     0.900    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y40         FDSE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDSE (Prop_fdse_C_Q)         0.164     1.064 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/Q
                         net (fo=1, routed)           1.013     2.077    o_LED_0_OBUF[7]
    N18                  OBUF (Prop_obuf_I_O)         1.248     3.325 r  o_LED_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.325    o_LED_0[7]
    N18                                                               r  o_LED_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.414ns (58.228%)  route 1.014ns (41.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.559     0.900    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[5]/Q
                         net (fo=1, routed)           1.014     2.078    o_LED_0_OBUF[5]
    N20                  OBUF (Prop_obuf_I_O)         1.250     3.327 r  o_LED_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.327    o_LED_0[5]
    N20                                                               r  o_LED_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.414ns (58.207%)  route 1.015ns (41.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.559     0.900    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[4]/Q
                         net (fo=1, routed)           1.015     2.078    o_LED_0_OBUF[4]
    P20                  OBUF (Prop_obuf_I_O)         1.250     3.328 r  o_LED_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.328    o_LED_0[4]
    P20                                                               r  o_LED_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_LED_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.402ns (56.800%)  route 1.066ns (43.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DEMO_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    DEMO_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1220, routed)        0.558     0.899    DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X20Y39         FDRE                                         r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/Q
                         net (fo=1, routed)           1.066     2.129    o_LED_0_OBUF[6]
    T20                  OBUF (Prop_obuf_I_O)         1.238     3.367 r  o_LED_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.367    o_LED_0[6]
    T20                                                               r  o_LED_0[6] (OUT)
  -------------------------------------------------------------------    -------------------





