Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5104bd8cd0af4c808f400eeb95642b5d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_smux_behav xil_defaultlib.test_smux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alvin/smux/smux.srcs/sources_1/new/smux.v" Line 23. Module smux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Alvin/smux/smux.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Alvin/smux/smux.srcs/sources_1/new/smux.v" Line 23. Module smux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Alvin/smux/smux.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.smux
Compiling module xil_defaultlib.test_smux
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_smux_behav
