LIBRARY ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity CON_FF is
Port ( 
		IR : in std_logic_vector (31 downto 0);
		CONin : in std_logic;
		CONout : out std_logic
		);
end entity;
Architecture CON_FF_arch of CON_FF is
SIGNAL Branch : std_logic_vector (1 downto 0);
begin

Branch <= IR(1 downto 0);

CONout <= '0' when 

end Architecture;