<root><simulation><result_generated_time />2023-05-17 20:16:01<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2), ('OY', 25)], [('K', 4), ('OX', 150), ('C', 4), ('OY', 6)], []]<I />[[('K', 4), ('C', 2), ('OY', 25), ('K', 4)], [('OX', 150), ('C', 4)], [('OY', 6)]]<O />[[('K', 4), ('C', 2)], [('OY', 25), ('K', 4), ('OX', 150), ('C', 4)], [('OY', 6)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 900, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [8.0, 2, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 65536, 65536], 'I': [400, 1920000, 11520000], 'O': [32, 3840000, 23040000], 'O_partial': [32, 3840000, 0], 'O_final': [0, 0, 23040000]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [0.78, 0.23, 0.0], 'O': [0.06, 0.46, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.69, 0.0], 'I': [0.78, 0.69, 0.0], 'O': [0.06, 0.69, 0.0]}<effective_mem_size_bit />{'W': [64, 65536, 65536], 'I': [400, 480000, 11520000], 'O': [32, 3840000, 3840000], 'O_partial': [32, 3840000, 0], 'O_final': [0, 0, 3840000]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[184320000, 7372800], [7372800, 8192], [8192, 0]]<I />[[22886656, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(20160000, 23040000), (11520000, 8640000)], [(8640000, 11520000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(20160000, 23040000), (11520000, 8640000)], [(8640000, 11520000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[23040000, 921600], [460800, 512], [32, 0]]<I />[[2860832, 715208], [357604, 357604], [22350, 0]]<O />[[(2520000, 2880000), (1440000, 1080000)], [(540000, 720000), (180000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([2520000, 2880000], [1440000, 1080000]), ([540000, 720000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [180000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />0</mac_count></basic_info><energy><total_energy />403045919.4<mem_energy_breakdown><W />[8078.0, 12140.0, 42.6]<I />[1222.0, 17718.2, 29767.2]<O />[2774.3, 35673.7, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />0.0<total />402923520.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9946<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9946<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />2895537<latency_cycle_without_data_loading />2880000<ideal_computing_cycle />2880000<data_loading><load_cycle_total />15537<load_cycle_individual />{'W': [32, 512, 0], 'I': [25, 15000, 0]}<load_cycle_combined />{'W': 512, 'I': 15000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-2879999], [-2865401, -2419032], [-2880000, -2880000]], 'I': [[-2879999], [-698206, -629825], [-2325000, -2395310]], 'O': [[-2880000], [-2880000, -2160000], [-2700000, -2868750]]}<mem_stall_cycle_shared />{'W': [[-2879999], [-2865401, 0], [0, 0]], 'I': [[-2879999], [-698206, 0], [0, 0]], 'O': [[-2880000], [-2880000, -2160000], [-2700000, -2868750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 65536, 65536], 'I': [400, 1920000, 11520000], 'O': [32, 3840000, 23040000], 'O_partial': [32, 3840000, 0], 'O_final': [0, 0, 23040000]}<data_size_each_level_total />{'W': [4096, 65536, 65536], 'I': [3200, 1920000, 11520000], 'O': [256, 3840000, 23040000]}<loop_cycles_each_level />{'W': [200, 2880000, 2880000], 'I': [800, 480000, 2880000], 'O': [8, 480000, 2880000]}<top_ir_loop_size />{'W': [25, 6, 1], 'I': [4, 1, 1], 'O': [2, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [20.5, 0.0], [0.0, 0.0]], 'I': [[8.0, 0.5], [4.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 4.0], [32.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 0.1], [0.1, 0.0]], 'I': [[8.0, 2.0], [16.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 8.0], [64.0, 32.0], [32.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [20.5, 0.0], [0.0, 0]], 'I': [[8.0, 2.0], [16.0, 4.0], [4.0, 0]], 'O': [[8.0, 4.0], [32.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [76.5, 36.0], [4.0, 8.0]], 'I': [[8.0, 2.0], [76.5, 36.0], [4.0, 8.0]], 'O': [[8.0, 4.0], [76.5, 36.0], [4.0, 8.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2880000], [200, 200, 14400], [2880000, 2880000, 1]], 'I': [[1, 1, 2880000], [200, 800, 3600], [480000, 480000, 6]], 'O': [[1, 1, 2880000], [8, 8, 360000], [480000, 480000, 6]]}<trans_time_real />{'W': [[0, 1, 2880000], [[1, 200, 14400], [32, 200, 14400]], [[512, 2880000, 1], [32, 2880000, 1]]], 'I': [[0, 1, 2880000], [[6, 800, 3600], [25, 800, 3600]], [[15000, 480000, 6], [938, 480000, 6]]], 'O': [[0, 1, 2880000], [[0, 8, 360000], [2, 8, 360000]], [[30000, 480000, 6], [1875, 480000, 6]]]}<single_stall_cycle />{'W': [[-1], [-199, -168], [-2879488, -2879968]], 'I': [[-1], [-194, -175], [-465000, -479062]], 'O': [[-1], [-8, -6], [-450000, -478125]]}<single_stall_count />{'W': [2879999, 14399, 0], 'I': [2879999, 3599, 5], 'O': [2880000, 360000, 6]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [75000, 0], 'O': [180000, 0]}, 1: {'W': [460768, 0], 'I': [89975, 75000], 'O': [720000, 180000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2805000, -2880000], [-2700000, -2880000]], 1: [[-1609257, -2805000], [-2160000, -2700000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3</simulation></root>