{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558507005389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558507005390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 14:36:45 2019 " "Processing started: Wed May 22 14:36:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558507005390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558507005390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwach -c stopwach " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwach -c stopwach" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558507005390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1558507006397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwach.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwach.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwach " "Found entity 1: stopwach" {  } { { "stopwach.bdf" "" { Schematic "F:/My_FPGA_Design/stopwach/stopwach.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558507006512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558507006512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mstopwach.v 2 2 " "Found 2 design units, including 2 entities, in source file mstopwach.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_01 " "Found entity 1: stopwatch_01" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558507006525 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558507006525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558507006525 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.v " "Can't analyze file -- file test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558507006544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/My_FPGA_Design/stopwach/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558507006552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558507006552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "F:/My_FPGA_Design/stopwach/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558507006558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558507006558 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed mstopwach.v(215) " "Verilog HDL Port Declaration warning at mstopwach.v(215): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 215 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1558507006559 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments mstopwach.v(214) " "HDL info at mstopwach.v(214): see declaration for object \"ledsegments\"" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 214 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558507006559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwach " "Elaborating entity \"stopwach\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558507006613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch_01 stopwatch_01:inst " "Elaborating entity \"stopwatch_01\" for hierarchy \"stopwatch_01:inst\"" {  } { { "stopwach.bdf" "inst" { Schematic "F:/My_FPGA_Design/stopwach/stopwach.bdf" { { 200 816 1032 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558507006616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mstopwach.v(113) " "Verilog HDL assignment warning at mstopwach.v(113): truncated value with size 32 to match size of target (4)" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558507006620 "|stopwach|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mstopwach.v(114) " "Verilog HDL assignment warning at mstopwach.v(114): truncated value with size 32 to match size of target (4)" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558507006620 "|stopwach|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mstopwach.v(115) " "Verilog HDL assignment warning at mstopwach.v(115): truncated value with size 32 to match size of target (4)" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558507006620 "|stopwach|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mstopwach.v(116) " "Verilog HDL assignment warning at mstopwach.v(116): truncated value with size 32 to match size of target (4)" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558507006620 "|stopwach|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mstopwach.v(117) " "Verilog HDL assignment warning at mstopwach.v(117): truncated value with size 32 to match size of target (4)" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558507006620 "|stopwach|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mstopwach.v(118) " "Verilog HDL assignment warning at mstopwach.v(118): truncated value with size 32 to match size of target (4)" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558507006620 "|stopwach|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0 mstopwach.v(34) " "Output port \"led0\" at mstopwach.v(34) has no driver" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1558507006620 "|stopwach|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1 mstopwach.v(34) " "Output port \"led1\" at mstopwach.v(34) has no driver" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1558507006621 "|stopwach|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2 mstopwach.v(34) " "Output port \"led2\" at mstopwach.v(34) has no driver" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1558507006621 "|stopwach|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 mstopwach.v(34) " "Output port \"led3\" at mstopwach.v(34) has no driver" {  } { { "mstopwach.v" "" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1558507006621 "|stopwach|stopwatch_01:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg stopwatch_01:inst\|sevenseg:LED8_minute_display_high " "Elaborating entity \"sevenseg\" for hierarchy \"stopwatch_01:inst\|sevenseg:LED8_minute_display_high\"" {  } { { "mstopwach.v" "LED8_minute_display_high" { Text "F:/My_FPGA_Design/stopwach/mstopwach.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558507006622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1558507007823 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll " "Ignored assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1558507008136 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1558507008136 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1558507008136 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1558507008136 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1558507008136 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1558507008136 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1558507008136 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 " "Ignored assignments for entity \"pll_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_0002 -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_0002 -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1558507008136 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_0002 -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_0002 -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1558507008136 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_0002 -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_0002 -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1558507008136 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1558507008136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558507008329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558507008329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "490 " "Implemented 490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558507008425 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558507008425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558507008425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558507008425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558507008489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 14:36:48 2019 " "Processing ended: Wed May 22 14:36:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558507008489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558507008489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558507008489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558507008489 ""}
