{
  "module_name": "at91sam9n12.c",
  "hash_id": "e4e00342ae29d4769cb1278c664dd122769c2714bbee44cf02cd725ad96ff684",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/at91/at91sam9n12.c",
  "human_readable_source": "\n#include <linux/clk-provider.h>\n#include <linux/mfd/syscon.h>\n#include <linux/slab.h>\n\n#include <dt-bindings/clock/at91.h>\n\n#include \"pmc.h\"\n\nstatic DEFINE_SPINLOCK(at91sam9n12_mck_lock);\n\nstatic const struct clk_master_characteristics mck_characteristics = {\n\t.output = { .min = 0, .max = 133333333 },\n\t.divisors = { 1, 2, 4, 3 },\n\t.have_div3_pres = 1,\n};\n\nstatic u8 plla_out[] = { 0, 1, 2, 3, 0, 1, 2, 3 };\n\nstatic u16 plla_icpll[] = { 0, 0, 0, 0, 1, 1, 1, 1 };\n\nstatic const struct clk_range plla_outputs[] = {\n\t{ .min = 745000000, .max = 800000000 },\n\t{ .min = 695000000, .max = 750000000 },\n\t{ .min = 645000000, .max = 700000000 },\n\t{ .min = 595000000, .max = 650000000 },\n\t{ .min = 545000000, .max = 600000000 },\n\t{ .min = 495000000, .max = 555000000 },\n\t{ .min = 445000000, .max = 500000000 },\n\t{ .min = 400000000, .max = 450000000 },\n};\n\nstatic const struct clk_pll_characteristics plla_characteristics = {\n\t.input = { .min = 2000000, .max = 32000000 },\n\t.num_output = ARRAY_SIZE(plla_outputs),\n\t.output = plla_outputs,\n\t.icpll = plla_icpll,\n\t.out = plla_out,\n};\n\nstatic u8 pllb_out[] = { 0 };\n\nstatic const struct clk_range pllb_outputs[] = {\n\t{ .min = 30000000, .max = 100000000 },\n};\n\nstatic const struct clk_pll_characteristics pllb_characteristics = {\n\t.input = { .min = 2000000, .max = 32000000 },\n\t.num_output = ARRAY_SIZE(pllb_outputs),\n\t.output = pllb_outputs,\n\t.out = pllb_out,\n};\n\nstatic const struct {\n\tchar *n;\n\tchar *p;\n\tunsigned long flags;\n\tu8 id;\n} at91sam9n12_systemck[] = {\n\t \n\t{ .n = \"ddrck\", .p = \"masterck_div\", .id = 2, .flags = CLK_IS_CRITICAL },\n\t{ .n = \"lcdck\", .p = \"masterck_div\", .id = 3 },\n\t{ .n = \"uhpck\", .p = \"usbck\",        .id = 6 },\n\t{ .n = \"udpck\", .p = \"usbck\",        .id = 7 },\n\t{ .n = \"pck0\",  .p = \"prog0\",        .id = 8 },\n\t{ .n = \"pck1\",  .p = \"prog1\",        .id = 9 },\n};\n\nstatic const struct clk_pcr_layout at91sam9n12_pcr_layout = {\n\t.offset = 0x10c,\n\t.cmd = BIT(12),\n\t.pid_mask = GENMASK(5, 0),\n\t.div_mask = GENMASK(17, 16),\n};\n\nstruct pck {\n\tchar *n;\n\tu8 id;\n};\n\nstatic const struct pck at91sam9n12_periphck[] = {\n\t{ .n = \"pioAB_clk\",  .id = 2, },\n\t{ .n = \"pioCD_clk\",  .id = 3, },\n\t{ .n = \"fuse_clk\",   .id = 4, },\n\t{ .n = \"usart0_clk\", .id = 5, },\n\t{ .n = \"usart1_clk\", .id = 6, },\n\t{ .n = \"usart2_clk\", .id = 7, },\n\t{ .n = \"usart3_clk\", .id = 8, },\n\t{ .n = \"twi0_clk\",   .id = 9, },\n\t{ .n = \"twi1_clk\",   .id = 10, },\n\t{ .n = \"mci0_clk\",   .id = 12, },\n\t{ .n = \"spi0_clk\",   .id = 13, },\n\t{ .n = \"spi1_clk\",   .id = 14, },\n\t{ .n = \"uart0_clk\",  .id = 15, },\n\t{ .n = \"uart1_clk\",  .id = 16, },\n\t{ .n = \"tcb_clk\",    .id = 17, },\n\t{ .n = \"pwm_clk\",    .id = 18, },\n\t{ .n = \"adc_clk\",    .id = 19, },\n\t{ .n = \"dma0_clk\",   .id = 20, },\n\t{ .n = \"uhphs_clk\",  .id = 22, },\n\t{ .n = \"udphs_clk\",  .id = 23, },\n\t{ .n = \"lcdc_clk\",   .id = 25, },\n\t{ .n = \"sha_clk\",    .id = 27, },\n\t{ .n = \"ssc0_clk\",   .id = 28, },\n\t{ .n = \"aes_clk\",    .id = 29, },\n\t{ .n = \"trng_clk\",   .id = 30, },\n};\n\nstatic void __init at91sam9n12_pmc_setup(struct device_node *np)\n{\n\tstruct clk_range range = CLK_RANGE(0, 0);\n\tconst char *slck_name, *mainxtal_name;\n\tstruct pmc_data *at91sam9n12_pmc;\n\tconst char *parent_names[6];\n\tstruct regmap *regmap;\n\tstruct clk_hw *hw;\n\tint i;\n\tbool bypass;\n\n\ti = of_property_match_string(np, \"clock-names\", \"slow_clk\");\n\tif (i < 0)\n\t\treturn;\n\n\tslck_name = of_clk_get_parent_name(np, i);\n\n\ti = of_property_match_string(np, \"clock-names\", \"main_xtal\");\n\tif (i < 0)\n\t\treturn;\n\tmainxtal_name = of_clk_get_parent_name(np, i);\n\n\tregmap = device_node_to_regmap(np);\n\tif (IS_ERR(regmap))\n\t\treturn;\n\n\tat91sam9n12_pmc = pmc_data_allocate(PMC_PLLBCK + 1,\n\t\t\t\t\t   nck(at91sam9n12_systemck), 31, 0, 2);\n\tif (!at91sam9n12_pmc)\n\t\treturn;\n\n\thw = at91_clk_register_main_rc_osc(regmap, \"main_rc_osc\", 12000000,\n\t\t\t\t\t   50000000);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tbypass = of_property_read_bool(np, \"atmel,osc-bypass\");\n\n\thw = at91_clk_register_main_osc(regmap, \"main_osc\", mainxtal_name, NULL,\n\t\t\t\t\tbypass);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tparent_names[0] = \"main_rc_osc\";\n\tparent_names[1] = \"main_osc\";\n\thw = at91_clk_register_sam9x5_main(regmap, \"mainck\", parent_names, NULL, 2);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91sam9n12_pmc->chws[PMC_MAIN] = hw;\n\n\thw = at91_clk_register_pll(regmap, \"pllack\", \"mainck\", 0,\n\t\t\t\t   &at91rm9200_pll_layout, &plla_characteristics);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\thw = at91_clk_register_plldiv(regmap, \"plladivck\", \"pllack\");\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91sam9n12_pmc->chws[PMC_PLLACK] = hw;\n\n\thw = at91_clk_register_pll(regmap, \"pllbck\", \"mainck\", 1,\n\t\t\t\t   &at91rm9200_pll_layout, &pllb_characteristics);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91sam9n12_pmc->chws[PMC_PLLBCK] = hw;\n\n\tparent_names[0] = slck_name;\n\tparent_names[1] = \"mainck\";\n\tparent_names[2] = \"plladivck\";\n\tparent_names[3] = \"pllbck\";\n\thw = at91_clk_register_master_pres(regmap, \"masterck_pres\", 4,\n\t\t\t\t\t   parent_names, NULL,\n\t\t\t\t\t   &at91sam9x5_master_layout,\n\t\t\t\t\t   &mck_characteristics,\n\t\t\t\t\t   &at91sam9n12_mck_lock);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\thw = at91_clk_register_master_div(regmap, \"masterck_div\",\n\t\t\t\t\t  \"masterck_pres\", NULL,\n\t\t\t\t\t  &at91sam9x5_master_layout,\n\t\t\t\t\t  &mck_characteristics,\n\t\t\t\t\t  &at91sam9n12_mck_lock,\n\t\t\t\t\t  CLK_SET_RATE_GATE, 0);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91sam9n12_pmc->chws[PMC_MCK] = hw;\n\n\thw = at91sam9n12_clk_register_usb(regmap, \"usbck\", \"pllbck\");\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tparent_names[0] = slck_name;\n\tparent_names[1] = \"mainck\";\n\tparent_names[2] = \"plladivck\";\n\tparent_names[3] = \"pllbck\";\n\tparent_names[4] = \"masterck_div\";\n\tfor (i = 0; i < 2; i++) {\n\t\tchar name[6];\n\n\t\tsnprintf(name, sizeof(name), \"prog%d\", i);\n\n\t\thw = at91_clk_register_programmable(regmap, name,\n\t\t\t\t\t\t    parent_names, NULL, 5, i,\n\t\t\t\t\t\t    &at91sam9x5_programmable_layout,\n\t\t\t\t\t\t    NULL);\n\t\tif (IS_ERR(hw))\n\t\t\tgoto err_free;\n\n\t\tat91sam9n12_pmc->pchws[i] = hw;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(at91sam9n12_systemck); i++) {\n\t\thw = at91_clk_register_system(regmap, at91sam9n12_systemck[i].n,\n\t\t\t\t\t      at91sam9n12_systemck[i].p, NULL,\n\t\t\t\t\t      at91sam9n12_systemck[i].id,\n\t\t\t\t\t      at91sam9n12_systemck[i].flags);\n\t\tif (IS_ERR(hw))\n\t\t\tgoto err_free;\n\n\t\tat91sam9n12_pmc->shws[at91sam9n12_systemck[i].id] = hw;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(at91sam9n12_periphck); i++) {\n\t\thw = at91_clk_register_sam9x5_peripheral(regmap, &pmc_pcr_lock,\n\t\t\t\t\t\t\t &at91sam9n12_pcr_layout,\n\t\t\t\t\t\t\t at91sam9n12_periphck[i].n,\n\t\t\t\t\t\t\t \"masterck_div\", NULL,\n\t\t\t\t\t\t\t at91sam9n12_periphck[i].id,\n\t\t\t\t\t\t\t &range, INT_MIN, 0);\n\t\tif (IS_ERR(hw))\n\t\t\tgoto err_free;\n\n\t\tat91sam9n12_pmc->phws[at91sam9n12_periphck[i].id] = hw;\n\t}\n\n\tof_clk_add_hw_provider(np, of_clk_hw_pmc_get, at91sam9n12_pmc);\n\n\treturn;\n\nerr_free:\n\tkfree(at91sam9n12_pmc);\n}\n \nCLK_OF_DECLARE(at91sam9n12_pmc, \"atmel,at91sam9n12-pmc\", at91sam9n12_pmc_setup);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}