strict digraph "" {
	node [label="\N"];
	"880:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f55d3d0a310>",
		fillcolor=lightcyan,
		label="880:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"880:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b234b510>",
		fillcolor=cadetblue,
		label="880:BS
data_pid = { ~4'b1011, 4'b1011 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b234b510>]",
		style=filled,
		typ=BlockingSubstitution];
	"880:CA" -> "880:BS"	 [cond="[]",
		lineno=None];
	"878:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f55d3d0e490>",
		fillcolor=linen,
		label="878:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"878:CS" -> "880:CA"	 [cond="['data_pid_sel']",
		label=data_pid_sel,
		lineno=878];
	"882:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f55d3d0ead0>",
		fillcolor=lightcyan,
		label="882:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"878:CS" -> "882:CA"	 [cond="['data_pid_sel']",
		label=data_pid_sel,
		lineno=878];
	"879:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f55d3d0e550>",
		fillcolor=lightcyan,
		label="879:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"878:CS" -> "879:CA"	 [cond="['data_pid_sel']",
		label=data_pid_sel,
		lineno=878];
	"881:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f55d3d0e810>",
		fillcolor=lightcyan,
		label="881:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"878:CS" -> "881:CA"	 [cond="['data_pid_sel']",
		label=data_pid_sel,
		lineno=878];
	"882:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0eb10>",
		fillcolor=cadetblue,
		label="882:BS
data_pid = { ~4'b1111, 4'b1111 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0eb10>]",
		style=filled,
		typ=BlockingSubstitution];
	"882:CA" -> "882:BS"	 [cond="[]",
		lineno=None];
	"879:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0e610>",
		fillcolor=cadetblue,
		label="879:BS
data_pid = { ~4'b0011, 4'b0011 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0e610>]",
		style=filled,
		typ=BlockingSubstitution];
	"879:CA" -> "879:BS"	 [cond="[]",
		lineno=None];
	"877:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f55d3d0ed50>",
		clk_sens=False,
		fillcolor=gold,
		label="877:AL",
		sens="['data_pid_sel']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data_pid_sel']"];
	"877:AL" -> "878:CS"	 [cond="[]",
		lineno=None];
	"881:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0e8d0>",
		fillcolor=cadetblue,
		label="881:BS
data_pid = { ~4'b0111, 4'b0111 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0e8d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_877:AL"	 [def_var="['data_pid']",
		label="Leaf_877:AL"];
	"881:BS" -> "Leaf_877:AL"	 [cond="[]",
		lineno=None];
	"880:BS" -> "Leaf_877:AL"	 [cond="[]",
		lineno=None];
	"879:BS" -> "Leaf_877:AL"	 [cond="[]",
		lineno=None];
	"882:BS" -> "Leaf_877:AL"	 [cond="[]",
		lineno=None];
	"881:CA" -> "881:BS"	 [cond="[]",
		lineno=None];
}
