# Verilog Examples For Xilinx Spartan 6 FPGA Board

## Examples
<ol>
<li><strong>And Gate</strong>: AND Gate which input connected to SW0 and SW1 and output connected to LD0.</li>
<li><strong>4-bit Counter</strong>: 4-bit 1 secondounter shows counts on LD0 to LD3.</li>
</ol> 