Warning (10037): Verilog HDL or VHDL warning at sdram_ctrl_wrapper.v(316): conditional expression evaluates to a constant File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at sdram_ctrl_wrapper.v(326): conditional expression evaluates to a constant File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at sdram_ctrl_wrapper.v(336): conditional expression evaluates to a constant File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at sdram_ctrl_wrapper.v(680): conditional expression evaluates to a constant File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_ctrl_wrapper.v Line: 680
Warning (10036): Verilog HDL or VHDL warning at sdram_interface.vhdl(190): object "fifo_be8_data_in" assigned a value but never read File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl Line: 190
Warning (10541): VHDL Signal Declaration warning at sdram_interface.vhdl(193): used implicit default value for signal "fifo_be8_data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Euge/Desktop/FPGA-Labor/Versuch08/vhdl/sdram_interface.vhdl Line: 193
