// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="levmarq_levmarq,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.956143,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2295,HLS_SYN_LUT=2230,HLS_VERSION=2023_2}" *)

module levmarq (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dummy,
        ny,
        dysq_address0,
        dysq_ce0,
        dysq_q0,
        npar,
        g_address0,
        g_ce0,
        g_we0,
        g_d0,
        g_q0,
        d_address0,
        d_ce0,
        d_we0,
        d_d0,
        d_q0,
        y_address0,
        y_ce0,
        y_q0,
        h_address0,
        h_ce0,
        h_we0,
        h_d0,
        h_address1,
        h_ce1,
        h_q1
);

parameter    ap_ST_fsm_state1 = 86'd1;
parameter    ap_ST_fsm_state2 = 86'd2;
parameter    ap_ST_fsm_state3 = 86'd4;
parameter    ap_ST_fsm_state4 = 86'd8;
parameter    ap_ST_fsm_state5 = 86'd16;
parameter    ap_ST_fsm_state6 = 86'd32;
parameter    ap_ST_fsm_state7 = 86'd64;
parameter    ap_ST_fsm_state8 = 86'd128;
parameter    ap_ST_fsm_state9 = 86'd256;
parameter    ap_ST_fsm_state10 = 86'd512;
parameter    ap_ST_fsm_state11 = 86'd1024;
parameter    ap_ST_fsm_state12 = 86'd2048;
parameter    ap_ST_fsm_state13 = 86'd4096;
parameter    ap_ST_fsm_state14 = 86'd8192;
parameter    ap_ST_fsm_state15 = 86'd16384;
parameter    ap_ST_fsm_state16 = 86'd32768;
parameter    ap_ST_fsm_state17 = 86'd65536;
parameter    ap_ST_fsm_state18 = 86'd131072;
parameter    ap_ST_fsm_state19 = 86'd262144;
parameter    ap_ST_fsm_state20 = 86'd524288;
parameter    ap_ST_fsm_state21 = 86'd1048576;
parameter    ap_ST_fsm_state22 = 86'd2097152;
parameter    ap_ST_fsm_state23 = 86'd4194304;
parameter    ap_ST_fsm_state24 = 86'd8388608;
parameter    ap_ST_fsm_state25 = 86'd16777216;
parameter    ap_ST_fsm_state26 = 86'd33554432;
parameter    ap_ST_fsm_state27 = 86'd67108864;
parameter    ap_ST_fsm_state28 = 86'd134217728;
parameter    ap_ST_fsm_state29 = 86'd268435456;
parameter    ap_ST_fsm_state30 = 86'd536870912;
parameter    ap_ST_fsm_state31 = 86'd1073741824;
parameter    ap_ST_fsm_state32 = 86'd2147483648;
parameter    ap_ST_fsm_state33 = 86'd4294967296;
parameter    ap_ST_fsm_state34 = 86'd8589934592;
parameter    ap_ST_fsm_state35 = 86'd17179869184;
parameter    ap_ST_fsm_state36 = 86'd34359738368;
parameter    ap_ST_fsm_state37 = 86'd68719476736;
parameter    ap_ST_fsm_state38 = 86'd137438953472;
parameter    ap_ST_fsm_state39 = 86'd274877906944;
parameter    ap_ST_fsm_state40 = 86'd549755813888;
parameter    ap_ST_fsm_state41 = 86'd1099511627776;
parameter    ap_ST_fsm_state42 = 86'd2199023255552;
parameter    ap_ST_fsm_state43 = 86'd4398046511104;
parameter    ap_ST_fsm_state44 = 86'd8796093022208;
parameter    ap_ST_fsm_state45 = 86'd17592186044416;
parameter    ap_ST_fsm_state46 = 86'd35184372088832;
parameter    ap_ST_fsm_state47 = 86'd70368744177664;
parameter    ap_ST_fsm_state48 = 86'd140737488355328;
parameter    ap_ST_fsm_state49 = 86'd281474976710656;
parameter    ap_ST_fsm_state50 = 86'd562949953421312;
parameter    ap_ST_fsm_state51 = 86'd1125899906842624;
parameter    ap_ST_fsm_state52 = 86'd2251799813685248;
parameter    ap_ST_fsm_state53 = 86'd4503599627370496;
parameter    ap_ST_fsm_state54 = 86'd9007199254740992;
parameter    ap_ST_fsm_state55 = 86'd18014398509481984;
parameter    ap_ST_fsm_state56 = 86'd36028797018963968;
parameter    ap_ST_fsm_state57 = 86'd72057594037927936;
parameter    ap_ST_fsm_state58 = 86'd144115188075855872;
parameter    ap_ST_fsm_state59 = 86'd288230376151711744;
parameter    ap_ST_fsm_state60 = 86'd576460752303423488;
parameter    ap_ST_fsm_state61 = 86'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 86'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 86'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 86'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 86'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 86'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 86'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 86'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 86'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 86'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 86'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 86'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 86'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 86'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 86'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 86'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 86'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 86'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 86'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 86'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 86'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 86'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 86'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 86'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 86'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 86'd38685626227668133590597632;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] dummy;
input  [31:0] ny;
output  [9:0] dysq_address0;
output   dysq_ce0;
input  [31:0] dysq_q0;
input  [31:0] npar;
output  [6:0] g_address0;
output   g_ce0;
output   g_we0;
output  [31:0] g_d0;
input  [31:0] g_q0;
output  [6:0] d_address0;
output   d_ce0;
output   d_we0;
output  [31:0] d_d0;
input  [31:0] d_q0;
output  [9:0] y_address0;
output   y_ce0;
input  [31:0] y_q0;
output  [13:0] h_address0;
output   h_ce0;
output   h_we0;
output  [31:0] h_d0;
output  [13:0] h_address1;
output   h_ce1;
input  [31:0] h_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dysq_ce0;
reg[6:0] g_address0;
reg g_ce0;
reg g_we0;
reg[31:0] g_d0;
reg d_ce0;
reg d_we0;
reg y_ce0;

(* fsm_encoding = "none" *) reg   [85:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_fu_248_p2;
reg   [31:0] reg_269;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state65;
wire   [31:0] grp_fu_253_p2;
reg   [31:0] reg_276;
wire   [31:0] grp_fu_258_p2;
reg   [31:0] reg_282;
reg   [31:0] reg_288;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state75;
wire   [31:0] grp_fu_222_p2;
reg   [31:0] reg_296;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state64;
wire   [31:0] grp_fu_227_p2;
reg   [31:0] reg_303;
wire   [31:0] grp_fu_232_p2;
reg   [31:0] reg_308;
reg   [31:0] reg_314;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state85;
reg   [31:0] reg_320;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state45;
reg   [31:0] reg_325;
reg   [31:0] reg_330;
reg   [31:0] reg_335;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state47;
wire  signed [6:0] trunc_ln4_fu_340_p1;
reg   [6:0] trunc_ln4_reg_478;
wire   [31:0] zext_ln4_1_fu_352_p1;
wire    ap_CS_fsm_state2;
wire   [30:0] add_ln4_fu_362_p2;
reg   [30:0] add_ln4_reg_510;
wire   [31:0] grp_fu_266_p1;
reg   [31:0] x_assign_reg_515;
wire    ap_CS_fsm_state5;
reg   [31:0] dysq_load_reg_532;
wire    ap_CS_fsm_state60;
reg   [31:0] y_load_reg_537;
wire   [31:0] y_assign_fu_378_p1;
wire   [31:0] weight_fu_387_p1;
reg   [31:0] weight_reg_547;
wire   [7:0] add_ln14_fu_404_p2;
reg   [7:0] add_ln14_reg_556;
wire    ap_CS_fsm_state66;
wire  signed [6:0] trunc_ln15_fu_415_p1;
reg  signed [6:0] trunc_ln15_reg_561;
reg   [6:0] d_addr_reg_571;
wire   [31:0] add_ln14_1_fu_429_p2;
reg   [31:0] add_ln14_1_reg_576;
reg   [31:0] g_load_reg_581;
wire    ap_CS_fsm_state67;
wire   [31:0] x_s_fu_439_p1;
reg   [31:0] x_s_reg_586;
wire    ap_CS_fsm_state68;
wire   [13:0] tmp_1_fu_444_p3;
reg   [13:0] tmp_1_reg_592;
reg   [31:0] d_load_reg_597;
wire   [31:0] bitcast_ln18_fu_452_p1;
wire    ap_CS_fsm_state81;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_done;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_idle;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_ready;
wire   [6:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_g_address0;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_g_ce0;
wire   [13:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_address0;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_ce0;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_we0;
wire   [31:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_d0;
wire   [13:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_address1;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_ce1;
wire   [31:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_din0;
wire   [31:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_din1;
wire   [0:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_opcode;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_ce;
wire   [31:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_253_p_din0;
wire   [31:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_253_p_din1;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_253_p_ce;
wire   [31:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_258_p_din0;
wire   [31:0] grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_258_p_din1;
wire    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_258_p_ce;
reg   [7:0] i_reg_185;
wire    ap_CS_fsm_state86;
reg   [31:0] indvars_iv10_reg_196;
reg    grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start_reg;
wire    ap_CS_fsm_state69;
wire   [63:0] zext_ln4_fu_368_p1;
wire   [63:0] zext_ln15_fu_424_p1;
wire   [0:0] icmp_ln14_fu_399_p2;
wire   [63:0] zext_ln14_fu_410_p1;
reg   [30:0] x_fu_88;
wire   [31:0] bitcast_ln11_fu_373_p1;
wire   [31:0] bitcast_ln12_fu_382_p1;
wire   [31:0] bitcast_ln10_fu_390_p1;
wire    ap_CS_fsm_state79;
reg   [31:0] grp_fu_222_p0;
reg   [31:0] grp_fu_222_p1;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state76;
reg   [31:0] grp_fu_227_p0;
reg   [31:0] grp_fu_227_p1;
reg   [31:0] grp_fu_232_p0;
reg   [31:0] grp_fu_232_p1;
reg   [31:0] grp_fu_248_p0;
reg   [31:0] grp_fu_248_p1;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state72;
reg   [31:0] grp_fu_253_p0;
reg   [31:0] grp_fu_253_p1;
reg   [31:0] grp_fu_258_p0;
reg   [31:0] grp_fu_258_p1;
wire   [31:0] zext_ln14_1_fu_395_p1;
wire  signed [6:0] mul_ln15_fu_419_p0;
wire   [6:0] mul_ln15_fu_419_p2;
reg   [1:0] grp_fu_222_opcode;
reg    grp_fu_222_ce;
reg    grp_fu_248_ce;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state84;
reg    grp_fu_253_ce;
reg    grp_fu_258_ce;
wire   [0:0] icmp_ln4_fu_357_p2;
reg   [85:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 86'd1;
#0 grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start_reg = 1'b0;
#0 x_fu_88 = 31'd0;
end

levmarq_levmarq_Pipeline_VITIS_LOOP_19_3 grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start),
    .ap_done(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_done),
    .ap_idle(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_idle),
    .ap_ready(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_ready),
    .indvars_iv10(indvars_iv10_reg_196),
    .empty(trunc_ln4_reg_478),
    .g_address0(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_g_address0),
    .g_ce0(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_g_ce0),
    .g_q0(g_q0),
    .x_s(x_s_reg_586),
    .weight(weight_reg_547),
    .tmp_1(tmp_1_reg_592),
    .h_address0(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_address0),
    .h_ce0(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_ce0),
    .h_we0(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_we0),
    .h_d0(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_d0),
    .h_address1(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_address1),
    .h_ce1(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_ce1),
    .h_q1(h_q1),
    .grp_fu_222_p_din0(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_din0),
    .grp_fu_222_p_din1(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_din1),
    .grp_fu_222_p_opcode(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_opcode),
    .grp_fu_222_p_dout0(grp_fu_222_p2),
    .grp_fu_222_p_ce(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_ce),
    .grp_fu_253_p_din0(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_253_p_din0),
    .grp_fu_253_p_din1(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_253_p_din1),
    .grp_fu_253_p_dout0(grp_fu_253_p2),
    .grp_fu_253_p_ce(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_253_p_ce),
    .grp_fu_258_p_din0(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_258_p_din0),
    .grp_fu_258_p_din1(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_258_p_din1),
    .grp_fu_258_p_dout0(grp_fu_258_p2),
    .grp_fu_258_p_ce(grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_258_p_ce)
);

levmarq_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_222_p0),
    .din1(grp_fu_222_p1),
    .opcode(grp_fu_222_opcode),
    .ce(grp_fu_222_ce),
    .dout(grp_fu_222_p2)
);

levmarq_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_227_p0),
    .din1(grp_fu_227_p1),
    .ce(1'b1),
    .dout(grp_fu_227_p2)
);

levmarq_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_232_p0),
    .din1(grp_fu_232_p1),
    .ce(1'b1),
    .dout(grp_fu_232_p2)
);

levmarq_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_248_p0),
    .din1(grp_fu_248_p1),
    .ce(grp_fu_248_ce),
    .dout(grp_fu_248_p2)
);

levmarq_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_253_p0),
    .din1(grp_fu_253_p1),
    .ce(grp_fu_253_ce),
    .dout(grp_fu_253_p2)
);

levmarq_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_258_p0),
    .din1(grp_fu_258_p1),
    .ce(grp_fu_258_ce),
    .dout(grp_fu_258_p2)
);

levmarq_sitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_4_no_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln4_1_fu_352_p1),
    .ce(1'b1),
    .dout(grp_fu_266_p1)
);

levmarq_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U18(
    .din0(mul_ln15_fu_419_p0),
    .din1(trunc_ln4_reg_478),
    .dout(mul_ln15_fu_419_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state68)) begin
            grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start_reg <= 1'b1;
        end else if ((grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_ready == 1'b1)) begin
            grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        i_reg_185 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        i_reg_185 <= add_ln14_reg_556;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        indvars_iv10_reg_196 <= 32'd1;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        indvars_iv10_reg_196 <= add_ln14_1_reg_576;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_fu_88 <= 31'd0;
    end else if (((icmp_ln14_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
        x_fu_88 <= add_ln4_reg_510;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        add_ln14_1_reg_576 <= add_ln14_1_fu_429_p2;
        add_ln14_reg_556 <= add_ln14_fu_404_p2;
        d_addr_reg_571 <= zext_ln14_fu_410_p1;
        trunc_ln15_reg_561 <= trunc_ln15_fu_415_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln4_reg_510 <= add_ln4_fu_362_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        d_load_reg_597 <= d_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        dysq_load_reg_532 <= dysq_q0;
        y_load_reg_537 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        g_load_reg_581 <= g_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_269 <= grp_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_276 <= grp_fu_253_p2;
        reg_282 <= grp_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_288 <= grp_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state59))) begin
        reg_296 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state59))) begin
        reg_303 <= grp_fu_227_p2;
        reg_308 <= grp_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_314 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_320 <= grp_fu_248_p2;
        reg_325 <= grp_fu_253_p2;
        reg_330 <= grp_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_335 <= grp_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        tmp_1_reg_592[13 : 7] <= tmp_1_fu_444_p3[13 : 7];
        x_s_reg_586 <= x_s_fu_439_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln4_reg_478 <= trunc_ln4_fu_340_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        weight_reg_547 <= weight_fu_387_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        x_assign_reg_515 <= grp_fu_266_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln4_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln4_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state86))) begin
        d_ce0 = 1'b1;
    end else begin
        d_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        d_we0 = 1'b1;
    end else begin
        d_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        dysq_ce0 = 1'b1;
    end else begin
        dysq_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        g_address0 = zext_ln15_fu_424_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        g_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        g_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        g_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        g_address0 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_g_address0;
    end else begin
        g_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state65))) begin
        g_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        g_ce0 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_g_ce0;
    end else begin
        g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        g_d0 = bitcast_ln10_fu_390_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        g_d0 = bitcast_ln12_fu_382_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        g_d0 = bitcast_ln11_fu_373_p1;
    end else begin
        g_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state65))) begin
        g_we0 = 1'b1;
    end else begin
        g_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_222_ce = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_ce;
    end else begin
        grp_fu_222_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_222_opcode = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_222_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_fu_222_opcode = 2'd0;
    end else begin
        grp_fu_222_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_222_p0 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        grp_fu_222_p0 = bitcast_ln18_fu_452_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_222_p0 = reg_296;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_222_p0 = y_assign_fu_378_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_222_p0 = 32'd1065353216;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_222_p0 = reg_335;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_222_p0 = reg_320;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_222_p0 = reg_288;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_222_p0 = reg_269;
    end else begin
        grp_fu_222_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_222_p1 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_222_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        grp_fu_222_p1 = reg_314;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_222_p1 = reg_288;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_222_p1 = 32'd3181094371;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_222_p1 = reg_296;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_222_p1 = 32'd1060320051;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_222_p1 = 32'd1058642330;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_222_p1 = 32'd1050253722;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_222_p1 = 32'd1045220557;
    end else begin
        grp_fu_222_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_227_p0 = reg_325;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_227_p0 = reg_276;
    end else begin
        grp_fu_227_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_227_p1 = 32'd1060320051;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_227_p1 = 32'd1058642330;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_227_p1 = 32'd1050253722;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_227_p1 = 32'd1045220557;
    end else begin
        grp_fu_227_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_232_p0 = reg_330;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_232_p0 = reg_282;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_232_p1 = 32'd1060320051;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_232_p1 = 32'd1058642330;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_232_p1 = 32'd1050253722;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_232_p1 = 32'd1045220557;
    end else begin
        grp_fu_232_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14) | ((grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_done 
    == 1'b0) & (1'b1 == ap_CS_fsm_state69)))) begin
        grp_fu_248_ce = 1'b0;
    end else begin
        grp_fu_248_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_248_p0 = reg_288;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_fu_248_p0 = reg_269;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_248_p0 = reg_314;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_248_p0 = reg_296;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state56))) begin
        grp_fu_248_p0 = x_assign_reg_515;
    end else begin
        grp_fu_248_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_248_p1 = weight_reg_547;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_fu_248_p1 = x_s_fu_439_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_248_p1 = 32'd1080284938;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_fu_248_p1 = reg_308;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_248_p1 = 32'd3237436457;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_248_p1 = reg_288;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_248_p1 = reg_269;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_248_p1 = 32'd3208810332;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_248_p1 = 32'd3207300383;
    end else begin
        grp_fu_248_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_253_ce = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_253_p_ce;
    end else begin
        grp_fu_253_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_253_p0 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_253_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_253_p0 = reg_303;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_253_p0 = x_assign_reg_515;
    end else begin
        grp_fu_253_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_253_p1 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_253_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_253_p1 = reg_276;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_253_p1 = 32'd3239848182;
    end else begin
        grp_fu_253_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_258_ce = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_258_p_ce;
    end else begin
        grp_fu_258_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_258_p0 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_258_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_258_p0 = reg_308;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_258_p0 = x_assign_reg_515;
    end else begin
        grp_fu_258_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_258_p1 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_grp_fu_258_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_258_p1 = reg_282;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_258_p1 = 32'd3230054482;
    end else begin
        grp_fu_258_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        y_ce0 = 1'b1;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln4_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((icmp_ln14_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln14_1_fu_429_p2 = (indvars_iv10_reg_196 + 32'd1);

assign add_ln14_fu_404_p2 = (i_reg_185 + 8'd1);

assign add_ln4_fu_362_p2 = (x_fu_88 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln10_fu_390_p1 = reg_296;

assign bitcast_ln11_fu_373_p1 = reg_303;

assign bitcast_ln12_fu_382_p1 = reg_269;

assign bitcast_ln18_fu_452_p1 = d_load_reg_597;

assign d_address0 = d_addr_reg_571;

assign d_d0 = reg_314;

assign dysq_address0 = zext_ln4_fu_368_p1;

assign grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start_reg;

assign h_address0 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_address0;

assign h_address1 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_address1;

assign h_ce0 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_ce0;

assign h_ce1 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_ce1;

assign h_d0 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_d0;

assign h_we0 = grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_h_we0;

assign icmp_ln14_fu_399_p2 = (($signed(zext_ln14_1_fu_395_p1) < $signed(npar)) ? 1'b1 : 1'b0);

assign icmp_ln4_fu_357_p2 = (($signed(zext_ln4_1_fu_352_p1) < $signed(ny)) ? 1'b1 : 1'b0);

assign mul_ln15_fu_419_p0 = i_reg_185[6:0];

assign tmp_1_fu_444_p3 = {{trunc_ln15_reg_561}, {7'd0}};

assign trunc_ln15_fu_415_p1 = i_reg_185[6:0];

assign trunc_ln4_fu_340_p1 = dummy[6:0];

assign weight_fu_387_p1 = dysq_load_reg_532;

assign x_s_fu_439_p1 = g_load_reg_581;

assign y_address0 = zext_ln4_fu_368_p1;

assign y_assign_fu_378_p1 = y_load_reg_537;

assign zext_ln14_1_fu_395_p1 = i_reg_185;

assign zext_ln14_fu_410_p1 = i_reg_185;

assign zext_ln15_fu_424_p1 = mul_ln15_fu_419_p2;

assign zext_ln4_1_fu_352_p1 = x_fu_88;

assign zext_ln4_fu_368_p1 = x_fu_88;

always @ (posedge ap_clk) begin
    tmp_1_reg_592[6:0] <= 7'b0000000;
end

endmodule //levmarq
