// Seed: 3329691012
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_19;
  assign module_1.type_7 = 0;
endmodule
module module_1;
  id_1 :
  assert property (@(negedge 1) id_1 - 1 ^ 1)
  else $display(1'b0, id_1);
  reg id_3 = 1'b0;
  reg id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  supply0 id_5;
  assign id_1 = id_1;
  initial begin : LABEL_0
    #(1) begin : LABEL_0
      id_4 <= 1;
    end
    id_4 = 1;
    id_3 = id_4;
  end
  assign id_5 = 1;
endmodule
