Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 17 16:17:56 2025
| Host         : LaduNRitu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 5.117ns (53.130%)  route 4.514ns (46.870%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.838     3.301    btn_IBUF[0]
    SLICE_X113Y114       LUT1 (Prop_lut1_I0_O)        0.124     3.425 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.677     6.102    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     9.631 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.631    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 5.145ns (53.604%)  route 4.453ns (46.396%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.697     3.161    btn_IBUF[1]
    SLICE_X113Y124       LUT2 (Prop_lut2_I0_O)        0.124     3.285 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.756     6.041    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     9.599 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.599    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.362ns  (logic 5.388ns (57.557%)  route 3.973ns (42.443%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.692     3.156    btn_IBUF[1]
    SLICE_X113Y124       LUT3 (Prop_lut3_I0_O)        0.150     3.306 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.281     5.587    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.774     9.362 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.362    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 5.218ns (56.234%)  route 4.061ns (43.766%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btn_IBUF[2]_inst/O
                         net (fo=3, routed)           1.638     3.151    btn_IBUF[2]
    SLICE_X113Y124       LUT2 (Prop_lut2_I0_O)        0.124     3.275 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.423     5.698    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.279 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.279    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.602ns (58.301%)  route 1.145ns (41.699%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.496     0.771    btn_IBUF[3]
    SLICE_X113Y124       LUT2 (Prop_lut2_I1_O)        0.045     0.816 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.649     1.466    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.747 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.747    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.658ns (60.305%)  route 1.091ns (39.695%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.496     0.771    btn_IBUF[3]
    SLICE_X113Y124       LUT3 (Prop_lut3_I1_O)        0.048     0.819 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.595     1.415    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.335     2.749 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.749    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.584ns (55.222%)  route 1.284ns (44.778%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=3, routed)           0.487     0.767    btn_IBUF[2]
    SLICE_X113Y124       LUT2 (Prop_lut2_I1_O)        0.045     0.812 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.797     1.610    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     2.868 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.868    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.507ns (50.978%)  route 1.449ns (49.022%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.707     0.938    btn_IBUF[0]
    SLICE_X113Y114       LUT1 (Prop_lut1_I0_O)        0.045     0.983 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.743     1.726    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     2.956 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.956    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





