// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/18/2022 15:19:20"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Microprocessor (
	clk,
	reset,
	i_pins,
	o_reg,
	x0,
	x1,
	y0,
	y1,
	r,
	m,
	i,
	pm_data,
	pm_address,
	pc,
	from_PS,
	from_ID,
	from_CU,
	ir,
	register_enables,
	NOPC8,
	NOPCF,
	NOPD8,
	NOPDF,
	zero_flag);
input 	clk;
input 	reset;
input 	[3:0] i_pins;
output 	[3:0] o_reg;
output 	[3:0] x0;
output 	[3:0] x1;
output 	[3:0] y0;
output 	[3:0] y1;
output 	[3:0] r;
output 	[3:0] m;
output 	[3:0] i;
output 	[7:0] pm_data;
output 	[7:0] pm_address;
output 	[7:0] pc;
output 	[7:0] from_PS;
output 	[7:0] from_ID;
output 	[7:0] from_CU;
output 	[7:0] ir;
output 	[8:0] register_enables;
output 	NOPC8;
output 	NOPCF;
output 	NOPD8;
output 	NOPDF;
output 	zero_flag;

// Design Ports Information
// o_reg[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[1]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[3]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[3]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[2]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[3]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[0]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[1]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[2]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[0]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[2]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[3]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[3]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[1]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[4]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[5]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[6]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[7]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[4]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[5]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[6]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[7]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[0]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[2]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[4]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[5]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[6]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[7]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[0]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[1]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[2]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[3]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[4]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[5]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[7]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[0]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[5]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[6]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[7]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[2]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[3]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[4]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[5]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[6]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[7]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[1]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[2]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[6]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[7]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPC8	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPCF	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPD8	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPDF	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_flag	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[1]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Microprocessor_v.sdo");
// synopsys translate_on

wire \o_reg[0]~output_o ;
wire \o_reg[1]~output_o ;
wire \o_reg[2]~output_o ;
wire \o_reg[3]~output_o ;
wire \x0[0]~output_o ;
wire \x0[1]~output_o ;
wire \x0[2]~output_o ;
wire \x0[3]~output_o ;
wire \x1[0]~output_o ;
wire \x1[1]~output_o ;
wire \x1[2]~output_o ;
wire \x1[3]~output_o ;
wire \y0[0]~output_o ;
wire \y0[1]~output_o ;
wire \y0[2]~output_o ;
wire \y0[3]~output_o ;
wire \y1[0]~output_o ;
wire \y1[1]~output_o ;
wire \y1[2]~output_o ;
wire \y1[3]~output_o ;
wire \r[0]~output_o ;
wire \r[1]~output_o ;
wire \r[2]~output_o ;
wire \r[3]~output_o ;
wire \m[0]~output_o ;
wire \m[1]~output_o ;
wire \m[2]~output_o ;
wire \m[3]~output_o ;
wire \i[0]~output_o ;
wire \i[1]~output_o ;
wire \i[2]~output_o ;
wire \i[3]~output_o ;
wire \pm_data[0]~output_o ;
wire \pm_data[1]~output_o ;
wire \pm_data[2]~output_o ;
wire \pm_data[3]~output_o ;
wire \pm_data[4]~output_o ;
wire \pm_data[5]~output_o ;
wire \pm_data[6]~output_o ;
wire \pm_data[7]~output_o ;
wire \pm_address[0]~output_o ;
wire \pm_address[1]~output_o ;
wire \pm_address[2]~output_o ;
wire \pm_address[3]~output_o ;
wire \pm_address[4]~output_o ;
wire \pm_address[5]~output_o ;
wire \pm_address[6]~output_o ;
wire \pm_address[7]~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \from_PS[0]~output_o ;
wire \from_PS[1]~output_o ;
wire \from_PS[2]~output_o ;
wire \from_PS[3]~output_o ;
wire \from_PS[4]~output_o ;
wire \from_PS[5]~output_o ;
wire \from_PS[6]~output_o ;
wire \from_PS[7]~output_o ;
wire \from_ID[0]~output_o ;
wire \from_ID[1]~output_o ;
wire \from_ID[2]~output_o ;
wire \from_ID[3]~output_o ;
wire \from_ID[4]~output_o ;
wire \from_ID[5]~output_o ;
wire \from_ID[6]~output_o ;
wire \from_ID[7]~output_o ;
wire \from_CU[0]~output_o ;
wire \from_CU[1]~output_o ;
wire \from_CU[2]~output_o ;
wire \from_CU[3]~output_o ;
wire \from_CU[4]~output_o ;
wire \from_CU[5]~output_o ;
wire \from_CU[6]~output_o ;
wire \from_CU[7]~output_o ;
wire \ir[0]~output_o ;
wire \ir[1]~output_o ;
wire \ir[2]~output_o ;
wire \ir[3]~output_o ;
wire \ir[4]~output_o ;
wire \ir[5]~output_o ;
wire \ir[6]~output_o ;
wire \ir[7]~output_o ;
wire \register_enables[0]~output_o ;
wire \register_enables[1]~output_o ;
wire \register_enables[2]~output_o ;
wire \register_enables[3]~output_o ;
wire \register_enables[4]~output_o ;
wire \register_enables[5]~output_o ;
wire \register_enables[6]~output_o ;
wire \register_enables[7]~output_o ;
wire \register_enables[8]~output_o ;
wire \NOPC8~output_o ;
wire \NOPCF~output_o ;
wire \NOPD8~output_o ;
wire \NOPDF~output_o ;
wire \zero_flag~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \sync_reset~q ;
wire \i_pins[0]~input_o ;
wire \prog_sequencer|Add0~0_combout ;
wire \prog_sequencer|Add0~1 ;
wire \prog_sequencer|Add0~2_combout ;
wire \prog_sequencer|pm_address[1]~2_combout ;
wire \prog_sequencer|Add0~3 ;
wire \prog_sequencer|Add0~4_combout ;
wire \prog_sequencer|pm_address[2]~3_combout ;
wire \prog_sequencer|Add0~5 ;
wire \prog_sequencer|Add0~6_combout ;
wire \prog_sequencer|pm_address[3]~4_combout ;
wire \prog_sequencer|Add0~7 ;
wire \prog_sequencer|Add0~8_combout ;
wire \prog_sequencer|Add0~9 ;
wire \prog_sequencer|Add0~10_combout ;
wire \prog_sequencer|Add0~11 ;
wire \prog_sequencer|Add0~13 ;
wire \prog_sequencer|Add0~14_combout ;
wire \prog_sequencer|pm_address[7]~9_combout ;
wire \prog_sequencer|Add0~12_combout ;
wire \prog_sequencer|pm_address[6]~8_combout ;
wire \prog_sequencer|pm_address[5]~7_combout ;
wire \instr_decoder|ir[7]~feeder_combout ;
wire \instr_decoder|Equal12~1_combout ;
wire \instr_decoder|Equal12~0_combout ;
wire \prog_sequencer|pm_address~5_combout ;
wire \prog_sequencer|pm_address[4]~6_combout ;
wire \instr_decoder|always20~1_combout ;
wire \comp_unit|Mux3~3_combout ;
wire \comp_unit|Mux3~20_combout ;
wire \i_pins[1]~input_o ;
wire \instr_decoder|Equal13~1_combout ;
wire \instr_decoder|source_register_select~3_combout ;
wire \instr_decoder|source_register_select[1]~2_combout ;
wire \instr_decoder|Equal12~2_combout ;
wire \instr_decoder|Equal13~0_combout ;
wire \instr_decoder|register_enables[0]~0_combout ;
wire \instr_decoder|source_register_select~4_combout ;
wire \instr_decoder|always20~2_combout ;
wire \instr_decoder|always20~3_combout ;
wire \instr_decoder|source_register_select[0]~1_combout ;
wire \comp_unit|Mux2~2_combout ;
wire \instr_decoder|Equal12~5_combout ;
wire \instr_decoder|Equal15~0_combout ;
wire \instr_decoder|register_enables[3]~3_combout ;
wire \instr_decoder|Equal12~4_combout ;
wire \instr_decoder|register_enables[2]~2_combout ;
wire \comp_unit|Mux2~3_combout ;
wire \instr_decoder|source_register_select[3]~0_combout ;
wire \comp_unit|Mux2~4_combout ;
wire \instr_decoder|Equal12~6_combout ;
wire \instr_decoder|Equal9~0_combout ;
wire \instr_decoder|register_enables[5]~5_combout ;
wire \instr_decoder|Equal12~7_combout ;
wire \instr_decoder|Equal5~0_combout ;
wire \instr_decoder|register_enables[7]~9_combout ;
wire \comp_unit|i[0]~4_combout ;
wire \instr_decoder|Equal12~8_combout ;
wire \instr_decoder|i_mux_select~0_combout ;
wire \instr_decoder|register_enables[6]~6_combout ;
wire \instr_decoder|register_enables[6]~7_combout ;
wire \instr_decoder|register_enables[6]~8_combout ;
wire \comp_unit|i[0]~5 ;
wire \comp_unit|i[1]~6_combout ;
wire \i_pins[2]~input_o ;
wire \instr_decoder|Equal12~3_combout ;
wire \instr_decoder|register_enables[1]~1_combout ;
wire \comp_unit|Mux1~2_combout ;
wire \comp_unit|Mux1~3_combout ;
wire \i_pins[3]~input_o ;
wire \comp_unit|Mux0~2_combout ;
wire \comp_unit|Mux0~3_combout ;
wire \comp_unit|Mux0~4_combout ;
wire \comp_unit|alu_out[2]~8_combout ;
wire \comp_unit|alu_out[1]~14_combout ;
wire \comp_unit|x[3]~3_combout ;
wire \comp_unit|y[3]~2_combout ;
wire \comp_unit|y[2]~3_combout ;
wire \comp_unit|x[2]~2_combout ;
wire \comp_unit|y[0]~0_combout ;
wire \comp_unit|x[0]~0_combout ;
wire \comp_unit|Add1~1 ;
wire \comp_unit|Add1~3 ;
wire \comp_unit|Add1~5 ;
wire \comp_unit|Add1~6_combout ;
wire \comp_unit|alu_out[3]~27_combout ;
wire \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~1 ;
wire \comp_unit|Mult0|auto_generated|op_1~3 ;
wire \comp_unit|Mult0|auto_generated|op_1~5 ;
wire \comp_unit|Mult0|auto_generated|op_1~7 ;
wire \comp_unit|Mult0|auto_generated|op_1~9 ;
wire \comp_unit|Mult0|auto_generated|op_1~10_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~8_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~1 ;
wire \comp_unit|Mult0|auto_generated|op_3~3 ;
wire \comp_unit|Mult0|auto_generated|op_3~5 ;
wire \comp_unit|Mult0|auto_generated|op_3~7 ;
wire \comp_unit|Mult0|auto_generated|op_3~9 ;
wire \comp_unit|Mult0|auto_generated|op_3~11 ;
wire \comp_unit|Mult0|auto_generated|op_3~13 ;
wire \comp_unit|Mult0|auto_generated|op_3~14_combout ;
wire \comp_unit|alu_out[3]~28_combout ;
wire \comp_unit|alu_out[1]~9_combout ;
wire \comp_unit|alu_out~24_combout ;
wire \comp_unit|Add2~1 ;
wire \comp_unit|Add2~3 ;
wire \comp_unit|Add2~5 ;
wire \comp_unit|Add2~6_combout ;
wire \comp_unit|Add0~1_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~6_combout ;
wire \comp_unit|alu_out[3]~23_combout ;
wire \comp_unit|alu_out[3]~25_combout ;
wire \comp_unit|alu_out[1]~10_combout ;
wire \comp_unit|alu_out[3]~26_combout ;
wire \comp_unit|alu_out[3]~29_combout ;
wire \instr_decoder|register_enables[4]~4_combout ;
wire \comp_unit|Mux0~0_combout ;
wire \comp_unit|Mux0~1_combout ;
wire \comp_unit|Mux0~5_combout ;
wire \comp_unit|Mux0~6_combout ;
wire \comp_unit|i[1]~7 ;
wire \comp_unit|i[2]~9 ;
wire \comp_unit|i[3]~10_combout ;
wire \comp_unit|alu_out~17_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~4_combout ;
wire \comp_unit|Add0~0_combout ;
wire \comp_unit|alu_out[2]~16_combout ;
wire \comp_unit|Add2~4_combout ;
wire \comp_unit|alu_out[2]~18_combout ;
wire \comp_unit|alu_out[2]~19_combout ;
wire \comp_unit|Add1~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~12_combout ;
wire \comp_unit|alu_out[2]~20_combout ;
wire \comp_unit|alu_out[2]~21_combout ;
wire \comp_unit|alu_out[2]~22_combout ;
wire \comp_unit|Mux1~0_combout ;
wire \comp_unit|Mux1~1_combout ;
wire \comp_unit|Mux1~4_combout ;
wire \comp_unit|Mux1~5_combout ;
wire \comp_unit|Mux1~6_combout ;
wire \comp_unit|i[2]~8_combout ;
wire \comp_unit|Mux2~0_combout ;
wire \comp_unit|Mux2~1_combout ;
wire \comp_unit|Mux2~5_combout ;
wire \comp_unit|Mux2~6_combout ;
wire \comp_unit|x[1]~1_combout ;
wire \comp_unit|alu_out[1]~12_combout ;
wire \comp_unit|Add1~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~10_combout ;
wire \comp_unit|alu_out[1]~13_combout ;
wire \comp_unit|alu_out[1]~5_combout ;
wire \comp_unit|Add2~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~2_combout ;
wire \comp_unit|alu_out[1]~6_combout ;
wire \comp_unit|alu_out[1]~7_combout ;
wire \comp_unit|alu_out[1]~11_combout ;
wire \comp_unit|alu_out[1]~15_combout ;
wire \comp_unit|Add2~0_combout ;
wire \comp_unit|Add1~0_combout ;
wire \comp_unit|alu_out~30_combout ;
wire \comp_unit|alu_out~31_combout ;
wire \comp_unit|alu_out~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~8_combout ;
wire \comp_unit|alu_out~1_combout ;
wire \comp_unit|alu_out~2_combout ;
wire \comp_unit|alu_out~3_combout ;
wire \comp_unit|alu_out[0]~4_combout ;
wire \comp_unit|Equal0~0_combout ;
wire \comp_unit|r_eq_0~q ;
wire \prog_sequencer|pm_address[3]~0_combout ;
wire \prog_sequencer|pm_address[0]~1_combout ;
wire \comp_unit|Mux3~15_combout ;
wire \comp_unit|Mux3~16_combout ;
wire \comp_unit|Mux3~13_combout ;
wire \comp_unit|Mux3~14_combout ;
wire \comp_unit|Mux3~17_combout ;
wire \comp_unit|Mux3~18_combout ;
wire \comp_unit|Mux3~19_combout ;
wire \comp_unit|o_reg[0]~feeder_combout ;
wire \instr_decoder|Equal12~9_combout ;
wire \instr_decoder|register_enables[8]~10_combout ;
wire \comp_unit|o_reg[1]~feeder_combout ;
wire \comp_unit|o_reg[2]~feeder_combout ;
wire \comp_unit|o_reg[3]~feeder_combout ;
wire \instr_decoder|Equal0~0_combout ;
wire \instr_decoder|always20~0_combout ;
wire \instr_decoder|Equal0~1_combout ;
wire \instr_decoder|Equal1~0_combout ;
wire \instr_decoder|Equal2~0_combout ;
wire \instr_decoder|Equal3~0_combout ;
wire [5:0] \comp_unit|Mult0|auto_generated|le3a ;
wire [3:0] \comp_unit|y0 ;
wire [3:0] \comp_unit|i ;
wire [5:0] \comp_unit|Mult0|auto_generated|le4a ;
wire [3:0] \comp_unit|y1 ;
wire [7:0] \prog_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|x0 ;
wire [3:0] \data_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|o_reg ;
wire [3:0] \comp_unit|x1 ;
wire [3:0] \comp_unit|r ;
wire [3:0] \comp_unit|m ;
wire [7:0] \prog_sequencer|pc ;
wire [7:0] \instr_decoder|ir ;
wire [3:0] \instr_decoder|LS_nibble_of_ir ;
wire [4:0] \comp_unit|Mult0|auto_generated|le5a ;

wire [17:0] \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \prog_mem|altsyncram_component|auto_generated|q_a [0] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \prog_mem|altsyncram_component|auto_generated|q_a [1] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \prog_mem|altsyncram_component|auto_generated|q_a [2] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \prog_mem|altsyncram_component|auto_generated|q_a [3] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \prog_mem|altsyncram_component|auto_generated|q_a [4] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \prog_mem|altsyncram_component|auto_generated|q_a [5] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \prog_mem|altsyncram_component|auto_generated|q_a [6] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \prog_mem|altsyncram_component|auto_generated|q_a [7] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \data_mem|altsyncram_component|auto_generated|q_a [0] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \data_mem|altsyncram_component|auto_generated|q_a [1] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \data_mem|altsyncram_component|auto_generated|q_a [2] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \data_mem|altsyncram_component|auto_generated|q_a [3] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \o_reg[0]~output (
	.i(\comp_unit|o_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[0]~output .bus_hold = "false";
defparam \o_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \o_reg[1]~output (
	.i(\comp_unit|o_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[1]~output .bus_hold = "false";
defparam \o_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \o_reg[2]~output (
	.i(\comp_unit|o_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[2]~output .bus_hold = "false";
defparam \o_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \o_reg[3]~output (
	.i(\comp_unit|o_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[3]~output .bus_hold = "false";
defparam \o_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \x0[0]~output (
	.i(\comp_unit|x0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[0]~output .bus_hold = "false";
defparam \x0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \x0[1]~output (
	.i(\comp_unit|x0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[1]~output .bus_hold = "false";
defparam \x0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \x0[2]~output (
	.i(\comp_unit|x0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[2]~output .bus_hold = "false";
defparam \x0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \x0[3]~output (
	.i(\comp_unit|x0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[3]~output .bus_hold = "false";
defparam \x0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \x1[0]~output (
	.i(\comp_unit|x1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[0]~output .bus_hold = "false";
defparam \x1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \x1[1]~output (
	.i(\comp_unit|x1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[1]~output .bus_hold = "false";
defparam \x1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \x1[2]~output (
	.i(\comp_unit|x1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[2]~output .bus_hold = "false";
defparam \x1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \x1[3]~output (
	.i(\comp_unit|x1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[3]~output .bus_hold = "false";
defparam \x1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \y0[0]~output (
	.i(\comp_unit|y0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[0]~output .bus_hold = "false";
defparam \y0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \y0[1]~output (
	.i(\comp_unit|y0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[1]~output .bus_hold = "false";
defparam \y0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \y0[2]~output (
	.i(\comp_unit|y0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[2]~output .bus_hold = "false";
defparam \y0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \y0[3]~output (
	.i(\comp_unit|y0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[3]~output .bus_hold = "false";
defparam \y0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \y1[0]~output (
	.i(\comp_unit|y1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[0]~output .bus_hold = "false";
defparam \y1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \y1[1]~output (
	.i(\comp_unit|y1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[1]~output .bus_hold = "false";
defparam \y1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \y1[2]~output (
	.i(\comp_unit|y1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[2]~output .bus_hold = "false";
defparam \y1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \y1[3]~output (
	.i(\comp_unit|y1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[3]~output .bus_hold = "false";
defparam \y1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \r[0]~output (
	.i(\comp_unit|r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \r[1]~output (
	.i(\comp_unit|r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \r[2]~output (
	.i(\comp_unit|r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \r[3]~output (
	.i(\comp_unit|r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \m[0]~output (
	.i(\comp_unit|m [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[0]~output .bus_hold = "false";
defparam \m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \m[1]~output (
	.i(\comp_unit|m [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[1]~output .bus_hold = "false";
defparam \m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \m[2]~output (
	.i(\comp_unit|m [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[2]~output .bus_hold = "false";
defparam \m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \m[3]~output (
	.i(\comp_unit|m [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[3]~output .bus_hold = "false";
defparam \m[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \i[0]~output (
	.i(\comp_unit|i [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[0]~output .bus_hold = "false";
defparam \i[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \i[1]~output (
	.i(\comp_unit|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[1]~output .bus_hold = "false";
defparam \i[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \i[2]~output (
	.i(\comp_unit|i [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[2]~output .bus_hold = "false";
defparam \i[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \i[3]~output (
	.i(\comp_unit|i [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[3]~output .bus_hold = "false";
defparam \i[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \pm_data[0]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[0]~output .bus_hold = "false";
defparam \pm_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \pm_data[1]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[1]~output .bus_hold = "false";
defparam \pm_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \pm_data[2]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[2]~output .bus_hold = "false";
defparam \pm_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \pm_data[3]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[3]~output .bus_hold = "false";
defparam \pm_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \pm_data[4]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[4]~output .bus_hold = "false";
defparam \pm_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \pm_data[5]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[5]~output .bus_hold = "false";
defparam \pm_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \pm_data[6]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[6]~output .bus_hold = "false";
defparam \pm_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \pm_data[7]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[7]~output .bus_hold = "false";
defparam \pm_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \pm_address[0]~output (
	.i(\prog_sequencer|pm_address[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[0]~output .bus_hold = "false";
defparam \pm_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \pm_address[1]~output (
	.i(\prog_sequencer|pm_address[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[1]~output .bus_hold = "false";
defparam \pm_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \pm_address[2]~output (
	.i(\prog_sequencer|pm_address[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[2]~output .bus_hold = "false";
defparam \pm_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \pm_address[3]~output (
	.i(\prog_sequencer|pm_address[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[3]~output .bus_hold = "false";
defparam \pm_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \pm_address[4]~output (
	.i(\prog_sequencer|pm_address[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[4]~output .bus_hold = "false";
defparam \pm_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \pm_address[5]~output (
	.i(\prog_sequencer|pm_address[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[5]~output .bus_hold = "false";
defparam \pm_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \pm_address[6]~output (
	.i(\prog_sequencer|pm_address[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[6]~output .bus_hold = "false";
defparam \pm_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \pm_address[7]~output (
	.i(\prog_sequencer|pm_address[7]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[7]~output .bus_hold = "false";
defparam \pm_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \pc[0]~output (
	.i(\prog_sequencer|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \pc[1]~output (
	.i(\prog_sequencer|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \pc[2]~output (
	.i(\prog_sequencer|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \pc[3]~output (
	.i(\prog_sequencer|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \pc[4]~output (
	.i(\prog_sequencer|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \pc[5]~output (
	.i(\prog_sequencer|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \pc[6]~output (
	.i(\prog_sequencer|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \pc[7]~output (
	.i(\prog_sequencer|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \from_PS[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[0]~output .bus_hold = "false";
defparam \from_PS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \from_PS[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[1]~output .bus_hold = "false";
defparam \from_PS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \from_PS[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[2]~output .bus_hold = "false";
defparam \from_PS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \from_PS[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[3]~output .bus_hold = "false";
defparam \from_PS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \from_PS[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[4]~output .bus_hold = "false";
defparam \from_PS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \from_PS[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[5]~output .bus_hold = "false";
defparam \from_PS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \from_PS[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[6]~output .bus_hold = "false";
defparam \from_PS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \from_PS[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[7]~output .bus_hold = "false";
defparam \from_PS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \from_ID[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[0]~output .bus_hold = "false";
defparam \from_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \from_ID[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[1]~output .bus_hold = "false";
defparam \from_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \from_ID[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[2]~output .bus_hold = "false";
defparam \from_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \from_ID[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[3]~output .bus_hold = "false";
defparam \from_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \from_ID[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[4]~output .bus_hold = "false";
defparam \from_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \from_ID[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[5]~output .bus_hold = "false";
defparam \from_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \from_ID[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[6]~output .bus_hold = "false";
defparam \from_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \from_ID[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[7]~output .bus_hold = "false";
defparam \from_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \from_CU[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[0]~output .bus_hold = "false";
defparam \from_CU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \from_CU[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[1]~output .bus_hold = "false";
defparam \from_CU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \from_CU[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[2]~output .bus_hold = "false";
defparam \from_CU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \from_CU[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[3]~output .bus_hold = "false";
defparam \from_CU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \from_CU[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[4]~output .bus_hold = "false";
defparam \from_CU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \from_CU[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[5]~output .bus_hold = "false";
defparam \from_CU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \from_CU[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[6]~output .bus_hold = "false";
defparam \from_CU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \from_CU[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[7]~output .bus_hold = "false";
defparam \from_CU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \ir[0]~output (
	.i(\instr_decoder|LS_nibble_of_ir [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[0]~output .bus_hold = "false";
defparam \ir[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \ir[1]~output (
	.i(\instr_decoder|LS_nibble_of_ir [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[1]~output .bus_hold = "false";
defparam \ir[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \ir[2]~output (
	.i(\instr_decoder|LS_nibble_of_ir [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[2]~output .bus_hold = "false";
defparam \ir[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \ir[3]~output (
	.i(\instr_decoder|LS_nibble_of_ir [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[3]~output .bus_hold = "false";
defparam \ir[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \ir[4]~output (
	.i(\instr_decoder|ir [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[4]~output .bus_hold = "false";
defparam \ir[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \ir[5]~output (
	.i(\instr_decoder|ir [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[5]~output .bus_hold = "false";
defparam \ir[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \ir[6]~output (
	.i(\instr_decoder|ir [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[6]~output .bus_hold = "false";
defparam \ir[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \ir[7]~output (
	.i(\instr_decoder|ir [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[7]~output .bus_hold = "false";
defparam \ir[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \register_enables[0]~output (
	.i(\instr_decoder|register_enables[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[0]~output .bus_hold = "false";
defparam \register_enables[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \register_enables[1]~output (
	.i(\instr_decoder|register_enables[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[1]~output .bus_hold = "false";
defparam \register_enables[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \register_enables[2]~output (
	.i(\instr_decoder|register_enables[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[2]~output .bus_hold = "false";
defparam \register_enables[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \register_enables[3]~output (
	.i(\instr_decoder|register_enables[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[3]~output .bus_hold = "false";
defparam \register_enables[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \register_enables[4]~output (
	.i(\instr_decoder|register_enables[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[4]~output .bus_hold = "false";
defparam \register_enables[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \register_enables[5]~output (
	.i(\instr_decoder|register_enables[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[5]~output .bus_hold = "false";
defparam \register_enables[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \register_enables[6]~output (
	.i(\instr_decoder|register_enables[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[6]~output .bus_hold = "false";
defparam \register_enables[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \register_enables[7]~output (
	.i(\instr_decoder|register_enables[7]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[7]~output .bus_hold = "false";
defparam \register_enables[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \register_enables[8]~output (
	.i(\instr_decoder|register_enables[8]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[8]~output .bus_hold = "false";
defparam \register_enables[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \NOPC8~output (
	.i(\instr_decoder|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPC8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPC8~output .bus_hold = "false";
defparam \NOPC8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \NOPCF~output (
	.i(\instr_decoder|Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPCF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPCF~output .bus_hold = "false";
defparam \NOPCF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \NOPD8~output (
	.i(\instr_decoder|Equal2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPD8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPD8~output .bus_hold = "false";
defparam \NOPD8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \NOPDF~output (
	.i(\instr_decoder|Equal3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPDF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPDF~output .bus_hold = "false";
defparam \NOPDF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \zero_flag~output (
	.i(\comp_unit|r_eq_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_flag~output .bus_hold = "false";
defparam \zero_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y69_N1
dffeas sync_reset(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam sync_reset.is_wysiwyg = "true";
defparam sync_reset.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \i_pins[0]~input (
	.i(i_pins[0]),
	.ibar(gnd),
	.o(\i_pins[0]~input_o ));
// synopsys translate_off
defparam \i_pins[0]~input .bus_hold = "false";
defparam \i_pins[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y70_N9
dffeas \prog_sequencer|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[0] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N12
cycloneive_lcell_comb \prog_sequencer|Add0~0 (
// Equation(s):
// \prog_sequencer|Add0~0_combout  = \prog_sequencer|pc [0] $ (VCC)
// \prog_sequencer|Add0~1  = CARRY(\prog_sequencer|pc [0])

	.dataa(gnd),
	.datab(\prog_sequencer|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~0_combout ),
	.cout(\prog_sequencer|Add0~1 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~0 .lut_mask = 16'h33CC;
defparam \prog_sequencer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y70_N11
dffeas \prog_sequencer|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[1] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N14
cycloneive_lcell_comb \prog_sequencer|Add0~2 (
// Equation(s):
// \prog_sequencer|Add0~2_combout  = (\prog_sequencer|pc [1] & (!\prog_sequencer|Add0~1 )) # (!\prog_sequencer|pc [1] & ((\prog_sequencer|Add0~1 ) # (GND)))
// \prog_sequencer|Add0~3  = CARRY((!\prog_sequencer|Add0~1 ) # (!\prog_sequencer|pc [1]))

	.dataa(\prog_sequencer|pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~1 ),
	.combout(\prog_sequencer|Add0~2_combout ),
	.cout(\prog_sequencer|Add0~3 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~2 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N10
cycloneive_lcell_comb \prog_sequencer|pm_address[1]~2 (
// Equation(s):
// \prog_sequencer|pm_address[1]~2_combout  = (\prog_sequencer|Add0~2_combout  & \prog_sequencer|pm_address[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|Add0~2_combout ),
	.datad(\prog_sequencer|pm_address[3]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[1]~2 .lut_mask = 16'hF000;
defparam \prog_sequencer|pm_address[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y70_N1
dffeas \prog_sequencer|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[2] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N16
cycloneive_lcell_comb \prog_sequencer|Add0~4 (
// Equation(s):
// \prog_sequencer|Add0~4_combout  = (\prog_sequencer|pc [2] & (\prog_sequencer|Add0~3  $ (GND))) # (!\prog_sequencer|pc [2] & (!\prog_sequencer|Add0~3  & VCC))
// \prog_sequencer|Add0~5  = CARRY((\prog_sequencer|pc [2] & !\prog_sequencer|Add0~3 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~3 ),
	.combout(\prog_sequencer|Add0~4_combout ),
	.cout(\prog_sequencer|Add0~5 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~4 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N0
cycloneive_lcell_comb \prog_sequencer|pm_address[2]~3 (
// Equation(s):
// \prog_sequencer|pm_address[2]~3_combout  = (\prog_sequencer|pm_address[3]~0_combout  & \prog_sequencer|Add0~4_combout )

	.dataa(gnd),
	.datab(\prog_sequencer|pm_address[3]~0_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|Add0~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[2]~3 .lut_mask = 16'hCC00;
defparam \prog_sequencer|pm_address[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y70_N31
dffeas \prog_sequencer|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[3] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N18
cycloneive_lcell_comb \prog_sequencer|Add0~6 (
// Equation(s):
// \prog_sequencer|Add0~6_combout  = (\prog_sequencer|pc [3] & (!\prog_sequencer|Add0~5 )) # (!\prog_sequencer|pc [3] & ((\prog_sequencer|Add0~5 ) # (GND)))
// \prog_sequencer|Add0~7  = CARRY((!\prog_sequencer|Add0~5 ) # (!\prog_sequencer|pc [3]))

	.dataa(\prog_sequencer|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~5 ),
	.combout(\prog_sequencer|Add0~6_combout ),
	.cout(\prog_sequencer|Add0~7 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~6 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N30
cycloneive_lcell_comb \prog_sequencer|pm_address[3]~4 (
// Equation(s):
// \prog_sequencer|pm_address[3]~4_combout  = (\prog_sequencer|pm_address[3]~0_combout  & \prog_sequencer|Add0~6_combout )

	.dataa(gnd),
	.datab(\prog_sequencer|pm_address[3]~0_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|Add0~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[3]~4 .lut_mask = 16'hCC00;
defparam \prog_sequencer|pm_address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y70_N29
dffeas \prog_sequencer|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[4] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N20
cycloneive_lcell_comb \prog_sequencer|Add0~8 (
// Equation(s):
// \prog_sequencer|Add0~8_combout  = (\prog_sequencer|pc [4] & (\prog_sequencer|Add0~7  $ (GND))) # (!\prog_sequencer|pc [4] & (!\prog_sequencer|Add0~7  & VCC))
// \prog_sequencer|Add0~9  = CARRY((\prog_sequencer|pc [4] & !\prog_sequencer|Add0~7 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~7 ),
	.combout(\prog_sequencer|Add0~8_combout ),
	.cout(\prog_sequencer|Add0~9 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~8 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y70_N7
dffeas \prog_sequencer|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[5] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N22
cycloneive_lcell_comb \prog_sequencer|Add0~10 (
// Equation(s):
// \prog_sequencer|Add0~10_combout  = (\prog_sequencer|pc [5] & (!\prog_sequencer|Add0~9 )) # (!\prog_sequencer|pc [5] & ((\prog_sequencer|Add0~9 ) # (GND)))
// \prog_sequencer|Add0~11  = CARRY((!\prog_sequencer|Add0~9 ) # (!\prog_sequencer|pc [5]))

	.dataa(\prog_sequencer|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~9 ),
	.combout(\prog_sequencer|Add0~10_combout ),
	.cout(\prog_sequencer|Add0~11 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~10 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y69_N0
cycloneive_ram_block \prog_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\prog_sequencer|pm_address[7]~9_combout ,\prog_sequencer|pm_address[6]~8_combout ,\prog_sequencer|pm_address[5]~7_combout ,\prog_sequencer|pm_address[4]~6_combout ,\prog_sequencer|pm_address[3]~4_combout ,\prog_sequencer|pm_address[2]~3_combout ,
\prog_sequencer|pm_address[1]~2_combout ,\prog_sequencer|pm_address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pipe_test.hex";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E30000000000000000000000000000000000000000000000000000000000000000000000E2000000000000000000000000000000000000000000000000000000003CC00C2003C800C10000000000000000000000000000000000000000000000000000000000000E1000900004;
// synopsys translate_on

// Location: FF_X14_Y69_N29
dffeas \instr_decoder|LS_nibble_of_ir[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_mem|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[3] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y70_N3
dffeas \prog_sequencer|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[7] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y70_N5
dffeas \prog_sequencer|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[6] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N24
cycloneive_lcell_comb \prog_sequencer|Add0~12 (
// Equation(s):
// \prog_sequencer|Add0~12_combout  = (\prog_sequencer|pc [6] & (\prog_sequencer|Add0~11  $ (GND))) # (!\prog_sequencer|pc [6] & (!\prog_sequencer|Add0~11  & VCC))
// \prog_sequencer|Add0~13  = CARRY((\prog_sequencer|pc [6] & !\prog_sequencer|Add0~11 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~11 ),
	.combout(\prog_sequencer|Add0~12_combout ),
	.cout(\prog_sequencer|Add0~13 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~12 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N26
cycloneive_lcell_comb \prog_sequencer|Add0~14 (
// Equation(s):
// \prog_sequencer|Add0~14_combout  = \prog_sequencer|Add0~13  $ (\prog_sequencer|pc [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pc [7]),
	.cin(\prog_sequencer|Add0~13 ),
	.combout(\prog_sequencer|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~14 .lut_mask = 16'h0FF0;
defparam \prog_sequencer|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N2
cycloneive_lcell_comb \prog_sequencer|pm_address[7]~9 (
// Equation(s):
// \prog_sequencer|pm_address[7]~9_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_address~5_combout  & (\instr_decoder|LS_nibble_of_ir [3])) # (!\prog_sequencer|pm_address~5_combout  & ((\prog_sequencer|Add0~14_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|Add0~14_combout ),
	.datad(\prog_sequencer|pm_address~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[7]~9 .lut_mask = 16'h2230;
defparam \prog_sequencer|pm_address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N31
dffeas \instr_decoder|LS_nibble_of_ir[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_mem|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[2] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N4
cycloneive_lcell_comb \prog_sequencer|pm_address[6]~8 (
// Equation(s):
// \prog_sequencer|pm_address[6]~8_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_address~5_combout  & (\instr_decoder|LS_nibble_of_ir [2])) # (!\prog_sequencer|pm_address~5_combout  & ((\prog_sequencer|Add0~12_combout )))))

	.dataa(\prog_sequencer|pm_address~5_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\prog_sequencer|Add0~12_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[6]~8 .lut_mask = 16'h3120;
defparam \prog_sequencer|pm_address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N25
dffeas \instr_decoder|LS_nibble_of_ir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_mem|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[1] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N6
cycloneive_lcell_comb \prog_sequencer|pm_address[5]~7 (
// Equation(s):
// \prog_sequencer|pm_address[5]~7_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_address~5_combout  & ((\instr_decoder|LS_nibble_of_ir [1]))) # (!\prog_sequencer|pm_address~5_combout  & (\prog_sequencer|Add0~10_combout ))))

	.dataa(\prog_sequencer|Add0~10_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\prog_sequencer|pm_address~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[5]~7 .lut_mask = 16'h3022;
defparam \prog_sequencer|pm_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N15
dffeas \instr_decoder|ir[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_mem|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[5] .is_wysiwyg = "true";
defparam \instr_decoder|ir[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y69_N9
dffeas \instr_decoder|ir[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_mem|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[6] .is_wysiwyg = "true";
defparam \instr_decoder|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N2
cycloneive_lcell_comb \instr_decoder|ir[7]~feeder (
// Equation(s):
// \instr_decoder|ir[7]~feeder_combout  = \prog_mem|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_mem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\instr_decoder|ir[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir[7]~feeder .lut_mask = 16'hFF00;
defparam \instr_decoder|ir[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N3
dffeas \instr_decoder|ir[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[7] .is_wysiwyg = "true";
defparam \instr_decoder|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N22
cycloneive_lcell_comb \instr_decoder|Equal12~1 (
// Equation(s):
// \instr_decoder|Equal12~1_combout  = (!\instr_decoder|ir [4] & (\instr_decoder|ir [5] & (\instr_decoder|ir [6] & \instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~1 .lut_mask = 16'h4000;
defparam \instr_decoder|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N8
cycloneive_lcell_comb \instr_decoder|Equal12~0 (
// Equation(s):
// \instr_decoder|Equal12~0_combout  = (\instr_decoder|ir [4] & (\instr_decoder|ir [5] & (\instr_decoder|ir [6] & \instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~0 .lut_mask = 16'h8000;
defparam \instr_decoder|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y70_N14
cycloneive_lcell_comb \prog_sequencer|pm_address~5 (
// Equation(s):
// \prog_sequencer|pm_address~5_combout  = (!\sync_reset~q  & ((\instr_decoder|Equal12~1_combout ) # ((!\comp_unit|r_eq_0~q  & \instr_decoder|Equal12~0_combout ))))

	.dataa(\comp_unit|r_eq_0~q ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|Equal12~1_combout ),
	.datad(\instr_decoder|Equal12~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address~5 .lut_mask = 16'h3130;
defparam \prog_sequencer|pm_address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N28
cycloneive_lcell_comb \prog_sequencer|pm_address[4]~6 (
// Equation(s):
// \prog_sequencer|pm_address[4]~6_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_address~5_combout  & (\instr_decoder|LS_nibble_of_ir [0])) # (!\prog_sequencer|pm_address~5_combout  & ((\prog_sequencer|Add0~8_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [0]),
	.datab(\prog_sequencer|Add0~8_combout ),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|pm_address~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[4]~6 .lut_mask = 16'h0A0C;
defparam \prog_sequencer|pm_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N21
dffeas \instr_decoder|ir[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_mem|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[4] .is_wysiwyg = "true";
defparam \instr_decoder|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N10
cycloneive_lcell_comb \instr_decoder|always20~1 (
// Equation(s):
// \instr_decoder|always20~1_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (\instr_decoder|ir [4] & (\instr_decoder|LS_nibble_of_ir [3] $ (!\instr_decoder|LS_nibble_of_ir [0])))) # (!\instr_decoder|LS_nibble_of_ir [1] & (!\instr_decoder|ir [4] & 
// (\instr_decoder|LS_nibble_of_ir [3] $ (!\instr_decoder|LS_nibble_of_ir [0]))))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\instr_decoder|LS_nibble_of_ir [0]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|always20~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~1 .lut_mask = 16'h8241;
defparam \instr_decoder|always20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N28
cycloneive_lcell_comb \comp_unit|Mux3~3 (
// Equation(s):
// \comp_unit|Mux3~3_combout  = (\instr_decoder|LS_nibble_of_ir [2]) # ((!\instr_decoder|ir [5] & \instr_decoder|always20~1_combout ))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|ir [5]),
	.datac(gnd),
	.datad(\instr_decoder|always20~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~3 .lut_mask = 16'hBBAA;
defparam \comp_unit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N8
cycloneive_lcell_comb \comp_unit|Mux3~20 (
// Equation(s):
// \comp_unit|Mux3~20_combout  = (!\sync_reset~q  & (\comp_unit|Mux3~3_combout  & (!\instr_decoder|ir [6] & \instr_decoder|ir [7])))

	.dataa(\sync_reset~q ),
	.datab(\comp_unit|Mux3~3_combout ),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\comp_unit|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~20 .lut_mask = 16'h0400;
defparam \comp_unit|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N15
cycloneive_io_ibuf \i_pins[1]~input (
	.i(i_pins[1]),
	.ibar(gnd),
	.o(\i_pins[1]~input_o ));
// synopsys translate_off
defparam \i_pins[1]~input .bus_hold = "false";
defparam \i_pins[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N4
cycloneive_lcell_comb \instr_decoder|Equal13~1 (
// Equation(s):
// \instr_decoder|Equal13~1_combout  = (!\instr_decoder|ir [6] & \instr_decoder|ir [7])

	.dataa(gnd),
	.datab(\instr_decoder|ir [6]),
	.datac(gnd),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal13~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal13~1 .lut_mask = 16'h3300;
defparam \instr_decoder|Equal13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N18
cycloneive_lcell_comb \instr_decoder|source_register_select~3 (
// Equation(s):
// \instr_decoder|source_register_select~3_combout  = (\instr_decoder|Equal13~1_combout  & ((\instr_decoder|LS_nibble_of_ir [2] $ (\instr_decoder|ir [5])) # (!\instr_decoder|always20~1_combout )))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|Equal13~1_combout ),
	.datad(\instr_decoder|always20~1_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select~3 .lut_mask = 16'h60F0;
defparam \instr_decoder|source_register_select~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N16
cycloneive_lcell_comb \instr_decoder|source_register_select[1]~2 (
// Equation(s):
// \instr_decoder|source_register_select[1]~2_combout  = (\sync_reset~q ) # ((\instr_decoder|LS_nibble_of_ir [1] & (\instr_decoder|ir [7] & \instr_decoder|source_register_select~3_combout )))

	.dataa(\sync_reset~q ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\instr_decoder|ir [7]),
	.datad(\instr_decoder|source_register_select~3_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select[1]~2 .lut_mask = 16'hEAAA;
defparam \instr_decoder|source_register_select[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N24
cycloneive_lcell_comb \instr_decoder|Equal12~2 (
// Equation(s):
// \instr_decoder|Equal12~2_combout  = (!\instr_decoder|ir [6] & (!\instr_decoder|ir [5] & (!\instr_decoder|ir [4] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~2 .lut_mask = 16'h0001;
defparam \instr_decoder|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N26
cycloneive_lcell_comb \instr_decoder|Equal13~0 (
// Equation(s):
// \instr_decoder|Equal13~0_combout  = (!\instr_decoder|LS_nibble_of_ir [3] & (!\instr_decoder|ir [6] & (!\instr_decoder|ir [5] & \instr_decoder|ir [7])))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal13~0 .lut_mask = 16'h0100;
defparam \instr_decoder|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N4
cycloneive_lcell_comb \instr_decoder|register_enables[0]~0 (
// Equation(s):
// \instr_decoder|register_enables[0]~0_combout  = (\instr_decoder|Equal12~2_combout ) # ((\sync_reset~q ) # ((!\instr_decoder|ir [4] & \instr_decoder|Equal13~0_combout )))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|Equal12~2_combout ),
	.datac(\instr_decoder|Equal13~0_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[0]~0 .lut_mask = 16'hFFDC;
defparam \instr_decoder|register_enables[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y70_N31
dffeas \comp_unit|x0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[1] .is_wysiwyg = "true";
defparam \comp_unit|x0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N26
cycloneive_lcell_comb \instr_decoder|source_register_select~4 (
// Equation(s):
// \instr_decoder|source_register_select~4_combout  = (\instr_decoder|LS_nibble_of_ir [0] & (((\instr_decoder|ir [7]) # (!\instr_decoder|LS_nibble_of_ir [1])) # (!\instr_decoder|LS_nibble_of_ir [2])))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\instr_decoder|LS_nibble_of_ir [0]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select~4 .lut_mask = 16'hF070;
defparam \instr_decoder|source_register_select~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N30
cycloneive_lcell_comb \instr_decoder|always20~2 (
// Equation(s):
// \instr_decoder|always20~2_combout  = (\instr_decoder|always20~1_combout  & (\instr_decoder|Equal13~1_combout  & (\instr_decoder|LS_nibble_of_ir [2] $ (!\instr_decoder|ir [5]))))

	.dataa(\instr_decoder|always20~1_combout ),
	.datab(\instr_decoder|Equal13~1_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|always20~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~2 .lut_mask = 16'h8008;
defparam \instr_decoder|always20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N24
cycloneive_lcell_comb \instr_decoder|always20~3 (
// Equation(s):
// \instr_decoder|always20~3_combout  = (\instr_decoder|always20~2_combout  & (((\instr_decoder|LS_nibble_of_ir [0]) # (\instr_decoder|LS_nibble_of_ir [1])) # (!\instr_decoder|LS_nibble_of_ir [2])))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\instr_decoder|always20~2_combout ),
	.cin(gnd),
	.combout(\instr_decoder|always20~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~3 .lut_mask = 16'hFD00;
defparam \instr_decoder|always20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N16
cycloneive_lcell_comb \instr_decoder|source_register_select[0]~1 (
// Equation(s):
// \instr_decoder|source_register_select[0]~1_combout  = (!\sync_reset~q  & ((\instr_decoder|always20~3_combout ) # ((\instr_decoder|source_register_select~3_combout  & \instr_decoder|source_register_select~4_combout ))))

	.dataa(\instr_decoder|source_register_select~3_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|source_register_select~4_combout ),
	.datad(\instr_decoder|always20~3_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select[0]~1 .lut_mask = 16'h3320;
defparam \instr_decoder|source_register_select[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N30
cycloneive_lcell_comb \comp_unit|Mux2~2 (
// Equation(s):
// \comp_unit|Mux2~2_combout  = (\instr_decoder|source_register_select[1]~2_combout  & (((\instr_decoder|source_register_select[0]~1_combout )))) # (!\instr_decoder|source_register_select[1]~2_combout  & ((\instr_decoder|source_register_select[0]~1_combout  
// & (\comp_unit|x1 [1])) # (!\instr_decoder|source_register_select[0]~1_combout  & ((\comp_unit|x0 [1])))))

	.dataa(\comp_unit|x1 [1]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|x0 [1]),
	.datad(\instr_decoder|source_register_select[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~2 .lut_mask = 16'hEE30;
defparam \comp_unit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N6
cycloneive_lcell_comb \instr_decoder|Equal12~5 (
// Equation(s):
// \instr_decoder|Equal12~5_combout  = (!\instr_decoder|ir [6] & (\instr_decoder|ir [5] & (\instr_decoder|ir [4] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~5 .lut_mask = 16'h0040;
defparam \instr_decoder|Equal12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N28
cycloneive_lcell_comb \instr_decoder|Equal15~0 (
// Equation(s):
// \instr_decoder|Equal15~0_combout  = (\instr_decoder|LS_nibble_of_ir [3] & (!\instr_decoder|ir [6] & (!\instr_decoder|ir [5] & \instr_decoder|ir [7])))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal15~0 .lut_mask = 16'h0200;
defparam \instr_decoder|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N16
cycloneive_lcell_comb \instr_decoder|register_enables[3]~3 (
// Equation(s):
// \instr_decoder|register_enables[3]~3_combout  = (\instr_decoder|Equal12~5_combout ) # ((\sync_reset~q ) # ((\instr_decoder|ir [4] & \instr_decoder|Equal15~0_combout )))

	.dataa(\instr_decoder|Equal12~5_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[3]~3 .lut_mask = 16'hFEEE;
defparam \instr_decoder|register_enables[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y70_N11
dffeas \comp_unit|y1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[1] .is_wysiwyg = "true";
defparam \comp_unit|y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N20
cycloneive_lcell_comb \instr_decoder|Equal12~4 (
// Equation(s):
// \instr_decoder|Equal12~4_combout  = (!\instr_decoder|ir [6] & (\instr_decoder|ir [5] & (!\instr_decoder|ir [4] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~4 .lut_mask = 16'h0004;
defparam \instr_decoder|Equal12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N12
cycloneive_lcell_comb \instr_decoder|register_enables[2]~2 (
// Equation(s):
// \instr_decoder|register_enables[2]~2_combout  = (\instr_decoder|Equal12~4_combout ) # ((\sync_reset~q ) # ((\instr_decoder|Equal13~0_combout  & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal13~0_combout ),
	.datab(\instr_decoder|ir [4]),
	.datac(\instr_decoder|Equal12~4_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[2]~2 .lut_mask = 16'hFFF8;
defparam \instr_decoder|register_enables[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y70_N31
dffeas \comp_unit|y0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[1] .is_wysiwyg = "true";
defparam \comp_unit|y0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N10
cycloneive_lcell_comb \comp_unit|Mux2~3 (
// Equation(s):
// \comp_unit|Mux2~3_combout  = (\comp_unit|Mux2~2_combout  & (((\comp_unit|y1 [1])) # (!\instr_decoder|source_register_select[1]~2_combout ))) # (!\comp_unit|Mux2~2_combout  & (\instr_decoder|source_register_select[1]~2_combout  & ((\comp_unit|y0 [1]))))

	.dataa(\comp_unit|Mux2~2_combout ),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|y1 [1]),
	.datad(\comp_unit|y0 [1]),
	.cin(gnd),
	.combout(\comp_unit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~3 .lut_mask = 16'hE6A2;
defparam \comp_unit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N12
cycloneive_lcell_comb \instr_decoder|source_register_select[3]~0 (
// Equation(s):
// \instr_decoder|source_register_select[3]~0_combout  = ((\sync_reset~q ) # (\instr_decoder|always20~3_combout )) # (!\instr_decoder|ir [7])

	.dataa(\instr_decoder|ir [7]),
	.datab(\sync_reset~q ),
	.datac(gnd),
	.datad(\instr_decoder|always20~3_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select[3]~0 .lut_mask = 16'hFFDD;
defparam \instr_decoder|source_register_select[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N14
cycloneive_lcell_comb \comp_unit|Mux2~4 (
// Equation(s):
// \comp_unit|Mux2~4_combout  = (\comp_unit|Mux3~20_combout  & (((\instr_decoder|source_register_select[3]~0_combout )))) # (!\comp_unit|Mux3~20_combout  & ((\instr_decoder|source_register_select[3]~0_combout  & ((\instr_decoder|LS_nibble_of_ir [1]))) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & (\comp_unit|Mux2~3_combout ))))

	.dataa(\comp_unit|Mux2~3_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|Mux3~20_combout ),
	.datad(\instr_decoder|source_register_select[3]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~4 .lut_mask = 16'hFC0A;
defparam \comp_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N26
cycloneive_lcell_comb \instr_decoder|Equal12~6 (
// Equation(s):
// \instr_decoder|Equal12~6_combout  = (!\instr_decoder|ir [5] & (!\instr_decoder|ir [7] & (\instr_decoder|ir [6] & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~6 .lut_mask = 16'h1000;
defparam \instr_decoder|Equal12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N20
cycloneive_lcell_comb \instr_decoder|Equal9~0 (
// Equation(s):
// \instr_decoder|Equal9~0_combout  = (\instr_decoder|ir [5] & (\instr_decoder|ir [7] & (!\instr_decoder|ir [6] & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal9~0 .lut_mask = 16'h0008;
defparam \instr_decoder|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N18
cycloneive_lcell_comb \instr_decoder|register_enables[5]~5 (
// Equation(s):
// \instr_decoder|register_enables[5]~5_combout  = (\instr_decoder|Equal12~6_combout ) # ((\sync_reset~q ) # ((\instr_decoder|Equal9~0_combout  & \instr_decoder|LS_nibble_of_ir [3])))

	.dataa(\instr_decoder|Equal12~6_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|Equal9~0_combout ),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[5]~5 .lut_mask = 16'hFEEE;
defparam \instr_decoder|register_enables[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N15
dffeas \comp_unit|m[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[1] .is_wysiwyg = "true";
defparam \comp_unit|m[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N14
cycloneive_lcell_comb \instr_decoder|Equal12~7 (
// Equation(s):
// \instr_decoder|Equal12~7_combout  = (\instr_decoder|ir [4] & (\instr_decoder|ir [5] & (\instr_decoder|ir [6] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~7 .lut_mask = 16'h0080;
defparam \instr_decoder|Equal12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N0
cycloneive_lcell_comb \instr_decoder|Equal5~0 (
// Equation(s):
// \instr_decoder|Equal5~0_combout  = (\instr_decoder|ir [4] & (\instr_decoder|ir [5] & (!\instr_decoder|ir [6] & \instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal5~0 .lut_mask = 16'h0800;
defparam \instr_decoder|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N2
cycloneive_lcell_comb \instr_decoder|register_enables[7]~9 (
// Equation(s):
// \instr_decoder|register_enables[7]~9_combout  = (\sync_reset~q ) # ((\instr_decoder|Equal12~7_combout ) # ((\instr_decoder|LS_nibble_of_ir [3] & \instr_decoder|Equal5~0_combout )))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|Equal12~7_combout ),
	.datad(\instr_decoder|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[7]~9 .lut_mask = 16'hFEFC;
defparam \instr_decoder|register_enables[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N17
dffeas \comp_unit|m[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux3~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[0] .is_wysiwyg = "true";
defparam \comp_unit|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N6
cycloneive_lcell_comb \comp_unit|i[0]~4 (
// Equation(s):
// \comp_unit|i[0]~4_combout  = (\comp_unit|i [0] & (\comp_unit|m [0] $ (VCC))) # (!\comp_unit|i [0] & (\comp_unit|m [0] & VCC))
// \comp_unit|i[0]~5  = CARRY((\comp_unit|i [0] & \comp_unit|m [0]))

	.dataa(\comp_unit|i [0]),
	.datab(\comp_unit|m [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|i[0]~4_combout ),
	.cout(\comp_unit|i[0]~5 ));
// synopsys translate_off
defparam \comp_unit|i[0]~4 .lut_mask = 16'h6688;
defparam \comp_unit|i[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N24
cycloneive_lcell_comb \instr_decoder|Equal12~8 (
// Equation(s):
// \instr_decoder|Equal12~8_combout  = (\instr_decoder|ir [5] & (!\instr_decoder|ir [7] & (\instr_decoder|ir [6] & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~8 .lut_mask = 16'h0020;
defparam \instr_decoder|Equal12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N22
cycloneive_lcell_comb \instr_decoder|i_mux_select~0 (
// Equation(s):
// \instr_decoder|i_mux_select~0_combout  = (\instr_decoder|Equal12~8_combout ) # ((\sync_reset~q ) # ((\instr_decoder|Equal5~0_combout  & !\instr_decoder|LS_nibble_of_ir [3])))

	.dataa(\instr_decoder|Equal12~8_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|Equal5~0_combout ),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\instr_decoder|i_mux_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|i_mux_select~0 .lut_mask = 16'hEEFE;
defparam \instr_decoder|i_mux_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N0
cycloneive_lcell_comb \instr_decoder|register_enables[6]~6 (
// Equation(s):
// \instr_decoder|register_enables[6]~6_combout  = (\instr_decoder|LS_nibble_of_ir [0] & (\instr_decoder|LS_nibble_of_ir [2] & \instr_decoder|LS_nibble_of_ir [1]))

	.dataa(\instr_decoder|LS_nibble_of_ir [0]),
	.datab(gnd),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[6]~6 .lut_mask = 16'hA000;
defparam \instr_decoder|register_enables[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N26
cycloneive_lcell_comb \instr_decoder|register_enables[6]~7 (
// Equation(s):
// \instr_decoder|register_enables[6]~7_combout  = (\instr_decoder|Equal13~1_combout  & ((\instr_decoder|register_enables[6]~6_combout ) # ((\instr_decoder|ir [5] & \instr_decoder|ir [4]))))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|register_enables[6]~6_combout ),
	.datac(\instr_decoder|Equal13~1_combout ),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[6]~7 .lut_mask = 16'hE0C0;
defparam \instr_decoder|register_enables[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N14
cycloneive_lcell_comb \instr_decoder|register_enables[6]~8 (
// Equation(s):
// \instr_decoder|register_enables[6]~8_combout  = (\instr_decoder|Equal12~7_combout ) # ((\instr_decoder|Equal12~8_combout ) # ((\instr_decoder|register_enables[6]~7_combout ) # (\sync_reset~q )))

	.dataa(\instr_decoder|Equal12~7_combout ),
	.datab(\instr_decoder|Equal12~8_combout ),
	.datac(\instr_decoder|register_enables[6]~7_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[6]~8 .lut_mask = 16'hFFFE;
defparam \instr_decoder|register_enables[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N7
dffeas \comp_unit|i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[0]~4_combout ),
	.asdata(\comp_unit|Mux3~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[0] .is_wysiwyg = "true";
defparam \comp_unit|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N8
cycloneive_lcell_comb \comp_unit|i[1]~6 (
// Equation(s):
// \comp_unit|i[1]~6_combout  = (\comp_unit|m [1] & ((\comp_unit|i [1] & (\comp_unit|i[0]~5  & VCC)) # (!\comp_unit|i [1] & (!\comp_unit|i[0]~5 )))) # (!\comp_unit|m [1] & ((\comp_unit|i [1] & (!\comp_unit|i[0]~5 )) # (!\comp_unit|i [1] & ((\comp_unit|i[0]~5 
// ) # (GND)))))
// \comp_unit|i[1]~7  = CARRY((\comp_unit|m [1] & (!\comp_unit|i [1] & !\comp_unit|i[0]~5 )) # (!\comp_unit|m [1] & ((!\comp_unit|i[0]~5 ) # (!\comp_unit|i [1]))))

	.dataa(\comp_unit|m [1]),
	.datab(\comp_unit|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[0]~5 ),
	.combout(\comp_unit|i[1]~6_combout ),
	.cout(\comp_unit|i[1]~7 ));
// synopsys translate_off
defparam \comp_unit|i[1]~6 .lut_mask = 16'h9617;
defparam \comp_unit|i[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y70_N9
dffeas \comp_unit|i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[1]~6_combout ),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[1] .is_wysiwyg = "true";
defparam \comp_unit|i[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \i_pins[2]~input (
	.i(i_pins[2]),
	.ibar(gnd),
	.o(\i_pins[2]~input_o ));
// synopsys translate_off
defparam \i_pins[2]~input .bus_hold = "false";
defparam \i_pins[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y70_N17
dffeas \comp_unit|y0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[2] .is_wysiwyg = "true";
defparam \comp_unit|y0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y70_N9
dffeas \comp_unit|y1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[2] .is_wysiwyg = "true";
defparam \comp_unit|y1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N10
cycloneive_lcell_comb \instr_decoder|Equal12~3 (
// Equation(s):
// \instr_decoder|Equal12~3_combout  = (!\instr_decoder|ir [6] & (!\instr_decoder|ir [5] & (\instr_decoder|ir [4] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~3 .lut_mask = 16'h0010;
defparam \instr_decoder|Equal12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N30
cycloneive_lcell_comb \instr_decoder|register_enables[1]~1 (
// Equation(s):
// \instr_decoder|register_enables[1]~1_combout  = (\instr_decoder|Equal12~3_combout ) # ((\sync_reset~q ) # ((\instr_decoder|Equal15~0_combout  & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal12~3_combout ),
	.datab(\instr_decoder|Equal15~0_combout ),
	.datac(\instr_decoder|ir [4]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[1]~1 .lut_mask = 16'hFFAE;
defparam \instr_decoder|register_enables[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N5
dffeas \comp_unit|x1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[2] .is_wysiwyg = "true";
defparam \comp_unit|x1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y70_N1
dffeas \comp_unit|x0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[2] .is_wysiwyg = "true";
defparam \comp_unit|x0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N0
cycloneive_lcell_comb \comp_unit|Mux1~2 (
// Equation(s):
// \comp_unit|Mux1~2_combout  = (\instr_decoder|source_register_select[1]~2_combout  & (((\instr_decoder|source_register_select[0]~1_combout )))) # (!\instr_decoder|source_register_select[1]~2_combout  & ((\instr_decoder|source_register_select[0]~1_combout  
// & (\comp_unit|x1 [2])) # (!\instr_decoder|source_register_select[0]~1_combout  & ((\comp_unit|x0 [2])))))

	.dataa(\comp_unit|x1 [2]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|x0 [2]),
	.datad(\instr_decoder|source_register_select[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~2 .lut_mask = 16'hEE30;
defparam \comp_unit|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N8
cycloneive_lcell_comb \comp_unit|Mux1~3 (
// Equation(s):
// \comp_unit|Mux1~3_combout  = (\instr_decoder|source_register_select[1]~2_combout  & ((\comp_unit|Mux1~2_combout  & ((\comp_unit|y1 [2]))) # (!\comp_unit|Mux1~2_combout  & (\comp_unit|y0 [2])))) # (!\instr_decoder|source_register_select[1]~2_combout  & 
// (((\comp_unit|Mux1~2_combout ))))

	.dataa(\comp_unit|y0 [2]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|y1 [2]),
	.datad(\comp_unit|Mux1~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~3 .lut_mask = 16'hF388;
defparam \comp_unit|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N8
cycloneive_io_ibuf \i_pins[3]~input (
	.i(i_pins[3]),
	.ibar(gnd),
	.o(\i_pins[3]~input_o ));
// synopsys translate_off
defparam \i_pins[3]~input .bus_hold = "false";
defparam \i_pins[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y70_N7
dffeas \comp_unit|y0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[3] .is_wysiwyg = "true";
defparam \comp_unit|y0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y70_N27
dffeas \comp_unit|y1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[3] .is_wysiwyg = "true";
defparam \comp_unit|y1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y69_N7
dffeas \comp_unit|x1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[3] .is_wysiwyg = "true";
defparam \comp_unit|x1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y70_N3
dffeas \comp_unit|x0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[3] .is_wysiwyg = "true";
defparam \comp_unit|x0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N2
cycloneive_lcell_comb \comp_unit|Mux0~2 (
// Equation(s):
// \comp_unit|Mux0~2_combout  = (\instr_decoder|source_register_select[1]~2_combout  & (((\instr_decoder|source_register_select[0]~1_combout )))) # (!\instr_decoder|source_register_select[1]~2_combout  & ((\instr_decoder|source_register_select[0]~1_combout  
// & (\comp_unit|x1 [3])) # (!\instr_decoder|source_register_select[0]~1_combout  & ((\comp_unit|x0 [3])))))

	.dataa(\comp_unit|x1 [3]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|x0 [3]),
	.datad(\instr_decoder|source_register_select[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~2 .lut_mask = 16'hEE30;
defparam \comp_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N26
cycloneive_lcell_comb \comp_unit|Mux0~3 (
// Equation(s):
// \comp_unit|Mux0~3_combout  = (\instr_decoder|source_register_select[1]~2_combout  & ((\comp_unit|Mux0~2_combout  & ((\comp_unit|y1 [3]))) # (!\comp_unit|Mux0~2_combout  & (\comp_unit|y0 [3])))) # (!\instr_decoder|source_register_select[1]~2_combout  & 
// (((\comp_unit|Mux0~2_combout ))))

	.dataa(\comp_unit|y0 [3]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|y1 [3]),
	.datad(\comp_unit|Mux0~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~3 .lut_mask = 16'hF388;
defparam \comp_unit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N4
cycloneive_lcell_comb \comp_unit|Mux0~4 (
// Equation(s):
// \comp_unit|Mux0~4_combout  = (\comp_unit|Mux3~20_combout  & (\instr_decoder|source_register_select[3]~0_combout )) # (!\comp_unit|Mux3~20_combout  & ((\instr_decoder|source_register_select[3]~0_combout  & (\instr_decoder|LS_nibble_of_ir [3])) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux0~3_combout )))))

	.dataa(\comp_unit|Mux3~20_combout ),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\comp_unit|Mux0~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~4 .lut_mask = 16'hD9C8;
defparam \comp_unit|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N8
cycloneive_lcell_comb \comp_unit|alu_out[2]~8 (
// Equation(s):
// \comp_unit|alu_out[2]~8_combout  = (\instr_decoder|LS_nibble_of_ir [3] & ((\instr_decoder|LS_nibble_of_ir [1] & (\instr_decoder|LS_nibble_of_ir [2] & \instr_decoder|LS_nibble_of_ir [0])) # (!\instr_decoder|LS_nibble_of_ir [1] & 
// (!\instr_decoder|LS_nibble_of_ir [2] & !\instr_decoder|LS_nibble_of_ir [0]))))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\instr_decoder|LS_nibble_of_ir [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~8 .lut_mask = 16'h8010;
defparam \comp_unit|alu_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N12
cycloneive_lcell_comb \comp_unit|alu_out[1]~14 (
// Equation(s):
// \comp_unit|alu_out[1]~14_combout  = (\instr_decoder|LS_nibble_of_ir [0] & (!\comp_unit|alu_out[2]~8_combout  & !\sync_reset~q ))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\comp_unit|alu_out[2]~8_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~14 .lut_mask = 16'h000C;
defparam \comp_unit|alu_out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N6
cycloneive_lcell_comb \comp_unit|x[3]~3 (
// Equation(s):
// \comp_unit|x[3]~3_combout  = (\instr_decoder|ir [4] & ((\sync_reset~q  & ((\comp_unit|x0 [3]))) # (!\sync_reset~q  & (\comp_unit|x1 [3])))) # (!\instr_decoder|ir [4] & (((\comp_unit|x0 [3]))))

	.dataa(\instr_decoder|ir [4]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|x1 [3]),
	.datad(\comp_unit|x0 [3]),
	.cin(gnd),
	.combout(\comp_unit|x[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[3]~3 .lut_mask = 16'hFD20;
defparam \comp_unit|x[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N6
cycloneive_lcell_comb \comp_unit|y[3]~2 (
// Equation(s):
// \comp_unit|y[3]~2_combout  = (\instr_decoder|LS_nibble_of_ir [3] & ((\sync_reset~q  & ((\comp_unit|y0 [3]))) # (!\sync_reset~q  & (\comp_unit|y1 [3])))) # (!\instr_decoder|LS_nibble_of_ir [3] & (((\comp_unit|y0 [3]))))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\comp_unit|y1 [3]),
	.datac(\comp_unit|y0 [3]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[3]~2 .lut_mask = 16'hF0D8;
defparam \comp_unit|y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N16
cycloneive_lcell_comb \comp_unit|y[2]~3 (
// Equation(s):
// \comp_unit|y[2]~3_combout  = (\sync_reset~q  & (((\comp_unit|y0 [2])))) # (!\sync_reset~q  & ((\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|y1 [2])) # (!\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|y0 [2])))))

	.dataa(\comp_unit|y1 [2]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|y0 [2]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|y[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[2]~3 .lut_mask = 16'hE2F0;
defparam \comp_unit|y[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N0
cycloneive_lcell_comb \comp_unit|x[2]~2 (
// Equation(s):
// \comp_unit|x[2]~2_combout  = (\instr_decoder|ir [4] & ((\sync_reset~q  & ((\comp_unit|x0 [2]))) # (!\sync_reset~q  & (\comp_unit|x1 [2])))) # (!\instr_decoder|ir [4] & (((\comp_unit|x0 [2]))))

	.dataa(\comp_unit|x1 [2]),
	.datab(\instr_decoder|ir [4]),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|x0 [2]),
	.cin(gnd),
	.combout(\comp_unit|x[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[2]~2 .lut_mask = 16'hFB08;
defparam \comp_unit|x[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [5] = (\sync_reset~q  & (((\comp_unit|y0 [1])))) # (!\sync_reset~q  & ((\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|y1 [1])) # (!\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|y0 [1])))))

	.dataa(\comp_unit|y1 [1]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|y0 [1]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[5] .lut_mask = 16'hE2F0;
defparam \comp_unit|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y70_N13
dffeas \comp_unit|y1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[0] .is_wysiwyg = "true";
defparam \comp_unit|y1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y70_N29
dffeas \comp_unit|y0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[0] .is_wysiwyg = "true";
defparam \comp_unit|y0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N28
cycloneive_lcell_comb \comp_unit|y[0]~0 (
// Equation(s):
// \comp_unit|y[0]~0_combout  = (\sync_reset~q  & (((\comp_unit|y0 [0])))) # (!\sync_reset~q  & ((\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|y1 [0])) # (!\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|y0 [0])))))

	.dataa(\comp_unit|y1 [0]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|y0 [0]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[0]~0 .lut_mask = 16'hE2F0;
defparam \comp_unit|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N13
dffeas \comp_unit|x1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[0] .is_wysiwyg = "true";
defparam \comp_unit|x1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y70_N29
dffeas \comp_unit|x0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[0] .is_wysiwyg = "true";
defparam \comp_unit|x0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N20
cycloneive_lcell_comb \comp_unit|x[0]~0 (
// Equation(s):
// \comp_unit|x[0]~0_combout  = (\sync_reset~q  & (((\comp_unit|x0 [0])))) # (!\sync_reset~q  & ((\instr_decoder|ir [4] & (\comp_unit|x1 [0])) # (!\instr_decoder|ir [4] & ((\comp_unit|x0 [0])))))

	.dataa(\comp_unit|x1 [0]),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [4]),
	.datad(\comp_unit|x0 [0]),
	.cin(gnd),
	.combout(\comp_unit|x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[0]~0 .lut_mask = 16'hEF20;
defparam \comp_unit|x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N2
cycloneive_lcell_comb \comp_unit|Add1~0 (
// Equation(s):
// \comp_unit|Add1~0_combout  = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout  $ (VCC))) # (!\comp_unit|y[0]~0_combout  & ((\comp_unit|x[0]~0_combout ) # (GND)))
// \comp_unit|Add1~1  = CARRY((\comp_unit|x[0]~0_combout ) # (!\comp_unit|y[0]~0_combout ))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add1~0_combout ),
	.cout(\comp_unit|Add1~1 ));
// synopsys translate_off
defparam \comp_unit|Add1~0 .lut_mask = 16'h66DD;
defparam \comp_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N4
cycloneive_lcell_comb \comp_unit|Add1~2 (
// Equation(s):
// \comp_unit|Add1~2_combout  = (\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add1~1  & VCC)))) # (!\comp_unit|x[1]~1_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add1~1 ) # (GND))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add1~1 ))))
// \comp_unit|Add1~3  = CARRY((\comp_unit|x[1]~1_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add1~1 )) # (!\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5]) # (!\comp_unit|Add1~1 ))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add1~1 ),
	.combout(\comp_unit|Add1~2_combout ),
	.cout(\comp_unit|Add1~3 ));
// synopsys translate_off
defparam \comp_unit|Add1~2 .lut_mask = 16'h694D;
defparam \comp_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N6
cycloneive_lcell_comb \comp_unit|Add1~4 (
// Equation(s):
// \comp_unit|Add1~4_combout  = ((\comp_unit|y[2]~3_combout  $ (\comp_unit|x[2]~2_combout  $ (\comp_unit|Add1~3 )))) # (GND)
// \comp_unit|Add1~5  = CARRY((\comp_unit|y[2]~3_combout  & (\comp_unit|x[2]~2_combout  & !\comp_unit|Add1~3 )) # (!\comp_unit|y[2]~3_combout  & ((\comp_unit|x[2]~2_combout ) # (!\comp_unit|Add1~3 ))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add1~3 ),
	.combout(\comp_unit|Add1~4_combout ),
	.cout(\comp_unit|Add1~5 ));
// synopsys translate_off
defparam \comp_unit|Add1~4 .lut_mask = 16'h964D;
defparam \comp_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N8
cycloneive_lcell_comb \comp_unit|Add1~6 (
// Equation(s):
// \comp_unit|Add1~6_combout  = \comp_unit|x[3]~3_combout  $ (\comp_unit|Add1~5  $ (!\comp_unit|y[3]~2_combout ))

	.dataa(gnd),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(\comp_unit|Add1~5 ),
	.combout(\comp_unit|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add1~6 .lut_mask = 16'h3CC3;
defparam \comp_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N22
cycloneive_lcell_comb \comp_unit|alu_out[3]~27 (
// Equation(s):
// \comp_unit|alu_out[3]~27_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|x[3]~3_combout  $ (((\instr_decoder|LS_nibble_of_ir [1]) # (\comp_unit|y[3]~2_combout ))))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\instr_decoder|LS_nibble_of_ir 
// [1]))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~27 .lut_mask = 16'h2E6A;
defparam \comp_unit|alu_out[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [5] = \comp_unit|y[3]~2_combout  $ (((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))

	.dataa(gnd),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[5] .lut_mask = 16'h3FC0;
defparam \comp_unit|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [3] = (\comp_unit|x[3]~3_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|x[3]~3_combout ),
	.datab(\comp_unit|y[3]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[3] .lut_mask = 16'hA888;
defparam \comp_unit|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [4] = (\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~2_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|y[2]~3_combout )))) # (!\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~2_combout  $ 
// (((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout )))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[3]~2_combout ),
	.datac(\comp_unit|y[2]~3_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[4] .lut_mask = 16'h486C;
defparam \comp_unit|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [2] = (\comp_unit|x[2]~2_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(\comp_unit|x[2]~2_combout ),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[2] .lut_mask = 16'hF080;
defparam \comp_unit|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [1] = (\comp_unit|x[1]~1_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(\comp_unit|y[3]~2_combout ),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[1] .lut_mask = 16'hF800;
defparam \comp_unit|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|y[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h0FF0;
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [3] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|x[3]~3_combout  $ (((\comp_unit|Mult0|auto_generated|le4a [5]))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (((!\comp_unit|x[2]~2_combout  & \comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[3]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[3] .lut_mask = 16'h5A30;
defparam \comp_unit|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [4] = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|y[0]~0_combout ) # (!\comp_unit|x[3]~3_combout )))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[4] .lut_mask = 16'hA0F0;
defparam \comp_unit|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [2] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|x[2]~2_combout  $ (\comp_unit|Mult0|auto_generated|le4a [5])))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[2] .lut_mask = 16'h3C50;
defparam \comp_unit|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [3] = (\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|x[3]~3_combout ))))) # (!\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & 
// (!\comp_unit|x[2]~2_combout )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|y[0]~0_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[3] .lut_mask = 16'h52A2;
defparam \comp_unit|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [2] = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[2]~2_combout  $ ((\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|y[0]~0_combout  & (((\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|x[1]~1_combout 
// ))))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[2] .lut_mask = 16'h2878;
defparam \comp_unit|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [2] & (\comp_unit|Mult0|auto_generated|le4a [5] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [2] & (\comp_unit|Mult0|auto_generated|le4a [5] & VCC))
// \comp_unit|Mult0|auto_generated|op_1~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [2] & \comp_unit|Mult0|auto_generated|le4a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [3] & (!\comp_unit|Mult0|auto_generated|op_1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [3] & ((\comp_unit|Mult0|auto_generated|op_1~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_1~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_1~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [3]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~2 .lut_mask = 16'h5A5F;
defparam \comp_unit|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~4_combout  = ((\comp_unit|Mult0|auto_generated|le3a [4] $ (\comp_unit|Mult0|auto_generated|le4a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~5  = CARRY((\comp_unit|Mult0|auto_generated|le3a [4] & ((\comp_unit|Mult0|auto_generated|le4a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~3 ))) # (!\comp_unit|Mult0|auto_generated|le3a [4] & 
// (\comp_unit|Mult0|auto_generated|le4a [2] & !\comp_unit|Mult0|auto_generated|op_1~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~6_combout  = (\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (\comp_unit|Mult0|auto_generated|op_1~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// (!\comp_unit|Mult0|auto_generated|op_1~5 )))) # (!\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (!\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// ((\comp_unit|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_1~7  = CARRY((\comp_unit|Mult0|auto_generated|le5a [1] & (!\comp_unit|Mult0|auto_generated|le4a [3] & !\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le5a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_1~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [3]))))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [1]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~8_combout  = ((\comp_unit|Mult0|auto_generated|le4a [4] $ (\comp_unit|Mult0|auto_generated|le5a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~9  = CARRY((\comp_unit|Mult0|auto_generated|le4a [4] & ((\comp_unit|Mult0|auto_generated|le5a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~7 ))) # (!\comp_unit|Mult0|auto_generated|le4a [4] & 
// (\comp_unit|Mult0|auto_generated|le5a [2] & !\comp_unit|Mult0|auto_generated|op_1~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le5a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~10_combout  = \comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|Mult0|auto_generated|op_1~9  $ (!\comp_unit|Mult0|auto_generated|le5a [3]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cin(\comp_unit|Mult0|auto_generated|op_1~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~10 .lut_mask = 16'h3CC3;
defparam \comp_unit|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [0] = (\comp_unit|x[0]~0_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[3]~2_combout ),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[0] .lut_mask = 16'hE0C0;
defparam \comp_unit|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [1] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|x[1]~1_combout )))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le4a [5])))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[1] .lut_mask = 16'h1CD0;
defparam \comp_unit|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [0] = \comp_unit|y[3]~2_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|x[0]~0_combout ) # (\comp_unit|y[2]~3_combout ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|x[0]~0_combout  
// & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[3]~2_combout ),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[0] .lut_mask = 16'h366C;
defparam \comp_unit|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [1] = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[1]~1_combout  $ ((\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|y[0]~0_combout  & (((\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|x[0]~0_combout 
// ))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|y[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[1] .lut_mask = 16'h660C;
defparam \comp_unit|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [0] = \comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|x[0]~0_combout  & \comp_unit|y[0]~0_combout )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(gnd),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|y[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[0] .lut_mask = 16'h5AAA;
defparam \comp_unit|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|le3a [0] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|le3a [0] & VCC))
// \comp_unit|Mult0|auto_generated|op_3~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|Mult0|auto_generated|le3a [0]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [1] & (!\comp_unit|Mult0|auto_generated|op_3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [1] & ((\comp_unit|Mult0|auto_generated|op_3~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_3~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [1]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~2 .lut_mask = 16'h5A5F;
defparam \comp_unit|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~4_combout  = ((\comp_unit|Mult0|auto_generated|le4a [0] $ (\comp_unit|Mult0|auto_generated|op_1~0_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~5  = CARRY((\comp_unit|Mult0|auto_generated|le4a [0] & ((\comp_unit|Mult0|auto_generated|op_1~0_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~3 ))) # (!\comp_unit|Mult0|auto_generated|le4a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~0_combout  & !\comp_unit|Mult0|auto_generated|op_3~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~6_combout  = (\comp_unit|Mult0|auto_generated|le4a [1] & ((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (\comp_unit|Mult0|auto_generated|op_3~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// (!\comp_unit|Mult0|auto_generated|op_3~5 )))) # (!\comp_unit|Mult0|auto_generated|le4a [1] & ((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (!\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// ((\comp_unit|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~7  = CARRY((\comp_unit|Mult0|auto_generated|le4a [1] & (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & !\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_3~5 ) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [1]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~8_combout  = ((\comp_unit|Mult0|auto_generated|le5a [0] $ (\comp_unit|Mult0|auto_generated|op_1~4_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~9  = CARRY((\comp_unit|Mult0|auto_generated|le5a [0] & ((\comp_unit|Mult0|auto_generated|op_1~4_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~7 ))) # (!\comp_unit|Mult0|auto_generated|le5a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~4_combout  & !\comp_unit|Mult0|auto_generated|op_3~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~10_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (\comp_unit|Mult0|auto_generated|op_3~9  & VCC)) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// (!\comp_unit|Mult0|auto_generated|op_3~9 )))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (!\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// ((\comp_unit|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~11  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & !\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((!\comp_unit|Mult0|auto_generated|op_3~9 ) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~12_combout  = ((\comp_unit|Mult0|auto_generated|op_1~8_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5] $ (!\comp_unit|Mult0|auto_generated|op_3~11 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~13  = CARRY((\comp_unit|Mult0|auto_generated|op_1~8_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5]) # (!\comp_unit|Mult0|auto_generated|op_3~11 ))) # (!\comp_unit|Mult0|auto_generated|op_1~8_combout  & 
// (\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Mult0|auto_generated|op_3~11 )))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~11 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~14_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_3~13  $ (!\comp_unit|Mult0|auto_generated|op_1~10_combout ))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cin(\comp_unit|Mult0|auto_generated|op_3~13 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~14 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N6
cycloneive_lcell_comb \comp_unit|alu_out[3]~28 (
// Equation(s):
// \comp_unit|alu_out[3]~28_combout  = (\comp_unit|alu_out[3]~27_combout  & (((\instr_decoder|LS_nibble_of_ir [2]) # (\comp_unit|Mult0|auto_generated|op_3~14_combout )))) # (!\comp_unit|alu_out[3]~27_combout  & (\comp_unit|Add1~6_combout  & 
// (!\instr_decoder|LS_nibble_of_ir [2])))

	.dataa(\comp_unit|Add1~6_combout ),
	.datab(\comp_unit|alu_out[3]~27_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~28 .lut_mask = 16'hCEC2;
defparam \comp_unit|alu_out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N10
cycloneive_lcell_comb \comp_unit|alu_out[1]~9 (
// Equation(s):
// \comp_unit|alu_out[1]~9_combout  = (!\instr_decoder|LS_nibble_of_ir [0] & (!\comp_unit|alu_out[2]~8_combout  & !\sync_reset~q ))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\comp_unit|alu_out[2]~8_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~9 .lut_mask = 16'h0003;
defparam \comp_unit|alu_out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y69_N16
cycloneive_lcell_comb \comp_unit|alu_out~24 (
// Equation(s):
// \comp_unit|alu_out~24_combout  = (\comp_unit|y[3]~2_combout  & \comp_unit|x[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|y[3]~2_combout ),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~24 .lut_mask = 16'hF000;
defparam \comp_unit|alu_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N12
cycloneive_lcell_comb \comp_unit|Add2~0 (
// Equation(s):
// \comp_unit|Add2~0_combout  = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout  $ (VCC))) # (!\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout  & VCC))
// \comp_unit|Add2~1  = CARRY((\comp_unit|y[0]~0_combout  & \comp_unit|x[0]~0_combout ))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add2~0_combout ),
	.cout(\comp_unit|Add2~1 ));
// synopsys translate_off
defparam \comp_unit|Add2~0 .lut_mask = 16'h6688;
defparam \comp_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N14
cycloneive_lcell_comb \comp_unit|Add2~2 (
// Equation(s):
// \comp_unit|Add2~2_combout  = (\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add2~1  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add2~1 )))) # (!\comp_unit|x[1]~1_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add2~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add2~1 ) # (GND)))))
// \comp_unit|Add2~3  = CARRY((\comp_unit|x[1]~1_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add2~1 )) # (!\comp_unit|x[1]~1_combout  & ((!\comp_unit|Add2~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~1 ),
	.combout(\comp_unit|Add2~2_combout ),
	.cout(\comp_unit|Add2~3 ));
// synopsys translate_off
defparam \comp_unit|Add2~2 .lut_mask = 16'h9617;
defparam \comp_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N16
cycloneive_lcell_comb \comp_unit|Add2~4 (
// Equation(s):
// \comp_unit|Add2~4_combout  = ((\comp_unit|y[2]~3_combout  $ (\comp_unit|x[2]~2_combout  $ (!\comp_unit|Add2~3 )))) # (GND)
// \comp_unit|Add2~5  = CARRY((\comp_unit|y[2]~3_combout  & ((\comp_unit|x[2]~2_combout ) # (!\comp_unit|Add2~3 ))) # (!\comp_unit|y[2]~3_combout  & (\comp_unit|x[2]~2_combout  & !\comp_unit|Add2~3 )))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~3 ),
	.combout(\comp_unit|Add2~4_combout ),
	.cout(\comp_unit|Add2~5 ));
// synopsys translate_off
defparam \comp_unit|Add2~4 .lut_mask = 16'h698E;
defparam \comp_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N18
cycloneive_lcell_comb \comp_unit|Add2~6 (
// Equation(s):
// \comp_unit|Add2~6_combout  = \comp_unit|x[3]~3_combout  $ (\comp_unit|Add2~5  $ (\comp_unit|y[3]~2_combout ))

	.dataa(gnd),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(\comp_unit|Add2~5 ),
	.combout(\comp_unit|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add2~6 .lut_mask = 16'hC33C;
defparam \comp_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N30
cycloneive_lcell_comb \comp_unit|Add0~1 (
// Equation(s):
// \comp_unit|Add0~1_combout  = \comp_unit|x[3]~3_combout  $ (((\comp_unit|x[2]~2_combout ) # ((\comp_unit|x[0]~0_combout ) # (\comp_unit|x[1]~1_combout ))))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add0~1 .lut_mask = 16'h0F1E;
defparam \comp_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N24
cycloneive_lcell_comb \comp_unit|alu_out[3]~23 (
// Equation(s):
// \comp_unit|alu_out[3]~23_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|Mult0|auto_generated|op_3~6_combout ) # (\instr_decoder|LS_nibble_of_ir [1])))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|Add0~1_combout  & 
// ((!\instr_decoder|LS_nibble_of_ir [1]))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|Add0~1_combout ),
	.datac(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~23 .lut_mask = 16'hAAE4;
defparam \comp_unit|alu_out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N28
cycloneive_lcell_comb \comp_unit|alu_out[3]~25 (
// Equation(s):
// \comp_unit|alu_out[3]~25_combout  = (\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|alu_out[3]~23_combout  & (\comp_unit|alu_out~24_combout )) # (!\comp_unit|alu_out[3]~23_combout  & ((\comp_unit|Add2~6_combout ))))) # (!\instr_decoder|LS_nibble_of_ir 
// [1] & (((\comp_unit|alu_out[3]~23_combout ))))

	.dataa(\comp_unit|alu_out~24_combout ),
	.datab(\comp_unit|Add2~6_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\comp_unit|alu_out[3]~23_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~25 .lut_mask = 16'hAFC0;
defparam \comp_unit|alu_out[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~10 (
// Equation(s):
// \comp_unit|alu_out[1]~10_combout  = (\comp_unit|alu_out[2]~8_combout  & !\sync_reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|alu_out[2]~8_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~10 .lut_mask = 16'h00F0;
defparam \comp_unit|alu_out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N20
cycloneive_lcell_comb \comp_unit|alu_out[3]~26 (
// Equation(s):
// \comp_unit|alu_out[3]~26_combout  = (\comp_unit|alu_out[1]~9_combout  & ((\comp_unit|alu_out[3]~25_combout ) # ((\comp_unit|r [3] & \comp_unit|alu_out[1]~10_combout )))) # (!\comp_unit|alu_out[1]~9_combout  & (\comp_unit|r [3] & 
// ((\comp_unit|alu_out[1]~10_combout ))))

	.dataa(\comp_unit|alu_out[1]~9_combout ),
	.datab(\comp_unit|r [3]),
	.datac(\comp_unit|alu_out[3]~25_combout ),
	.datad(\comp_unit|alu_out[1]~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~26 .lut_mask = 16'hECA0;
defparam \comp_unit|alu_out[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N30
cycloneive_lcell_comb \comp_unit|alu_out[3]~29 (
// Equation(s):
// \comp_unit|alu_out[3]~29_combout  = (\comp_unit|alu_out[3]~26_combout ) # ((\comp_unit|alu_out[1]~14_combout  & \comp_unit|alu_out[3]~28_combout ))

	.dataa(\comp_unit|alu_out[1]~14_combout ),
	.datab(gnd),
	.datac(\comp_unit|alu_out[3]~28_combout ),
	.datad(\comp_unit|alu_out[3]~26_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~29 .lut_mask = 16'hFFA0;
defparam \comp_unit|alu_out[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N14
cycloneive_lcell_comb \instr_decoder|register_enables[4]~4 (
// Equation(s):
// \instr_decoder|register_enables[4]~4_combout  = (\sync_reset~q ) # ((\instr_decoder|ir [6] & (\instr_decoder|ir [7] & !\instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[4]~4 .lut_mask = 16'hFF08;
defparam \instr_decoder|register_enables[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y69_N31
dffeas \comp_unit|r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[3] .is_wysiwyg = "true";
defparam \comp_unit|r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N4
cycloneive_lcell_comb \comp_unit|Mux0~0 (
// Equation(s):
// \comp_unit|Mux0~0_combout  = (\instr_decoder|source_register_select[1]~2_combout  & ((\comp_unit|i [3]) # ((\instr_decoder|source_register_select[0]~1_combout )))) # (!\instr_decoder|source_register_select[1]~2_combout  & (((\comp_unit|r [3] & 
// !\instr_decoder|source_register_select[0]~1_combout ))))

	.dataa(\comp_unit|i [3]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|r [3]),
	.datad(\instr_decoder|source_register_select[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~0 .lut_mask = 16'hCCB8;
defparam \comp_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y70_N0
cycloneive_ram_block \data_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\instr_decoder|register_enables[7]~9_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\comp_unit|Mux0~6_combout ,\comp_unit|Mux1~6_combout ,\comp_unit|Mux2~6_combout ,\comp_unit|Mux3~19_combout }),
	.portaaddr({\comp_unit|i [3],\comp_unit|i [2],\comp_unit|i [1],\comp_unit|i [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_5vh1:auto_generated|ALTSYNCRAM";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N18
cycloneive_lcell_comb \comp_unit|Mux0~1 (
// Equation(s):
// \comp_unit|Mux0~1_combout  = (\instr_decoder|source_register_select[0]~1_combout  & ((\comp_unit|Mux0~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\comp_unit|Mux0~0_combout  & (\comp_unit|m [3])))) # 
// (!\instr_decoder|source_register_select[0]~1_combout  & (((\comp_unit|Mux0~0_combout ))))

	.dataa(\comp_unit|m [3]),
	.datab(\instr_decoder|source_register_select[0]~1_combout ),
	.datac(\comp_unit|Mux0~0_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\comp_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~1 .lut_mask = 16'hF838;
defparam \comp_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N22
cycloneive_lcell_comb \comp_unit|Mux0~5 (
// Equation(s):
// \comp_unit|Mux0~5_combout  = (\comp_unit|Mux3~20_combout  & ((\comp_unit|Mux0~4_combout  & (\i_pins[3]~input_o )) # (!\comp_unit|Mux0~4_combout  & ((\comp_unit|Mux0~1_combout ))))) # (!\comp_unit|Mux3~20_combout  & (((\comp_unit|Mux0~4_combout ))))

	.dataa(\comp_unit|Mux3~20_combout ),
	.datab(\i_pins[3]~input_o ),
	.datac(\comp_unit|Mux0~4_combout ),
	.datad(\comp_unit|Mux0~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~5 .lut_mask = 16'hDAD0;
defparam \comp_unit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N26
cycloneive_lcell_comb \comp_unit|Mux0~6 (
// Equation(s):
// \comp_unit|Mux0~6_combout  = (!\sync_reset~q  & \comp_unit|Mux0~5_combout )

	.dataa(\sync_reset~q ),
	.datab(gnd),
	.datac(\comp_unit|Mux0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~6 .lut_mask = 16'h5050;
defparam \comp_unit|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N27
dffeas \comp_unit|m[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[3] .is_wysiwyg = "true";
defparam \comp_unit|m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N10
cycloneive_lcell_comb \comp_unit|i[2]~8 (
// Equation(s):
// \comp_unit|i[2]~8_combout  = ((\comp_unit|m [2] $ (\comp_unit|i [2] $ (!\comp_unit|i[1]~7 )))) # (GND)
// \comp_unit|i[2]~9  = CARRY((\comp_unit|m [2] & ((\comp_unit|i [2]) # (!\comp_unit|i[1]~7 ))) # (!\comp_unit|m [2] & (\comp_unit|i [2] & !\comp_unit|i[1]~7 )))

	.dataa(\comp_unit|m [2]),
	.datab(\comp_unit|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[1]~7 ),
	.combout(\comp_unit|i[2]~8_combout ),
	.cout(\comp_unit|i[2]~9 ));
// synopsys translate_off
defparam \comp_unit|i[2]~8 .lut_mask = 16'h698E;
defparam \comp_unit|i[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N12
cycloneive_lcell_comb \comp_unit|i[3]~10 (
// Equation(s):
// \comp_unit|i[3]~10_combout  = \comp_unit|i [3] $ (\comp_unit|i[2]~9  $ (\comp_unit|m [3]))

	.dataa(\comp_unit|i [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|m [3]),
	.cin(\comp_unit|i[2]~9 ),
	.combout(\comp_unit|i[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|i[3]~10 .lut_mask = 16'hA55A;
defparam \comp_unit|i[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y70_N13
dffeas \comp_unit|i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[3]~10_combout ),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[3] .is_wysiwyg = "true";
defparam \comp_unit|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N26
cycloneive_lcell_comb \comp_unit|alu_out~17 (
// Equation(s):
// \comp_unit|alu_out~17_combout  = (\comp_unit|y[2]~3_combout  & \comp_unit|x[2]~2_combout )

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(gnd),
	.datac(\comp_unit|x[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|alu_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~17 .lut_mask = 16'hA0A0;
defparam \comp_unit|alu_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N0
cycloneive_lcell_comb \comp_unit|Add0~0 (
// Equation(s):
// \comp_unit|Add0~0_combout  = \comp_unit|x[2]~2_combout  $ (((\comp_unit|x[1]~1_combout ) # (\comp_unit|x[0]~0_combout )))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(gnd),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add0~0 .lut_mask = 16'h3366;
defparam \comp_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N30
cycloneive_lcell_comb \comp_unit|alu_out[2]~16 (
// Equation(s):
// \comp_unit|alu_out[2]~16_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~4_combout ) # ((\instr_decoder|LS_nibble_of_ir [1])))) # (!\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|Add0~0_combout  & 
// !\instr_decoder|LS_nibble_of_ir [1]))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.datac(\comp_unit|Add0~0_combout ),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~16 .lut_mask = 16'hAAD8;
defparam \comp_unit|alu_out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N20
cycloneive_lcell_comb \comp_unit|alu_out[2]~18 (
// Equation(s):
// \comp_unit|alu_out[2]~18_combout  = (\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|alu_out[2]~16_combout  & (\comp_unit|alu_out~17_combout )) # (!\comp_unit|alu_out[2]~16_combout  & ((\comp_unit|Add2~4_combout ))))) # (!\instr_decoder|LS_nibble_of_ir 
// [1] & (((\comp_unit|alu_out[2]~16_combout ))))

	.dataa(\comp_unit|alu_out~17_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|alu_out[2]~16_combout ),
	.datad(\comp_unit|Add2~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~18 .lut_mask = 16'hBCB0;
defparam \comp_unit|alu_out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N22
cycloneive_lcell_comb \comp_unit|alu_out[2]~19 (
// Equation(s):
// \comp_unit|alu_out[2]~19_combout  = (\comp_unit|alu_out[1]~9_combout  & ((\comp_unit|alu_out[2]~18_combout ) # ((\comp_unit|r [2] & \comp_unit|alu_out[1]~10_combout )))) # (!\comp_unit|alu_out[1]~9_combout  & (\comp_unit|r [2] & 
// ((\comp_unit|alu_out[1]~10_combout ))))

	.dataa(\comp_unit|alu_out[1]~9_combout ),
	.datab(\comp_unit|r [2]),
	.datac(\comp_unit|alu_out[2]~18_combout ),
	.datad(\comp_unit|alu_out[1]~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~19 .lut_mask = 16'hECA0;
defparam \comp_unit|alu_out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N28
cycloneive_lcell_comb \comp_unit|alu_out[2]~20 (
// Equation(s):
// \comp_unit|alu_out[2]~20_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (((\instr_decoder|LS_nibble_of_ir [2]) # (\comp_unit|Mult0|auto_generated|op_3~12_combout )))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|Add1~4_combout  & 
// (!\instr_decoder|LS_nibble_of_ir [2])))

	.dataa(\comp_unit|Add1~4_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~20 .lut_mask = 16'hCEC2;
defparam \comp_unit|alu_out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N14
cycloneive_lcell_comb \comp_unit|alu_out[2]~21 (
// Equation(s):
// \comp_unit|alu_out[2]~21_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|x[2]~2_combout  $ (((\comp_unit|y[2]~3_combout ) # (\comp_unit|alu_out[2]~20_combout ))))) # (!\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|alu_out[2]~20_combout 
// ))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|alu_out[2]~20_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~21 .lut_mask = 16'h3F60;
defparam \comp_unit|alu_out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N16
cycloneive_lcell_comb \comp_unit|alu_out[2]~22 (
// Equation(s):
// \comp_unit|alu_out[2]~22_combout  = (\comp_unit|alu_out[2]~19_combout ) # ((\comp_unit|alu_out[1]~14_combout  & \comp_unit|alu_out[2]~21_combout ))

	.dataa(\comp_unit|alu_out[1]~14_combout ),
	.datab(gnd),
	.datac(\comp_unit|alu_out[2]~19_combout ),
	.datad(\comp_unit|alu_out[2]~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~22 .lut_mask = 16'hFAF0;
defparam \comp_unit|alu_out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y69_N17
dffeas \comp_unit|r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[2] .is_wysiwyg = "true";
defparam \comp_unit|r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N24
cycloneive_lcell_comb \comp_unit|Mux1~0 (
// Equation(s):
// \comp_unit|Mux1~0_combout  = (\instr_decoder|source_register_select[1]~2_combout  & ((\comp_unit|i [2]) # ((\instr_decoder|source_register_select[0]~1_combout )))) # (!\instr_decoder|source_register_select[1]~2_combout  & (((\comp_unit|r [2] & 
// !\instr_decoder|source_register_select[0]~1_combout ))))

	.dataa(\comp_unit|i [2]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|r [2]),
	.datad(\instr_decoder|source_register_select[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~0 .lut_mask = 16'hCCB8;
defparam \comp_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N6
cycloneive_lcell_comb \comp_unit|Mux1~1 (
// Equation(s):
// \comp_unit|Mux1~1_combout  = (\instr_decoder|source_register_select[0]~1_combout  & ((\comp_unit|Mux1~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [2]))) # (!\comp_unit|Mux1~0_combout  & (\comp_unit|m [2])))) # 
// (!\instr_decoder|source_register_select[0]~1_combout  & (((\comp_unit|Mux1~0_combout ))))

	.dataa(\comp_unit|m [2]),
	.datab(\instr_decoder|source_register_select[0]~1_combout ),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\comp_unit|Mux1~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~1 .lut_mask = 16'hF388;
defparam \comp_unit|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N20
cycloneive_lcell_comb \comp_unit|Mux1~4 (
// Equation(s):
// \comp_unit|Mux1~4_combout  = (\comp_unit|Mux3~20_combout  & ((\instr_decoder|source_register_select[3]~0_combout ) # ((\comp_unit|Mux1~1_combout )))) # (!\comp_unit|Mux3~20_combout  & (!\instr_decoder|source_register_select[3]~0_combout  & 
// (\comp_unit|Mux1~3_combout )))

	.dataa(\comp_unit|Mux3~20_combout ),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\comp_unit|Mux1~3_combout ),
	.datad(\comp_unit|Mux1~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~4 .lut_mask = 16'hBA98;
defparam \comp_unit|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N22
cycloneive_lcell_comb \comp_unit|Mux1~5 (
// Equation(s):
// \comp_unit|Mux1~5_combout  = (\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux1~4_combout  & ((\i_pins[2]~input_o ))) # (!\comp_unit|Mux1~4_combout  & (\instr_decoder|LS_nibble_of_ir [2])))) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & (((\comp_unit|Mux1~4_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\i_pins[2]~input_o ),
	.datad(\comp_unit|Mux1~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~5 .lut_mask = 16'hF388;
defparam \comp_unit|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N28
cycloneive_lcell_comb \comp_unit|Mux1~6 (
// Equation(s):
// \comp_unit|Mux1~6_combout  = (!\sync_reset~q  & \comp_unit|Mux1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|Mux1~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~6 .lut_mask = 16'h0F00;
defparam \comp_unit|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N29
dffeas \comp_unit|m[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[2] .is_wysiwyg = "true";
defparam \comp_unit|m[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y70_N11
dffeas \comp_unit|i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[2]~8_combout ),
	.asdata(\comp_unit|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[2] .is_wysiwyg = "true";
defparam \comp_unit|i[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y69_N27
dffeas \comp_unit|r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[1] .is_wysiwyg = "true";
defparam \comp_unit|r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N4
cycloneive_lcell_comb \comp_unit|Mux2~0 (
// Equation(s):
// \comp_unit|Mux2~0_combout  = (\instr_decoder|source_register_select[1]~2_combout  & ((\comp_unit|i [1]) # ((\instr_decoder|source_register_select[0]~1_combout )))) # (!\instr_decoder|source_register_select[1]~2_combout  & (((\comp_unit|r [1] & 
// !\instr_decoder|source_register_select[0]~1_combout ))))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|r [1]),
	.datac(\instr_decoder|source_register_select[1]~2_combout ),
	.datad(\instr_decoder|source_register_select[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~0 .lut_mask = 16'hF0AC;
defparam \comp_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N20
cycloneive_lcell_comb \comp_unit|Mux2~1 (
// Equation(s):
// \comp_unit|Mux2~1_combout  = (\instr_decoder|source_register_select[0]~1_combout  & ((\comp_unit|Mux2~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\comp_unit|Mux2~0_combout  & (\comp_unit|m [1])))) # 
// (!\instr_decoder|source_register_select[0]~1_combout  & (((\comp_unit|Mux2~0_combout ))))

	.dataa(\comp_unit|m [1]),
	.datab(\instr_decoder|source_register_select[0]~1_combout ),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\comp_unit|Mux2~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~1 .lut_mask = 16'hF388;
defparam \comp_unit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N30
cycloneive_lcell_comb \comp_unit|Mux2~5 (
// Equation(s):
// \comp_unit|Mux2~5_combout  = (\comp_unit|Mux3~20_combout  & ((\comp_unit|Mux2~4_combout  & (\i_pins[1]~input_o )) # (!\comp_unit|Mux2~4_combout  & ((\comp_unit|Mux2~1_combout ))))) # (!\comp_unit|Mux3~20_combout  & (((\comp_unit|Mux2~4_combout ))))

	.dataa(\comp_unit|Mux3~20_combout ),
	.datab(\i_pins[1]~input_o ),
	.datac(\comp_unit|Mux2~4_combout ),
	.datad(\comp_unit|Mux2~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~5 .lut_mask = 16'hDAD0;
defparam \comp_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N14
cycloneive_lcell_comb \comp_unit|Mux2~6 (
// Equation(s):
// \comp_unit|Mux2~6_combout  = (!\sync_reset~q  & \comp_unit|Mux2~5_combout )

	.dataa(\sync_reset~q ),
	.datab(gnd),
	.datac(\comp_unit|Mux2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~6 .lut_mask = 16'h5050;
defparam \comp_unit|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N23
dffeas \comp_unit|x1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[1] .is_wysiwyg = "true";
defparam \comp_unit|x1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N22
cycloneive_lcell_comb \comp_unit|x[1]~1 (
// Equation(s):
// \comp_unit|x[1]~1_combout  = (\instr_decoder|ir [4] & ((\sync_reset~q  & ((\comp_unit|x0 [1]))) # (!\sync_reset~q  & (\comp_unit|x1 [1])))) # (!\instr_decoder|ir [4] & (((\comp_unit|x0 [1]))))

	.dataa(\instr_decoder|ir [4]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|x1 [1]),
	.datad(\comp_unit|x0 [1]),
	.cin(gnd),
	.combout(\comp_unit|x[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[1]~1 .lut_mask = 16'hFD20;
defparam \comp_unit|x[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N8
cycloneive_lcell_comb \comp_unit|alu_out[1]~12 (
// Equation(s):
// \comp_unit|alu_out[1]~12_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|x[1]~1_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5]) # (\instr_decoder|LS_nibble_of_ir [1]))))) # (!\instr_decoder|LS_nibble_of_ir [2] & 
// (((\instr_decoder|LS_nibble_of_ir [1]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~12 .lut_mask = 16'h5F60;
defparam \comp_unit|alu_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N2
cycloneive_lcell_comb \comp_unit|alu_out[1]~13 (
// Equation(s):
// \comp_unit|alu_out[1]~13_combout  = (\comp_unit|alu_out[1]~12_combout  & ((\instr_decoder|LS_nibble_of_ir [2]) # ((\comp_unit|Mult0|auto_generated|op_3~10_combout )))) # (!\comp_unit|alu_out[1]~12_combout  & (!\instr_decoder|LS_nibble_of_ir [2] & 
// (\comp_unit|Add1~2_combout )))

	.dataa(\comp_unit|alu_out[1]~12_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\comp_unit|Add1~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~13 .lut_mask = 16'hBA98;
defparam \comp_unit|alu_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N12
cycloneive_lcell_comb \comp_unit|alu_out[1]~5 (
// Equation(s):
// \comp_unit|alu_out[1]~5_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|x[1]~1_combout )))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|x[0]~0_combout  $ (((\comp_unit|x[1]~1_combout )))))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~5 .lut_mask = 16'hD122;
defparam \comp_unit|alu_out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N2
cycloneive_lcell_comb \comp_unit|alu_out[1]~6 (
// Equation(s):
// \comp_unit|alu_out[1]~6_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~2_combout ))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|Add2~2_combout ))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|Add2~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~6 .lut_mask = 16'hE4E4;
defparam \comp_unit|alu_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~7 (
// Equation(s):
// \comp_unit|alu_out[1]~7_combout  = (\instr_decoder|LS_nibble_of_ir [1] & ((\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|alu_out[1]~5_combout )) # (!\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out[1]~6_combout ))))) # 
// (!\instr_decoder|LS_nibble_of_ir [1] & ((\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out[1]~6_combout ))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|alu_out[1]~5_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\comp_unit|alu_out[1]~5_combout ),
	.datad(\comp_unit|alu_out[1]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~7 .lut_mask = 16'hF690;
defparam \comp_unit|alu_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N14
cycloneive_lcell_comb \comp_unit|alu_out[1]~11 (
// Equation(s):
// \comp_unit|alu_out[1]~11_combout  = (\comp_unit|alu_out[1]~9_combout  & ((\comp_unit|alu_out[1]~7_combout ) # ((\comp_unit|r [1] & \comp_unit|alu_out[1]~10_combout )))) # (!\comp_unit|alu_out[1]~9_combout  & (\comp_unit|r [1] & 
// ((\comp_unit|alu_out[1]~10_combout ))))

	.dataa(\comp_unit|alu_out[1]~9_combout ),
	.datab(\comp_unit|r [1]),
	.datac(\comp_unit|alu_out[1]~7_combout ),
	.datad(\comp_unit|alu_out[1]~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~11 .lut_mask = 16'hECA0;
defparam \comp_unit|alu_out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N26
cycloneive_lcell_comb \comp_unit|alu_out[1]~15 (
// Equation(s):
// \comp_unit|alu_out[1]~15_combout  = (\comp_unit|alu_out[1]~11_combout ) # ((\comp_unit|alu_out[1]~13_combout  & \comp_unit|alu_out[1]~14_combout ))

	.dataa(\comp_unit|alu_out[1]~13_combout ),
	.datab(gnd),
	.datac(\comp_unit|alu_out[1]~11_combout ),
	.datad(\comp_unit|alu_out[1]~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~15 .lut_mask = 16'hFAF0;
defparam \comp_unit|alu_out[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N10
cycloneive_lcell_comb \comp_unit|alu_out~30 (
// Equation(s):
// \comp_unit|alu_out~30_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|y[0]~0_combout  & \comp_unit|x[0]~0_combout )))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|Add1~0_combout ))

	.dataa(\comp_unit|Add1~0_combout ),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~30 .lut_mask = 16'hCA0A;
defparam \comp_unit|alu_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N18
cycloneive_lcell_comb \comp_unit|alu_out~31 (
// Equation(s):
// \comp_unit|alu_out~31_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\instr_decoder|LS_nibble_of_ir [0] & (\comp_unit|Add2~0_combout )) # (!\instr_decoder|LS_nibble_of_ir [0] & ((\comp_unit|alu_out~30_combout ))))) # (!\instr_decoder|LS_nibble_of_ir 
// [2] & ((\instr_decoder|LS_nibble_of_ir [0] & ((\comp_unit|alu_out~30_combout ))) # (!\instr_decoder|LS_nibble_of_ir [0] & (\comp_unit|Add2~0_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|Add2~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [0]),
	.datad(\comp_unit|alu_out~30_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~31 .lut_mask = 16'hDE84;
defparam \comp_unit|alu_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y69_N5
dffeas \comp_unit|r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[0] .is_wysiwyg = "true";
defparam \comp_unit|r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N6
cycloneive_lcell_comb \comp_unit|alu_out~0 (
// Equation(s):
// \comp_unit|alu_out~0_combout  = (\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|r [0] $ (\instr_decoder|LS_nibble_of_ir [0])))) # (!\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|x[0]~0_combout ))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\comp_unit|r [0]),
	.datad(\instr_decoder|LS_nibble_of_ir [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~0 .lut_mask = 16'h2EE2;
defparam \comp_unit|alu_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N6
cycloneive_lcell_comb \comp_unit|alu_out~1 (
// Equation(s):
// \comp_unit|alu_out~1_combout  = (\instr_decoder|LS_nibble_of_ir [0] & ((\comp_unit|Mult0|auto_generated|op_3~8_combout ))) # (!\instr_decoder|LS_nibble_of_ir [0] & (\comp_unit|Mult0|auto_generated|op_3~0_combout ))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~1 .lut_mask = 16'hFC30;
defparam \comp_unit|alu_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N28
cycloneive_lcell_comb \comp_unit|alu_out~2 (
// Equation(s):
// \comp_unit|alu_out~2_combout  = (\instr_decoder|LS_nibble_of_ir [0] & ((\instr_decoder|LS_nibble_of_ir [2] & (!\comp_unit|alu_out~0_combout )) # (!\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out~1_combout ))))) # (!\instr_decoder|LS_nibble_of_ir 
// [0] & ((\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out~1_combout ))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|alu_out~0_combout ))))

	.dataa(\comp_unit|alu_out~0_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|alu_out~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~2 .lut_mask = 16'h7E42;
defparam \comp_unit|alu_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N18
cycloneive_lcell_comb \comp_unit|alu_out~3 (
// Equation(s):
// \comp_unit|alu_out~3_combout  = (\instr_decoder|LS_nibble_of_ir [1] & ((\instr_decoder|LS_nibble_of_ir [0] & ((\comp_unit|alu_out~2_combout ))) # (!\instr_decoder|LS_nibble_of_ir [0] & (\comp_unit|alu_out~31_combout )))) # (!\instr_decoder|LS_nibble_of_ir 
// [1] & ((\instr_decoder|LS_nibble_of_ir [0] & (\comp_unit|alu_out~31_combout )) # (!\instr_decoder|LS_nibble_of_ir [0] & ((\comp_unit|alu_out~2_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\comp_unit|alu_out~31_combout ),
	.datad(\comp_unit|alu_out~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~3 .lut_mask = 16'hF960;
defparam \comp_unit|alu_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N4
cycloneive_lcell_comb \comp_unit|alu_out[0]~4 (
// Equation(s):
// \comp_unit|alu_out[0]~4_combout  = (!\sync_reset~q  & \comp_unit|alu_out~3_combout )

	.dataa(\sync_reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|alu_out~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~4 .lut_mask = 16'h5500;
defparam \comp_unit|alu_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y69_N0
cycloneive_lcell_comb \comp_unit|Equal0~0 (
// Equation(s):
// \comp_unit|Equal0~0_combout  = (!\comp_unit|alu_out[1]~15_combout  & (!\comp_unit|alu_out[0]~4_combout  & (!\comp_unit|alu_out[3]~29_combout  & !\comp_unit|alu_out[2]~22_combout )))

	.dataa(\comp_unit|alu_out[1]~15_combout ),
	.datab(\comp_unit|alu_out[0]~4_combout ),
	.datac(\comp_unit|alu_out[3]~29_combout ),
	.datad(\comp_unit|alu_out[2]~22_combout ),
	.cin(gnd),
	.combout(\comp_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \comp_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y69_N1
dffeas \comp_unit|r_eq_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r_eq_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r_eq_0 .is_wysiwyg = "true";
defparam \comp_unit|r_eq_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y70_N24
cycloneive_lcell_comb \prog_sequencer|pm_address[3]~0 (
// Equation(s):
// \prog_sequencer|pm_address[3]~0_combout  = (!\sync_reset~q  & (!\instr_decoder|Equal12~1_combout  & ((\comp_unit|r_eq_0~q ) # (!\instr_decoder|Equal12~0_combout ))))

	.dataa(\comp_unit|r_eq_0~q ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|Equal12~1_combout ),
	.datad(\instr_decoder|Equal12~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[3]~0 .lut_mask = 16'h0203;
defparam \prog_sequencer|pm_address[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y70_N8
cycloneive_lcell_comb \prog_sequencer|pm_address[0]~1 (
// Equation(s):
// \prog_sequencer|pm_address[0]~1_combout  = (\prog_sequencer|Add0~0_combout  & \prog_sequencer|pm_address[3]~0_combout )

	.dataa(\prog_sequencer|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pm_address[3]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[0]~1 .lut_mask = 16'hAA00;
defparam \prog_sequencer|pm_address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N27
dffeas \instr_decoder|LS_nibble_of_ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_mem|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[0] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N28
cycloneive_lcell_comb \comp_unit|Mux3~15 (
// Equation(s):
// \comp_unit|Mux3~15_combout  = (\instr_decoder|source_register_select[1]~2_combout  & (((\instr_decoder|source_register_select[0]~1_combout )))) # (!\instr_decoder|source_register_select[1]~2_combout  & ((\instr_decoder|source_register_select[0]~1_combout  
// & (\comp_unit|x1 [0])) # (!\instr_decoder|source_register_select[0]~1_combout  & ((\comp_unit|x0 [0])))))

	.dataa(\comp_unit|x1 [0]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|x0 [0]),
	.datad(\instr_decoder|source_register_select[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~15 .lut_mask = 16'hEE30;
defparam \comp_unit|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y70_N12
cycloneive_lcell_comb \comp_unit|Mux3~16 (
// Equation(s):
// \comp_unit|Mux3~16_combout  = (\instr_decoder|source_register_select[1]~2_combout  & ((\comp_unit|Mux3~15_combout  & ((\comp_unit|y1 [0]))) # (!\comp_unit|Mux3~15_combout  & (\comp_unit|y0 [0])))) # (!\instr_decoder|source_register_select[1]~2_combout  & 
// (((\comp_unit|Mux3~15_combout ))))

	.dataa(\comp_unit|y0 [0]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|y1 [0]),
	.datad(\comp_unit|Mux3~15_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~16 .lut_mask = 16'hF388;
defparam \comp_unit|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N24
cycloneive_lcell_comb \comp_unit|Mux3~13 (
// Equation(s):
// \comp_unit|Mux3~13_combout  = (\instr_decoder|source_register_select[1]~2_combout  & ((\comp_unit|i [0]) # ((\instr_decoder|source_register_select[0]~1_combout )))) # (!\instr_decoder|source_register_select[1]~2_combout  & (((\comp_unit|r [0] & 
// !\instr_decoder|source_register_select[0]~1_combout ))))

	.dataa(\comp_unit|i [0]),
	.datab(\instr_decoder|source_register_select[1]~2_combout ),
	.datac(\comp_unit|r [0]),
	.datad(\instr_decoder|source_register_select[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~13 .lut_mask = 16'hCCB8;
defparam \comp_unit|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N18
cycloneive_lcell_comb \comp_unit|Mux3~14 (
// Equation(s):
// \comp_unit|Mux3~14_combout  = (\instr_decoder|source_register_select[0]~1_combout  & ((\comp_unit|Mux3~13_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [0]))) # (!\comp_unit|Mux3~13_combout  & (\comp_unit|m [0])))) # 
// (!\instr_decoder|source_register_select[0]~1_combout  & (\comp_unit|Mux3~13_combout ))

	.dataa(\instr_decoder|source_register_select[0]~1_combout ),
	.datab(\comp_unit|Mux3~13_combout ),
	.datac(\comp_unit|m [0]),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~14 .lut_mask = 16'hEC64;
defparam \comp_unit|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N0
cycloneive_lcell_comb \comp_unit|Mux3~17 (
// Equation(s):
// \comp_unit|Mux3~17_combout  = (\comp_unit|Mux3~20_combout  & ((\instr_decoder|source_register_select[3]~0_combout ) # ((\comp_unit|Mux3~14_combout )))) # (!\comp_unit|Mux3~20_combout  & (!\instr_decoder|source_register_select[3]~0_combout  & 
// (\comp_unit|Mux3~16_combout )))

	.dataa(\comp_unit|Mux3~20_combout ),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\comp_unit|Mux3~16_combout ),
	.datad(\comp_unit|Mux3~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~17 .lut_mask = 16'hBA98;
defparam \comp_unit|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N2
cycloneive_lcell_comb \comp_unit|Mux3~18 (
// Equation(s):
// \comp_unit|Mux3~18_combout  = (\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux3~17_combout  & (\i_pins[0]~input_o )) # (!\comp_unit|Mux3~17_combout  & ((\instr_decoder|LS_nibble_of_ir [0]))))) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & (((\comp_unit|Mux3~17_combout ))))

	.dataa(\i_pins[0]~input_o ),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|source_register_select[3]~0_combout ),
	.datad(\comp_unit|Mux3~17_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~18 .lut_mask = 16'hAFC0;
defparam \comp_unit|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N16
cycloneive_lcell_comb \comp_unit|Mux3~19 (
// Equation(s):
// \comp_unit|Mux3~19_combout  = (!\sync_reset~q  & \comp_unit|Mux3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\comp_unit|Mux3~18_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~19 .lut_mask = 16'h0F00;
defparam \comp_unit|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N0
cycloneive_lcell_comb \comp_unit|o_reg[0]~feeder (
// Equation(s):
// \comp_unit|o_reg[0]~feeder_combout  = \comp_unit|Mux3~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux3~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N12
cycloneive_lcell_comb \instr_decoder|Equal12~9 (
// Equation(s):
// \instr_decoder|Equal12~9_combout  = (\instr_decoder|ir [6] & (!\instr_decoder|ir [5] & (!\instr_decoder|ir [4] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~9_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~9 .lut_mask = 16'h0002;
defparam \instr_decoder|Equal12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N8
cycloneive_lcell_comb \instr_decoder|register_enables[8]~10 (
// Equation(s):
// \instr_decoder|register_enables[8]~10_combout  = (\instr_decoder|Equal12~9_combout ) # ((\sync_reset~q ) # ((\instr_decoder|Equal9~0_combout  & !\instr_decoder|LS_nibble_of_ir [3])))

	.dataa(\instr_decoder|Equal12~9_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|Equal9~0_combout ),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[8]~10 .lut_mask = 16'hEEFE;
defparam \instr_decoder|register_enables[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y70_N1
dffeas \comp_unit|o_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[0] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N10
cycloneive_lcell_comb \comp_unit|o_reg[1]~feeder (
// Equation(s):
// \comp_unit|o_reg[1]~feeder_combout  = \comp_unit|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y70_N11
dffeas \comp_unit|o_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[1] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N4
cycloneive_lcell_comb \comp_unit|o_reg[2]~feeder (
// Equation(s):
// \comp_unit|o_reg[2]~feeder_combout  = \comp_unit|Mux1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y70_N5
dffeas \comp_unit|o_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[2] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N2
cycloneive_lcell_comb \comp_unit|o_reg[3]~feeder (
// Equation(s):
// \comp_unit|o_reg[3]~feeder_combout  = \comp_unit|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux0~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y70_N3
dffeas \comp_unit|o_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[3] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N18
cycloneive_lcell_comb \instr_decoder|Equal0~0 (
// Equation(s):
// \instr_decoder|Equal0~0_combout  = (\instr_decoder|LS_nibble_of_ir [3] & (\instr_decoder|ir [7] & (!\instr_decoder|ir [5] & \instr_decoder|ir [6])))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal0~0 .lut_mask = 16'h0800;
defparam \instr_decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N28
cycloneive_lcell_comb \instr_decoder|always20~0 (
// Equation(s):
// \instr_decoder|always20~0_combout  = (!\instr_decoder|LS_nibble_of_ir [1] & !\instr_decoder|LS_nibble_of_ir [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\instr_decoder|LS_nibble_of_ir [0]),
	.cin(gnd),
	.combout(\instr_decoder|always20~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~0 .lut_mask = 16'h000F;
defparam \instr_decoder|always20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N4
cycloneive_lcell_comb \instr_decoder|Equal0~1 (
// Equation(s):
// \instr_decoder|Equal0~1_combout  = (\instr_decoder|Equal0~0_combout  & (\instr_decoder|always20~0_combout  & (!\instr_decoder|LS_nibble_of_ir [2] & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal0~0_combout ),
	.datab(\instr_decoder|always20~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal0~1 .lut_mask = 16'h0008;
defparam \instr_decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N10
cycloneive_lcell_comb \instr_decoder|Equal1~0 (
// Equation(s):
// \instr_decoder|Equal1~0_combout  = (\instr_decoder|Equal0~0_combout  & (\instr_decoder|register_enables[6]~6_combout  & !\instr_decoder|ir [4]))

	.dataa(\instr_decoder|Equal0~0_combout ),
	.datab(\instr_decoder|register_enables[6]~6_combout ),
	.datac(gnd),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal1~0 .lut_mask = 16'h0088;
defparam \instr_decoder|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N20
cycloneive_lcell_comb \instr_decoder|Equal2~0 (
// Equation(s):
// \instr_decoder|Equal2~0_combout  = (\instr_decoder|Equal0~0_combout  & (\instr_decoder|always20~0_combout  & (!\instr_decoder|LS_nibble_of_ir [2] & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal0~0_combout ),
	.datab(\instr_decoder|always20~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal2~0 .lut_mask = 16'h0800;
defparam \instr_decoder|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N22
cycloneive_lcell_comb \instr_decoder|Equal3~0 (
// Equation(s):
// \instr_decoder|Equal3~0_combout  = (\instr_decoder|Equal0~0_combout  & (\instr_decoder|register_enables[6]~6_combout  & \instr_decoder|ir [4]))

	.dataa(\instr_decoder|Equal0~0_combout ),
	.datab(\instr_decoder|register_enables[6]~6_combout ),
	.datac(gnd),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal3~0 .lut_mask = 16'h8800;
defparam \instr_decoder|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign o_reg[0] = \o_reg[0]~output_o ;

assign o_reg[1] = \o_reg[1]~output_o ;

assign o_reg[2] = \o_reg[2]~output_o ;

assign o_reg[3] = \o_reg[3]~output_o ;

assign x0[0] = \x0[0]~output_o ;

assign x0[1] = \x0[1]~output_o ;

assign x0[2] = \x0[2]~output_o ;

assign x0[3] = \x0[3]~output_o ;

assign x1[0] = \x1[0]~output_o ;

assign x1[1] = \x1[1]~output_o ;

assign x1[2] = \x1[2]~output_o ;

assign x1[3] = \x1[3]~output_o ;

assign y0[0] = \y0[0]~output_o ;

assign y0[1] = \y0[1]~output_o ;

assign y0[2] = \y0[2]~output_o ;

assign y0[3] = \y0[3]~output_o ;

assign y1[0] = \y1[0]~output_o ;

assign y1[1] = \y1[1]~output_o ;

assign y1[2] = \y1[2]~output_o ;

assign y1[3] = \y1[3]~output_o ;

assign r[0] = \r[0]~output_o ;

assign r[1] = \r[1]~output_o ;

assign r[2] = \r[2]~output_o ;

assign r[3] = \r[3]~output_o ;

assign m[0] = \m[0]~output_o ;

assign m[1] = \m[1]~output_o ;

assign m[2] = \m[2]~output_o ;

assign m[3] = \m[3]~output_o ;

assign i[0] = \i[0]~output_o ;

assign i[1] = \i[1]~output_o ;

assign i[2] = \i[2]~output_o ;

assign i[3] = \i[3]~output_o ;

assign pm_data[0] = \pm_data[0]~output_o ;

assign pm_data[1] = \pm_data[1]~output_o ;

assign pm_data[2] = \pm_data[2]~output_o ;

assign pm_data[3] = \pm_data[3]~output_o ;

assign pm_data[4] = \pm_data[4]~output_o ;

assign pm_data[5] = \pm_data[5]~output_o ;

assign pm_data[6] = \pm_data[6]~output_o ;

assign pm_data[7] = \pm_data[7]~output_o ;

assign pm_address[0] = \pm_address[0]~output_o ;

assign pm_address[1] = \pm_address[1]~output_o ;

assign pm_address[2] = \pm_address[2]~output_o ;

assign pm_address[3] = \pm_address[3]~output_o ;

assign pm_address[4] = \pm_address[4]~output_o ;

assign pm_address[5] = \pm_address[5]~output_o ;

assign pm_address[6] = \pm_address[6]~output_o ;

assign pm_address[7] = \pm_address[7]~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign from_PS[0] = \from_PS[0]~output_o ;

assign from_PS[1] = \from_PS[1]~output_o ;

assign from_PS[2] = \from_PS[2]~output_o ;

assign from_PS[3] = \from_PS[3]~output_o ;

assign from_PS[4] = \from_PS[4]~output_o ;

assign from_PS[5] = \from_PS[5]~output_o ;

assign from_PS[6] = \from_PS[6]~output_o ;

assign from_PS[7] = \from_PS[7]~output_o ;

assign from_ID[0] = \from_ID[0]~output_o ;

assign from_ID[1] = \from_ID[1]~output_o ;

assign from_ID[2] = \from_ID[2]~output_o ;

assign from_ID[3] = \from_ID[3]~output_o ;

assign from_ID[4] = \from_ID[4]~output_o ;

assign from_ID[5] = \from_ID[5]~output_o ;

assign from_ID[6] = \from_ID[6]~output_o ;

assign from_ID[7] = \from_ID[7]~output_o ;

assign from_CU[0] = \from_CU[0]~output_o ;

assign from_CU[1] = \from_CU[1]~output_o ;

assign from_CU[2] = \from_CU[2]~output_o ;

assign from_CU[3] = \from_CU[3]~output_o ;

assign from_CU[4] = \from_CU[4]~output_o ;

assign from_CU[5] = \from_CU[5]~output_o ;

assign from_CU[6] = \from_CU[6]~output_o ;

assign from_CU[7] = \from_CU[7]~output_o ;

assign ir[0] = \ir[0]~output_o ;

assign ir[1] = \ir[1]~output_o ;

assign ir[2] = \ir[2]~output_o ;

assign ir[3] = \ir[3]~output_o ;

assign ir[4] = \ir[4]~output_o ;

assign ir[5] = \ir[5]~output_o ;

assign ir[6] = \ir[6]~output_o ;

assign ir[7] = \ir[7]~output_o ;

assign register_enables[0] = \register_enables[0]~output_o ;

assign register_enables[1] = \register_enables[1]~output_o ;

assign register_enables[2] = \register_enables[2]~output_o ;

assign register_enables[3] = \register_enables[3]~output_o ;

assign register_enables[4] = \register_enables[4]~output_o ;

assign register_enables[5] = \register_enables[5]~output_o ;

assign register_enables[6] = \register_enables[6]~output_o ;

assign register_enables[7] = \register_enables[7]~output_o ;

assign register_enables[8] = \register_enables[8]~output_o ;

assign NOPC8 = \NOPC8~output_o ;

assign NOPCF = \NOPCF~output_o ;

assign NOPD8 = \NOPD8~output_o ;

assign NOPDF = \NOPDF~output_o ;

assign zero_flag = \zero_flag~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
