// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C20F256C7 Package FBGA256
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Template")
  (DATE "06/14/2013 11:39:28")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_pll")
    (INSTANCE \\inst4\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2492:2492:2492) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (364:364:364))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (174:174:174) (174:174:174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (364:364:364))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (360:360:360))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1756:1756:1756) (1756:1756:1756))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (616:616:616) (616:616:616))
        (PORT datad (869:869:869) (869:869:869))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (887:887:887))
        (PORT datab (388:388:388) (388:388:388))
        (PORT datad (380:380:380) (380:380:380))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
        (PORT sdata (733:733:733) (733:733:733))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datac (615:615:615) (615:615:615))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (399:399:399))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datad (298:298:298) (298:298:298))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (397:397:397))
        (PORT datab (374:374:374) (374:374:374))
        (PORT datad (302:302:302) (302:302:302))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (849:849:849))
        (PORT datab (889:889:889) (889:889:889))
        (PORT datad (845:845:845) (845:845:845))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1600:1600:1600))
        (PORT sdata (3035:3035:3035) (3035:3035:3035))
        (PORT ena (1551:1551:1551) (1551:1551:1551))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (399:399:399))
        (PORT datad (304:304:304) (304:304:304))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (4378:4378:4378) (4378:4378:4378))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (892:892:892))
        (PORT datab (880:880:880) (880:880:880))
        (PORT datac (878:878:878) (878:878:878))
        (PORT datad (865:865:865) (865:865:865))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6283:6283:6283) (6283:6283:6283))
        (PORT datab (6201:6201:6201) (6201:6201:6201))
        (PORT datac (6521:6521:6521) (6521:6521:6521))
        (PORT datad (6171:6171:6171) (6171:6171:6171))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1188:1188:1188) (1188:1188:1188))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (376:376:376))
        (PORT datad (546:546:546) (546:546:546))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1841:1841:1841) (1841:1841:1841))
        (PORT datab (1472:1472:1472) (1472:1472:1472))
        (PORT datad (597:597:597) (597:597:597))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (906:906:906))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (910:910:910) (910:910:910))
        (PORT datac (2609:2609:2609) (2609:2609:2609))
        (PORT datad (919:919:919) (919:919:919))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datab (377:377:377) (377:377:377))
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (626:626:626) (626:626:626))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1207:1207:1207))
        (PORT datab (528:528:528) (528:528:528))
        (PORT datac (303:303:303) (303:303:303))
        (PORT datad (517:517:517) (517:517:517))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|addr_store_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (974:974:974))
        (PORT datad (670:670:670) (670:670:670))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6218:6218:6218) (6218:6218:6218))
        (PORT datab (5583:5583:5583) (5583:5583:5583))
        (PORT datad (947:947:947) (947:947:947))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (974:974:974))
        (PORT datac (5690:5690:5690) (5690:5690:5690))
        (PORT datad (6093:6093:6093) (6093:6093:6093))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2318:2318:2318) (2318:2318:2318))
        (PORT datac (6190:6190:6190) (6190:6190:6190))
        (PORT datad (6071:6071:6071) (6071:6071:6071))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2326:2326:2326) (2326:2326:2326))
        (PORT datac (6133:6133:6133) (6133:6133:6133))
        (PORT datad (6104:6104:6104) (6104:6104:6104))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5812:5812:5812) (5812:5812:5812))
        (PORT datac (2521:2521:2521) (2521:2521:2521))
        (PORT datad (6174:6174:6174) (6174:6174:6174))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1283:1283:1283) (1283:1283:1283))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (380:380:380))
        (PORT datab (850:850:850) (850:850:850))
        (PORT datac (877:877:877) (877:877:877))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (919:919:919))
        (PORT datab (374:374:374) (374:374:374))
        (PORT datac (855:855:855) (855:855:855))
        (PORT datad (918:918:918) (918:918:918))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (314:314:314) (314:314:314))
        (PORT datad (292:292:292) (292:292:292))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (770:770:770))
        (PORT datab (559:559:559) (559:559:559))
        (PORT datac (309:309:309) (309:309:309))
        (PORT datad (825:825:825) (825:825:825))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datab (859:859:859) (859:859:859))
        (PORT datac (829:829:829) (829:829:829))
        (PORT datad (594:594:594) (594:594:594))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (360:360:360) (360:360:360))
        (PORT datac (858:858:858) (858:858:858))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1037:1037:1037))
        (PORT datab (1223:1223:1223) (1223:1223:1223))
        (PORT datac (316:316:316) (316:316:316))
        (PORT datad (900:900:900) (900:900:900))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1287:1287:1287) (1287:1287:1287))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\NBusy1\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\NBusy2\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\NBusy3\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\NBusy4\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (853:853:853) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (853:853:853) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (844:844:844) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst4\|altpll_component\|_clk1\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (929:929:929) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst4\|altpll_component\|_clk1\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|addr_store_a\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (832:832:832) (832:832:832))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ifclk\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (996:996:996) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (899:899:899))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1283:1283:1283) (1283:1283:1283))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (930:930:930))
        (PORT datab (617:617:617) (617:617:617))
        (PORT datad (332:332:332) (332:332:332))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (928:928:928))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (336:336:336) (336:336:336))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (516:516:516))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdaclr\|dffe20a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (907:907:907))
        (PORT datab (868:868:868) (868:868:868))
        (PORT datad (601:601:601) (601:601:601))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1270:1270:1270) (1270:1270:1270))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1600:1600:1600))
        (PORT sdata (996:996:996) (996:996:996))
        (PORT ena (1551:1551:1551) (1551:1551:1551))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (399:399:399))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (863:863:863) (863:863:863))
        (PORT datad (385:385:385) (385:385:385))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (892:892:892))
        (PORT datab (565:565:565) (565:565:565))
        (PORT datac (645:645:645) (645:645:645))
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (680:680:680) (680:680:680))
        (PORT datad (319:319:319) (319:319:319))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (404:404:404))
        (PORT datab (679:679:679) (679:679:679))
        (PORT datad (317:317:317) (317:317:317))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (PORT datab (676:676:676) (676:676:676))
        (PORT datac (392:392:392) (392:392:392))
        (PORT datad (913:913:913) (913:913:913))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (537:537:537))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT sdata (1068:1068:1068) (1068:1068:1068))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT sdata (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[6\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (369:369:369))
        (PORT datac (1264:1264:1264) (1264:1264:1264))
        (PORT datad (874:874:874) (874:874:874))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (914:914:914))
        (PORT datab (873:873:873) (873:873:873))
        (PORT datac (1200:1200:1200) (1200:1200:1200))
        (PORT datad (1120:1120:1120) (1120:1120:1120))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (912:912:912))
        (PORT datac (946:946:946) (946:946:946))
        (PORT datad (876:876:876) (876:876:876))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (905:905:905) (905:905:905))
        (PORT datac (894:894:894) (894:894:894))
        (PORT datad (309:309:309) (309:309:309))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0_NEW_REG56\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1275:1275:1275) (1275:1275:1275))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[10\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (635:635:635))
        (PORT datab (899:899:899) (899:899:899))
        (PORT datac (945:945:945) (945:945:945))
        (PORT datad (879:879:879) (879:879:879))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (575:575:575) (575:575:575))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1577:1577:1577))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (379:379:379))
        (PORT datad (913:913:913) (913:913:913))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~8_OTERM59_NEW_REG70\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
        (PORT sdata (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (PORT datab (385:385:385) (385:385:385))
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (397:397:397))
        (PORT datab (387:387:387) (387:387:387))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|ram_address_a\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (835:835:835) (835:835:835))
        (PORT datad (855:855:855) (855:855:855))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (854:854:854))
        (PORT datab (837:837:837) (837:837:837))
        (PORT datac (814:814:814) (814:814:814))
        (PORT datad (848:848:848) (848:848:848))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (405:405:405))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (380:380:380) (380:380:380))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (356:356:356) (356:356:356))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|parity11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (404:404:404))
        (PORT datab (391:391:391) (391:391:391))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (843:843:843) (843:843:843))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (290:290:290))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1612:1612:1612))
        (PORT datab (677:677:677) (677:677:677))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (316:316:316) (316:316:316))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]_NEW_REG62\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (1242:1242:1242) (1242:1242:1242))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1577:1577:1577))
        (PORT sdata (999:999:999) (999:999:999))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1284:1284:1284))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (639:639:639) (639:639:639))
        (PORT datad (876:876:876) (876:876:876))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (326:326:326))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (908:908:908) (908:908:908))
        (PORT datad (850:850:850) (850:850:850))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (946:946:946) (946:946:946))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (909:909:909) (909:909:909))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdempty_eq_comp_msb\|data_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (380:380:380))
        (PORT datad (890:890:890) (890:890:890))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (660:660:660))
        (PORT datab (554:554:554) (554:554:554))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datad (572:572:572) (572:572:572))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (963:963:963))
        (PORT datab (652:652:652) (652:652:652))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (637:637:637) (637:637:637))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (988:988:988))
        (PORT datab (2237:2237:2237) (2237:2237:2237))
        (PORT datad (940:940:940) (940:940:940))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (991:991:991))
        (PORT datab (1027:1027:1027) (1027:1027:1027))
        (PORT datac (636:636:636) (636:636:636))
        (PORT datad (991:991:991) (991:991:991))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (902:902:902) (902:902:902))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (995:995:995))
        (PORT datac (836:836:836) (836:836:836))
        (PORT datad (999:999:999) (999:999:999))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
        (PORT sdata (1283:1283:1283) (1283:1283:1283))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1485:1485:1485))
        (PORT datab (849:849:849) (849:849:849))
        (PORT datac (889:889:889) (889:889:889))
        (PORT datad (615:615:615) (615:615:615))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (630:630:630))
        (PORT datab (352:352:352) (352:352:352))
        (PORT datad (912:912:912) (912:912:912))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (PORT datab (937:937:937) (937:937:937))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1207:1207:1207))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT datad (381:381:381) (381:381:381))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (1490:1490:1490) (1490:1490:1490))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (989:989:989))
        (PORT datab (1023:1023:1023) (1023:1023:1023))
        (PORT datac (631:631:631) (631:631:631))
        (PORT datad (987:987:987) (987:987:987))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1482:1482:1482) (1482:1482:1482))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1610:1610:1610))
        (PORT datab (2895:2895:2895) (2895:2895:2895))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (889:889:889) (889:889:889))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (399:399:399))
        (PORT datab (1479:1479:1479) (1479:1479:1479))
        (PORT datac (303:303:303) (303:303:303))
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (328:328:328))
        (PORT datab (842:842:842) (842:842:842))
        (PORT datac (810:810:810) (810:810:810))
        (PORT datad (300:300:300) (300:300:300))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|valid_rdreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6181:6181:6181) (6181:6181:6181))
        (PORT datab (1544:1544:1544) (1544:1544:1544))
        (PORT datad (602:602:602) (602:602:602))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (2253:2253:2253) (2253:2253:2253))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (915:915:915) (915:915:915))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1601:1601:1601))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1887:1887:1887) (1887:1887:1887))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT sdata (2290:2290:2290) (2290:2290:2290))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT sdata (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (619:619:619))
        (PORT datab (1208:1208:1208) (1208:1208:1208))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT sdata (1092:1092:1092) (1092:1092:1092))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (560:560:560))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datab (298:298:298) (298:298:298))
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (2205:2205:2205) (2205:2205:2205))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT sdata (1058:1058:1058) (1058:1058:1058))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1659:1659:1659))
        (PORT datab (374:374:374) (374:374:374))
        (PORT datac (1545:1545:1545) (1545:1545:1545))
        (PORT datad (1532:1532:1532) (1532:1532:1532))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT sdata (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1518:1518:1518))
        (PORT datab (1290:1290:1290) (1290:1290:1290))
        (PORT datad (355:355:355) (355:355:355))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1288:1288:1288))
        (PORT datab (1676:1676:1676) (1676:1676:1676))
        (PORT datac (592:592:592) (592:592:592))
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (580:580:580))
        (PORT datab (290:290:290) (290:290:290))
        (PORT datac (313:313:313) (313:313:313))
        (PORT datad (297:297:297) (297:297:297))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1242:1242:1242))
        (PORT datad (292:292:292) (292:292:292))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1586:1586:1586))
        (PORT datab (596:596:596) (596:596:596))
        (PORT datac (314:314:314) (314:314:314))
        (PORT datad (290:290:290) (290:290:290))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|p0addr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ren\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1573:1573:1573))
        (PORT datab (925:925:925) (925:925:925))
        (PORT datac (866:866:866) (866:866:866))
        (PORT datad (6218:6218:6218) (6218:6218:6218))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (918:918:918))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (640:640:640) (640:640:640))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (963:963:963))
        (PORT datab (655:655:655) (655:655:655))
        (PORT datac (548:548:548) (548:548:548))
        (PORT datad (637:637:637) (637:637:637))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (451:451:451) (451:451:451))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (630:630:630))
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (932:932:932) (932:932:932))
        (PORT datac (312:312:312) (312:312:312))
        (PORT datad (938:938:938) (938:938:938))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1004:1004:1004))
        (PORT datab (990:990:990) (990:990:990))
        (PORT datad (2085:2085:2085) (2085:2085:2085))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1198:1198:1198) (1198:1198:1198))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (PORT datab (998:998:998) (998:998:998))
        (PORT datac (1028:1028:1028) (1028:1028:1028))
        (PORT datad (990:990:990) (990:990:990))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (935:935:935) (935:935:935))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (991:991:991))
        (PORT datab (1027:1027:1027) (1027:1027:1027))
        (PORT datac (636:636:636) (636:636:636))
        (PORT datad (989:989:989) (989:989:989))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (307:307:307))
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (630:630:630))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datad (912:912:912) (912:912:912))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|ram_address_b\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (858:858:858) (858:858:858))
        (PORT datad (841:841:841) (841:841:841))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (662:662:662))
        (PORT datab (652:652:652) (652:652:652))
        (PORT datac (390:390:390) (390:390:390))
        (PORT datad (941:941:941) (941:941:941))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (656:656:656))
        (PORT datab (943:943:943) (943:943:943))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (937:937:937) (937:937:937))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (362:362:362) (362:362:362))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (360:360:360) (360:360:360))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1622:1622:1622) (1622:1622:1622))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (914:914:914))
        (PORT datab (380:380:380) (380:380:380))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (644:644:644) (644:644:644))
        (IOPATH dataa combout (505:505:505) (505:505:505))
        (IOPATH datab combout (483:483:483) (483:483:483))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (478:478:478))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (936:936:936) (936:936:936))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT sdata (2002:2002:2002) (2002:2002:2002))
        (PORT ena (2253:2253:2253) (2253:2253:2253))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (916:916:916))
        (PORT datab (625:625:625) (625:625:625))
        (PORT datad (593:593:593) (593:593:593))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT sdata (1715:1715:1715) (1715:1715:1715))
        (PORT ena (2253:2253:2253) (2253:2253:2253))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (930:930:930))
        (PORT datab (617:617:617) (617:617:617))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (332:332:332) (332:332:332))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (613:613:613))
        (PORT datab (378:378:378) (378:378:378))
        (PORT datad (543:543:543) (543:543:543))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (915:915:915))
        (PORT datab (624:624:624) (624:624:624))
        (PORT datac (620:620:620) (620:620:620))
        (PORT datad (308:308:308) (308:308:308))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (785:785:785) (785:785:785))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6_NEW_REG64\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (1276:1276:1276) (1276:1276:1276))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6_NEW_REG66\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (913:913:913))
        (PORT datab (625:625:625) (625:625:625))
        (PORT datac (621:621:621) (621:621:621))
        (PORT datad (309:309:309) (309:309:309))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6_OTERM69\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (841:841:841) (841:841:841))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6_NEW_REG68\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (352:352:352))
        (PORT datad (916:916:916) (916:916:916))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (319:319:319))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datad (803:803:803) (803:803:803))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT sdata (1639:1639:1639) (1639:1639:1639))
        (PORT ena (2253:2253:2253) (2253:2253:2253))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (892:892:892))
        (PORT datab (902:902:902) (902:902:902))
        (PORT datad (871:871:871) (871:871:871))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT sdata (1662:1662:1662) (1662:1662:1662))
        (PORT ena (2253:2253:2253) (2253:2253:2253))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT sdata (1956:1956:1956) (1956:1956:1956))
        (PORT ena (2253:2253:2253) (2253:2253:2253))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (934:934:934))
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (382:382:382) (382:382:382))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1642:1642:1642) (1642:1642:1642))
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (360:360:360) (360:360:360))
        (PORT datac (1192:1192:1192) (1192:1192:1192))
        (PORT datad (935:935:935) (935:935:935))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (871:871:871))
        (PORT datab (308:308:308) (308:308:308))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (867:867:867) (867:867:867))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (819:819:819))
        (PORT datab (300:300:300) (300:300:300))
        (PORT datac (300:300:300) (300:300:300))
        (PORT datad (303:303:303) (303:303:303))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT sdata (1591:1591:1591) (1591:1591:1591))
        (PORT ena (4378:4378:4378) (4378:4378:4378))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT sdata (1995:1995:1995) (1995:1995:1995))
        (PORT ena (4378:4378:4378) (4378:4378:4378))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (576:576:576))
        (PORT datab (503:503:503) (503:503:503))
        (PORT datad (1433:1433:1433) (1433:1433:1433))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (852:852:852))
        (PORT datab (1145:1145:1145) (1145:1145:1145))
        (PORT datad (845:845:845) (845:845:845))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1188:1188:1188))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datac (834:834:834) (834:834:834))
        (PORT datad (842:842:842) (842:842:842))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (371:371:371) (371:371:371))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1187:1187:1187))
        (PORT datab (378:378:378) (378:378:378))
        (PORT datac (832:832:832) (832:832:832))
        (PORT datad (844:844:844) (844:844:844))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1593:1593:1593) (1593:1593:1593))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (4378:4378:4378) (4378:4378:4378))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (PORT datab (905:905:905) (905:905:905))
        (PORT datac (827:827:827) (827:827:827))
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT sdata (1907:1907:1907) (1907:1907:1907))
        (PORT ena (4378:4378:4378) (4378:4378:4378))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (616:616:616))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datac (619:619:619) (619:619:619))
        (PORT datad (604:604:604) (604:604:604))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (939:939:939))
        (PORT datab (822:822:822) (822:822:822))
        (PORT datac (1135:1135:1135) (1135:1135:1135))
        (PORT datad (802:802:802) (802:802:802))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (485:485:485) (485:485:485))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (828:828:828))
        (PORT datab (300:300:300) (300:300:300))
        (PORT datad (298:298:298) (298:298:298))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (365:365:365))
        (PORT datac (945:945:945) (945:945:945))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (935:935:935))
        (PORT datab (1135:1135:1135) (1135:1135:1135))
        (PORT datac (587:587:587) (587:587:587))
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (585:585:585) (585:585:585))
        (PORT datad (576:576:576) (576:576:576))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1643:1643:1643))
        (PORT datab (560:560:560) (560:560:560))
        (PORT datac (297:297:297) (297:297:297))
        (PORT datad (307:307:307) (307:307:307))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (323:323:323))
        (PORT datab (289:289:289) (289:289:289))
        (PORT datac (297:297:297) (297:297:297))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1577:1577:1577))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|int_wrfull\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (1162:1162:1162) (1162:1162:1162))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\ifclk\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\ifclk\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (364:364:364))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (911:911:911))
        (PORT datab (877:877:877) (877:877:877))
        (PORT datac (872:872:872) (872:872:872))
        (PORT datad (880:880:880) (880:880:880))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LLD\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q0_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6163:6163:6163) (6163:6163:6163))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q0_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q1_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (579:579:579) (579:579:579))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q1_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q2_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q2_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q3_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (772:772:772) (772:772:772))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q4_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (1002:1002:1002) (1002:1002:1002))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (325:325:325))
        (PORT datab (296:296:296) (296:296:296))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (326:326:326))
        (PORT datac (297:297:297) (297:297:297))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|EA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (323:323:323))
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (325:325:325))
        (PORT datab (406:406:406) (406:406:406))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|EA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (352:352:352))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1138:1138:1138))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datad (552:552:552) (552:552:552))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|EA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux24\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (922:922:922))
        (PORT datab (688:688:688) (688:688:688))
        (PORT datac (947:947:947) (947:947:947))
        (PORT datad (453:453:453) (453:453:453))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux24\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (452:452:452))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (621:621:621))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (621:621:621))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (394:394:394))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (549:549:549))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux23\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (624:624:624))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datac (488:488:488) (488:488:488))
        (PORT datad (310:310:310) (310:310:310))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leyendo\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (328:328:328))
        (PORT datac (530:530:530) (530:530:530))
        (PORT datad (289:289:289) (289:289:289))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (364:364:364))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (596:596:596) (596:596:596))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (368:368:368))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (174:174:174) (174:174:174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|leido\[9\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (620:620:620))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH cin combout (458:458:458) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|leido\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (860:860:860) (860:860:860))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (394:394:394))
        (PORT datab (375:375:375) (375:375:375))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (302:302:302))
        (PORT datac (327:327:327) (327:327:327))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (557:557:557))
        (PORT datac (836:836:836) (836:836:836))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux23\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (2140:2140:2140) (2140:2140:2140))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (560:560:560))
        (PORT datab (314:314:314) (314:314:314))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|EA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (647:647:647))
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (839:839:839) (839:839:839))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (941:941:941) (941:941:941))
        (PORT datad (900:900:900) (900:900:900))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datab (686:686:686) (686:686:686))
        (PORT datac (294:294:294) (294:294:294))
        (PORT datad (284:284:284) (284:284:284))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst2\|EA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (457:457:457))
        (PORT datad (685:685:685) (685:685:685))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (646:646:646))
        (PORT datab (902:902:902) (902:902:902))
        (PORT datac (905:905:905) (905:905:905))
        (PORT datad (682:682:682) (682:682:682))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (451:451:451) (451:451:451))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (961:961:961))
        (PORT datab (307:307:307) (307:307:307))
        (PORT datac (531:531:531) (531:531:531))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (962:962:962))
        (PORT datab (688:688:688) (688:688:688))
        (PORT datac (911:911:911) (911:911:911))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (612:612:612))
        (PORT datab (845:845:845) (845:845:845))
        (PORT datac (902:902:902) (902:902:902))
        (PORT datad (856:856:856) (856:856:856))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (PORT sdata (2535:2535:2535) (2535:2535:2535))
        (PORT ena (3260:3260:3260) (3260:3260:3260))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (922:922:922))
        (PORT datab (315:315:315) (315:315:315))
        (PORT datac (320:320:320) (320:320:320))
        (PORT datad (1149:1149:1149) (1149:1149:1149))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (827:827:827) (827:827:827))
        (PORT datad (950:950:950) (950:950:950))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (302:302:302) (302:302:302))
        (PORT datad (669:669:669) (669:669:669))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (363:363:363))
        (PORT datac (312:312:312) (312:312:312))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (523:523:523))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (679:679:679) (679:679:679))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\wen\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE writeOr)
    (DELAY
      (ABSOLUTE
        (PORT datac (2239:2239:2239) (2239:2239:2239))
        (PORT datad (1961:1961:1961) (1961:1961:1961))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\writeOr\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (809:809:809) (809:809:809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\writeOr\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux24\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (949:949:949) (949:949:949))
        (PORT datad (1558:1558:1558) (1558:1558:1558))
        (IOPATH datab combout (458:458:458) (458:458:458))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst2\|Mux24\~2clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2085:2085:2085) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst2\|Mux24\~2clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (1938:1938:1938) (1938:1938:1938))
        (PORT datad (1374:1374:1374) (1374:1374:1374))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (1979:1979:1979))
        (PORT d[1] (1565:1565:1565) (1565:1565:1565))
        (PORT d[2] (1978:1978:1978) (1978:1978:1978))
        (PORT d[3] (2355:2355:2355) (2355:2355:2355))
        (PORT d[4] (2007:2007:2007) (2007:2007:2007))
        (PORT d[5] (3925:3925:3925) (3925:3925:3925))
        (PORT d[6] (1576:1576:1576) (1576:1576:1576))
        (PORT d[7] (1542:1542:1542) (1542:1542:1542))
        (PORT d[8] (1514:1514:1514) (1514:1514:1514))
        (PORT d[9] (2890:2890:2890) (2890:2890:2890))
        (PORT d[10] (2990:2990:2990) (2990:2990:2990))
        (PORT d[11] (1879:1879:1879) (1879:1879:1879))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT stall (3421:3421:3421) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT d[0] (2358:2358:2358) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1962:1962:1962))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT ena (1741:1741:1741) (1741:1741:1741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1910:1910:1910))
        (PORT d[1] (1904:1904:1904) (1904:1904:1904))
        (PORT d[2] (1825:1825:1825) (1825:1825:1825))
        (PORT d[3] (1810:1810:1810) (1810:1810:1810))
        (PORT d[4] (1855:1855:1855) (1855:1855:1855))
        (PORT d[5] (1513:1513:1513) (1513:1513:1513))
        (PORT d[6] (1547:1547:1547) (1547:1547:1547))
        (PORT d[7] (1161:1161:1161) (1161:1161:1161))
        (PORT d[8] (1560:1560:1560) (1560:1560:1560))
        (PORT d[9] (1513:1513:1513) (1513:1513:1513))
        (PORT d[10] (1812:1812:1812) (1812:1812:1812))
        (PORT d[11] (1514:1514:1514) (1514:1514:1514))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (1759:1759:1759) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1367:1367:1367))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (1759:1759:1759) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT d[0] (1759:1759:1759) (1759:1759:1759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (923:923:923))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (321:321:321) (321:321:321))
        (PORT datad (1148:1148:1148) (1148:1148:1148))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2333:2333:2333))
        (PORT d[1] (1586:1586:1586) (1586:1586:1586))
        (PORT d[2] (1674:1674:1674) (1674:1674:1674))
        (PORT d[3] (2493:2493:2493) (2493:2493:2493))
        (PORT d[4] (2369:2369:2369) (2369:2369:2369))
        (PORT d[5] (2810:2810:2810) (2810:2810:2810))
        (PORT d[6] (2053:2053:2053) (2053:2053:2053))
        (PORT d[7] (1567:1567:1567) (1567:1567:1567))
        (PORT d[8] (1527:1527:1527) (1527:1527:1527))
        (PORT d[9] (3737:3737:3737) (3737:3737:3737))
        (PORT d[10] (1857:1857:1857) (1857:1857:1857))
        (PORT d[11] (2167:2167:2167) (2167:2167:2167))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (3405:3405:3405) (3405:3405:3405))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (2374:2374:2374) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (2351:2351:2351) (2351:2351:2351))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1626:1626:1626))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT ena (1779:1779:1779) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1945:1945:1945))
        (PORT d[1] (2245:2245:2245) (2245:2245:2245))
        (PORT d[2] (1915:1915:1915) (1915:1915:1915))
        (PORT d[3] (1842:1842:1842) (1842:1842:1842))
        (PORT d[4] (1860:1860:1860) (1860:1860:1860))
        (PORT d[5] (1880:1880:1880) (1880:1880:1880))
        (PORT d[6] (1578:1578:1578) (1578:1578:1578))
        (PORT d[7] (1551:1551:1551) (1551:1551:1551))
        (PORT d[8] (1819:1819:1819) (1819:1819:1819))
        (PORT d[9] (1542:1542:1542) (1542:1542:1542))
        (PORT d[10] (1591:1591:1591) (1591:1591:1591))
        (PORT d[11] (1538:1538:1538) (1538:1538:1538))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (1797:1797:1797) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1405:1405:1405))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (1797:1797:1797) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT d[0] (1797:1797:1797) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (2105:2105:2105) (2105:2105:2105))
        (PORT datad (2504:2504:2504) (2504:2504:2504))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (971:971:971))
        (PORT datad (673:673:673) (673:673:673))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (292:292:292))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1459:1459:1459) (1459:1459:1459))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1605:1605:1605))
        (PORT d[1] (1567:1567:1567) (1567:1567:1567))
        (PORT d[2] (1926:1926:1926) (1926:1926:1926))
        (PORT d[3] (1638:1638:1638) (1638:1638:1638))
        (PORT d[4] (1606:1606:1606) (1606:1606:1606))
        (PORT d[5] (3551:3551:3551) (3551:3551:3551))
        (PORT d[6] (2352:2352:2352) (2352:2352:2352))
        (PORT d[7] (1918:1918:1918) (1918:1918:1918))
        (PORT d[8] (2989:2989:2989) (2989:2989:2989))
        (PORT d[9] (2841:2841:2841) (2841:2841:2841))
        (PORT d[10] (2621:2621:2621) (2621:2621:2621))
        (PORT d[11] (1479:1479:1479) (1479:1479:1479))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT stall (3142:3142:3142) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT d[0] (3888:3888:3888) (3888:3888:3888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (3865:3865:3865) (3865:3865:3865))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2834:2834:2834))
        (PORT clk (1683:1683:1683) (1683:1683:1683))
        (PORT ena (1790:1790:1790) (1790:1790:1790))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1853:1853:1853))
        (PORT d[1] (1827:1827:1827) (1827:1827:1827))
        (PORT d[2] (2244:2244:2244) (2244:2244:2244))
        (PORT d[3] (1875:1875:1875) (1875:1875:1875))
        (PORT d[4] (1864:1864:1864) (1864:1864:1864))
        (PORT d[5] (1875:1875:1875) (1875:1875:1875))
        (PORT d[6] (1797:1797:1797) (1797:1797:1797))
        (PORT d[7] (1564:1564:1564) (1564:1564:1564))
        (PORT d[8] (1933:1933:1933) (1933:1933:1933))
        (PORT d[9] (1548:1548:1548) (1548:1548:1548))
        (PORT d[10] (1539:1539:1539) (1539:1539:1539))
        (PORT d[11] (1488:1488:1488) (1488:1488:1488))
        (PORT clk (1701:1701:1701) (1701:1701:1701))
        (PORT ena (1808:1808:1808) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1416:1416:1416))
        (PORT clk (1701:1701:1701) (1701:1701:1701))
        (PORT ena (1808:1808:1808) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1701:1701:1701))
        (PORT d[0] (1808:1808:1808) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (1969:1969:1969))
        (PORT d[1] (1584:1584:1584) (1584:1584:1584))
        (PORT d[2] (1617:1617:1617) (1617:1617:1617))
        (PORT d[3] (1981:1981:1981) (1981:1981:1981))
        (PORT d[4] (1571:1571:1571) (1571:1571:1571))
        (PORT d[5] (1611:1611:1611) (1611:1611:1611))
        (PORT d[6] (2381:2381:2381) (2381:2381:2381))
        (PORT d[7] (3142:3142:3142) (3142:3142:3142))
        (PORT d[8] (2547:2547:2547) (2547:2547:2547))
        (PORT d[9] (2494:2494:2494) (2494:2494:2494))
        (PORT d[10] (2602:2602:2602) (2602:2602:2602))
        (PORT d[11] (2971:2971:2971) (2971:2971:2971))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT stall (2798:2798:2798) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT d[0] (3883:3883:3883) (3883:3883:3883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT ena (3860:3860:3860) (3860:3860:3860))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2819:2819:2819))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
        (PORT ena (1842:1842:1842) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1859:1859:1859))
        (PORT d[1] (1904:1904:1904) (1904:1904:1904))
        (PORT d[2] (1883:1883:1883) (1883:1883:1883))
        (PORT d[3] (2269:2269:2269) (2269:2269:2269))
        (PORT d[4] (1876:1876:1876) (1876:1876:1876))
        (PORT d[5] (1881:1881:1881) (1881:1881:1881))
        (PORT d[6] (1922:1922:1922) (1922:1922:1922))
        (PORT d[7] (1578:1578:1578) (1578:1578:1578))
        (PORT d[8] (1566:1566:1566) (1566:1566:1566))
        (PORT d[9] (1540:1540:1540) (1540:1540:1540))
        (PORT d[10] (1553:1553:1553) (1553:1553:1553))
        (PORT d[11] (1499:1499:1499) (1499:1499:1499))
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT ena (1860:1860:1860) (1860:1860:1860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1468:1468:1468))
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT ena (1860:1860:1860) (1860:1860:1860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT d[0] (1860:1860:1860) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[14\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (2026:2026:2026) (2026:2026:2026))
        (PORT datad (1687:1687:1687) (1687:1687:1687))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux18\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datad (668:668:668) (668:668:668))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (296:296:296))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1457:1457:1457) (1457:1457:1457))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4483:4483:4483))
        (PORT d[1] (2961:2961:2961) (2961:2961:2961))
        (PORT d[2] (3672:3672:3672) (3672:3672:3672))
        (PORT d[3] (4606:4606:4606) (4606:4606:4606))
        (PORT d[4] (3266:3266:3266) (3266:3266:3266))
        (PORT d[5] (3607:3607:3607) (3607:3607:3607))
        (PORT d[6] (4006:4006:4006) (4006:4006:4006))
        (PORT d[7] (5595:5595:5595) (5595:5595:5595))
        (PORT d[8] (4803:4803:4803) (4803:4803:4803))
        (PORT d[9] (5065:5065:5065) (5065:5065:5065))
        (PORT d[10] (5402:5402:5402) (5402:5402:5402))
        (PORT d[11] (3660:3660:3660) (3660:3660:3660))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT stall (3553:3553:3553) (3553:3553:3553))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d[0] (3905:3905:3905) (3905:3905:3905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (3882:3882:3882) (3882:3882:3882))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1747:1747:1747))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT ena (3033:3033:3033) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2781:2781:2781))
        (PORT d[1] (2798:2798:2798) (2798:2798:2798))
        (PORT d[2] (3052:3052:3052) (3052:3052:3052))
        (PORT d[3] (2944:2944:2944) (2944:2944:2944))
        (PORT d[4] (3224:3224:3224) (3224:3224:3224))
        (PORT d[5] (3375:3375:3375) (3375:3375:3375))
        (PORT d[6] (2412:2412:2412) (2412:2412:2412))
        (PORT d[7] (2449:2449:2449) (2449:2449:2449))
        (PORT d[8] (2414:2414:2414) (2414:2414:2414))
        (PORT d[9] (2859:2859:2859) (2859:2859:2859))
        (PORT d[10] (2797:2797:2797) (2797:2797:2797))
        (PORT d[11] (2431:2431:2431) (2431:2431:2431))
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT ena (3051:3051:3051) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2659:2659:2659))
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT ena (3051:3051:3051) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT d[0] (3051:3051:3051) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2647:2647:2647))
        (PORT d[1] (1925:1925:1925) (1925:1925:1925))
        (PORT d[2] (2051:2051:2051) (2051:2051:2051))
        (PORT d[3] (2391:2391:2391) (2391:2391:2391))
        (PORT d[4] (2397:2397:2397) (2397:2397:2397))
        (PORT d[5] (3152:3152:3152) (3152:3152:3152))
        (PORT d[6] (2410:2410:2410) (2410:2410:2410))
        (PORT d[7] (1896:1896:1896) (1896:1896:1896))
        (PORT d[8] (1965:1965:1965) (1965:1965:1965))
        (PORT d[9] (3392:3392:3392) (3392:3392:3392))
        (PORT d[10] (1862:1862:1862) (1862:1862:1862))
        (PORT d[11] (1860:1860:1860) (1860:1860:1860))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (3387:3387:3387) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (2713:2713:2713) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (2690:2690:2690) (2690:2690:2690))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2657:2657:2657))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT ena (1785:1785:1785) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1963:1963:1963))
        (PORT d[1] (2267:2267:2267) (2267:2267:2267))
        (PORT d[2] (1863:1863:1863) (1863:1863:1863))
        (PORT d[3] (1857:1857:1857) (1857:1857:1857))
        (PORT d[4] (1876:1876:1876) (1876:1876:1876))
        (PORT d[5] (1892:1892:1892) (1892:1892:1892))
        (PORT d[6] (1584:1584:1584) (1584:1584:1584))
        (PORT d[7] (1525:1525:1525) (1525:1525:1525))
        (PORT d[8] (1537:1537:1537) (1537:1537:1537))
        (PORT d[9] (1560:1560:1560) (1560:1560:1560))
        (PORT d[10] (1620:1620:1620) (1620:1620:1620))
        (PORT d[11] (1523:1523:1523) (1523:1523:1523))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (1803:1803:1803) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1411:1411:1411))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (1803:1803:1803) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT d[0] (1803:1803:1803) (1803:1803:1803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[13\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (2443:2443:2443) (2443:2443:2443))
        (PORT datad (2433:2433:2433) (2433:2433:2433))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (319:319:319))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1458:1458:1458) (1458:1458:1458))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4096:4096:4096))
        (PORT d[1] (3349:3349:3349) (3349:3349:3349))
        (PORT d[2] (4091:4091:4091) (4091:4091:4091))
        (PORT d[3] (4218:4218:4218) (4218:4218:4218))
        (PORT d[4] (2883:2883:2883) (2883:2883:2883))
        (PORT d[5] (3053:3053:3053) (3053:3053:3053))
        (PORT d[6] (4222:4222:4222) (4222:4222:4222))
        (PORT d[7] (5248:5248:5248) (5248:5248:5248))
        (PORT d[8] (4743:4743:4743) (4743:4743:4743))
        (PORT d[9] (4684:4684:4684) (4684:4684:4684))
        (PORT d[10] (4792:4792:4792) (4792:4792:4792))
        (PORT d[11] (4013:4013:4013) (4013:4013:4013))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT stall (4021:4021:4021) (4021:4021:4021))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT d[0] (3528:3528:3528) (3528:3528:3528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1647:1647:1647))
        (PORT ena (3505:3505:3505) (3505:3505:3505))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1714:1714:1714))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT ena (2621:2621:2621) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2444:2444:2444))
        (PORT d[1] (2446:2446:2446) (2446:2446:2446))
        (PORT d[2] (3068:3068:3068) (3068:3068:3068))
        (PORT d[3] (3305:3305:3305) (3305:3305:3305))
        (PORT d[4] (2660:2660:2660) (2660:2660:2660))
        (PORT d[5] (2324:2324:2324) (2324:2324:2324))
        (PORT d[6] (2334:2334:2334) (2334:2334:2334))
        (PORT d[7] (2496:2496:2496) (2496:2496:2496))
        (PORT d[8] (2051:2051:2051) (2051:2051:2051))
        (PORT d[9] (2496:2496:2496) (2496:2496:2496))
        (PORT d[10] (2703:2703:2703) (2703:2703:2703))
        (PORT d[11] (2431:2431:2431) (2431:2431:2431))
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT ena (2639:2639:2639) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2247:2247:2247))
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT ena (2639:2639:2639) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT d[0] (2639:2639:2639) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1666:1666:1666) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4455:4455:4455))
        (PORT d[1] (3337:3337:3337) (3337:3337:3337))
        (PORT d[2] (4076:4076:4076) (4076:4076:4076))
        (PORT d[3] (4567:4567:4567) (4567:4567:4567))
        (PORT d[4] (2901:2901:2901) (2901:2901:2901))
        (PORT d[5] (3015:3015:3015) (3015:3015:3015))
        (PORT d[6] (4047:4047:4047) (4047:4047:4047))
        (PORT d[7] (5264:5264:5264) (5264:5264:5264))
        (PORT d[8] (4425:4425:4425) (4425:4425:4425))
        (PORT d[9] (4702:4702:4702) (4702:4702:4702))
        (PORT d[10] (5133:5133:5133) (5133:5133:5133))
        (PORT d[11] (4007:4007:4007) (4007:4007:4007))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT stall (3612:3612:3612) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT d[0] (3941:3941:3941) (3941:3941:3941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1644:1644:1644))
        (PORT ena (3918:3918:3918) (3918:3918:3918))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1078:1078:1078))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT ena (2971:2971:2971) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2418:2418:2418))
        (PORT d[1] (2764:2764:2764) (2764:2764:2764))
        (PORT d[2] (3060:3060:3060) (3060:3060:3060))
        (PORT d[3] (3311:3311:3311) (3311:3311:3311))
        (PORT d[4] (3033:3033:3033) (3033:3033:3033))
        (PORT d[5] (2702:2702:2702) (2702:2702:2702))
        (PORT d[6] (2387:2387:2387) (2387:2387:2387))
        (PORT d[7] (2485:2485:2485) (2485:2485:2485))
        (PORT d[8] (2067:2067:2067) (2067:2067:2067))
        (PORT d[9] (2814:2814:2814) (2814:2814:2814))
        (PORT d[10] (2779:2779:2779) (2779:2779:2779))
        (PORT d[11] (2408:2408:2408) (2408:2408:2408))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2989:2989:2989) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2597:2597:2597))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2989:2989:2989) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT d[0] (2989:2989:2989) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2385:2385:2385))
        (PORT datac (2711:2711:2711) (2711:2711:2711))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (315:315:315))
        (PORT datac (1414:1414:1414) (1414:1414:1414))
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2655:2655:2655))
        (PORT d[1] (1949:1949:1949) (1949:1949:1949))
        (PORT d[2] (2074:2074:2074) (2074:2074:2074))
        (PORT d[3] (2530:2530:2530) (2530:2530:2530))
        (PORT d[4] (2759:2759:2759) (2759:2759:2759))
        (PORT d[5] (2496:2496:2496) (2496:2496:2496))
        (PORT d[6] (2437:2437:2437) (2437:2437:2437))
        (PORT d[7] (1918:1918:1918) (1918:1918:1918))
        (PORT d[8] (2341:2341:2341) (2341:2341:2341))
        (PORT d[9] (3353:3353:3353) (3353:3353:3353))
        (PORT d[10] (2205:2205:2205) (2205:2205:2205))
        (PORT d[11] (2190:2190:2190) (2190:2190:2190))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (2623:2623:2623) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (2735:2735:2735) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (2712:2712:2712) (2712:2712:2712))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3172:3172:3172))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (2142:2142:2142) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2189:2189:2189))
        (PORT d[1] (2220:2220:2220) (2220:2220:2220))
        (PORT d[2] (2197:2197:2197) (2197:2197:2197))
        (PORT d[3] (2214:2214:2214) (2214:2214:2214))
        (PORT d[4] (2207:2207:2207) (2207:2207:2207))
        (PORT d[5] (2224:2224:2224) (2224:2224:2224))
        (PORT d[6] (1935:1935:1935) (1935:1935:1935))
        (PORT d[7] (1903:1903:1903) (1903:1903:1903))
        (PORT d[8] (1861:1861:1861) (1861:1861:1861))
        (PORT d[9] (1914:1914:1914) (1914:1914:1914))
        (PORT d[10] (1986:1986:1986) (1986:1986:1986))
        (PORT d[11] (1918:1918:1918) (1918:1918:1918))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1768:1768:1768))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (2160:2160:2160) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2274:2274:2274))
        (PORT d[1] (1589:1589:1589) (1589:1589:1589))
        (PORT d[2] (1674:1674:1674) (1674:1674:1674))
        (PORT d[3] (2380:2380:2380) (2380:2380:2380))
        (PORT d[4] (2342:2342:2342) (2342:2342:2342))
        (PORT d[5] (3943:3943:3943) (3943:3943:3943))
        (PORT d[6] (2370:2370:2370) (2370:2370:2370))
        (PORT d[7] (3523:3523:3523) (3523:3523:3523))
        (PORT d[8] (1517:1517:1517) (1517:1517:1517))
        (PORT d[9] (3335:3335:3335) (3335:3335:3335))
        (PORT d[10] (2991:2991:2991) (2991:2991:2991))
        (PORT d[11] (1814:1814:1814) (1814:1814:1814))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (3407:3407:3407) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (2374:2374:2374) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (2351:2351:2351) (2351:2351:2351))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2818:2818:2818))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT ena (1774:1774:1774) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1960:1960:1960))
        (PORT d[1] (1831:1831:1831) (1831:1831:1831))
        (PORT d[2] (1856:1856:1856) (1856:1856:1856))
        (PORT d[3] (1830:1830:1830) (1830:1830:1830))
        (PORT d[4] (1833:1833:1833) (1833:1833:1833))
        (PORT d[5] (1842:1842:1842) (1842:1842:1842))
        (PORT d[6] (1565:1565:1565) (1565:1565:1565))
        (PORT d[7] (1558:1558:1558) (1558:1558:1558))
        (PORT d[8] (1539:1539:1539) (1539:1539:1539))
        (PORT d[9] (1565:1565:1565) (1565:1565:1565))
        (PORT d[10] (1579:1579:1579) (1579:1579:1579))
        (PORT d[11] (1550:1550:1550) (1550:1550:1550))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1400:1400:1400))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT d[0] (1792:1792:1792) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2752:2752:2752) (2752:2752:2752))
        (PORT datad (2409:2409:2409) (2409:2409:2409))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (318:318:318))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1458:1458:1458) (1458:1458:1458))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4474:4474:4474) (4474:4474:4474))
        (PORT d[1] (3320:3320:3320) (3320:3320:3320))
        (PORT d[2] (3724:3724:3724) (3724:3724:3724))
        (PORT d[3] (4585:4585:4585) (4585:4585:4585))
        (PORT d[4] (3238:3238:3238) (3238:3238:3238))
        (PORT d[5] (2976:2976:2976) (2976:2976:2976))
        (PORT d[6] (4039:4039:4039) (4039:4039:4039))
        (PORT d[7] (5267:5267:5267) (5267:5267:5267))
        (PORT d[8] (4760:4760:4760) (4760:4760:4760))
        (PORT d[9] (4714:4714:4714) (4714:4714:4714))
        (PORT d[10] (5146:5146:5146) (5146:5146:5146))
        (PORT d[11] (3920:3920:3920) (3920:3920:3920))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (3602:3602:3602) (3602:3602:3602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (3946:3946:3946) (3946:3946:3946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (3923:3923:3923) (3923:3923:3923))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1422:1422:1422))
        (PORT clk (1665:1665:1665) (1665:1665:1665))
        (PORT ena (2627:2627:2627) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2445:2445:2445))
        (PORT d[1] (2776:2776:2776) (2776:2776:2776))
        (PORT d[2] (3050:3050:3050) (3050:3050:3050))
        (PORT d[3] (3301:3301:3301) (3301:3301:3301))
        (PORT d[4] (3042:3042:3042) (3042:3042:3042))
        (PORT d[5] (2706:2706:2706) (2706:2706:2706))
        (PORT d[6] (2394:2394:2394) (2394:2394:2394))
        (PORT d[7] (2458:2458:2458) (2458:2458:2458))
        (PORT d[8] (2058:2058:2058) (2058:2058:2058))
        (PORT d[9] (2845:2845:2845) (2845:2845:2845))
        (PORT d[10] (2440:2440:2440) (2440:2440:2440))
        (PORT d[11] (2382:2382:2382) (2382:2382:2382))
        (PORT clk (1683:1683:1683) (1683:1683:1683))
        (PORT ena (2645:2645:2645) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2253:2253:2253))
        (PORT clk (1683:1683:1683) (1683:1683:1683))
        (PORT ena (2645:2645:2645) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1683:1683:1683))
        (PORT d[0] (2645:2645:2645) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3686:3686:3686))
        (PORT d[1] (3876:3876:3876) (3876:3876:3876))
        (PORT d[2] (4523:4523:4523) (4523:4523:4523))
        (PORT d[3] (3796:3796:3796) (3796:3796:3796))
        (PORT d[4] (2911:2911:2911) (2911:2911:2911))
        (PORT d[5] (3478:3478:3478) (3478:3478:3478))
        (PORT d[6] (3824:3824:3824) (3824:3824:3824))
        (PORT d[7] (4203:4203:4203) (4203:4203:4203))
        (PORT d[8] (4015:4015:4015) (4015:4015:4015))
        (PORT d[9] (3930:3930:3930) (3930:3930:3930))
        (PORT d[10] (3716:3716:3716) (3716:3716:3716))
        (PORT d[11] (3359:3359:3359) (3359:3359:3359))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT stall (4334:4334:4334) (4334:4334:4334))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT d[0] (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (2963:2963:2963) (2963:2963:2963))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1829:1829:1829))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT ena (2731:2731:2731) (2731:2731:2731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3042:3042:3042))
        (PORT d[1] (2863:2863:2863) (2863:2863:2863))
        (PORT d[2] (3410:3410:3410) (3410:3410:3410))
        (PORT d[3] (3216:3216:3216) (3216:3216:3216))
        (PORT d[4] (3041:3041:3041) (3041:3041:3041))
        (PORT d[5] (3803:3803:3803) (3803:3803:3803))
        (PORT d[6] (2489:2489:2489) (2489:2489:2489))
        (PORT d[7] (2722:2722:2722) (2722:2722:2722))
        (PORT d[8] (2456:2456:2456) (2456:2456:2456))
        (PORT d[9] (2468:2468:2468) (2468:2468:2468))
        (PORT d[10] (2676:2676:2676) (2676:2676:2676))
        (PORT d[11] (2705:2705:2705) (2705:2705:2705))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (2749:2749:2749) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2357:2357:2357))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (2749:2749:2749) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT d[0] (2749:2749:2749) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[10\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2332:2332:2332) (2332:2332:2332))
        (PORT datab (1995:1995:1995) (1995:1995:1995))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5640:5640:5640) (5640:5640:5640))
        (PORT datac (5683:5683:5683) (5683:5683:5683))
        (PORT datad (952:952:952) (952:952:952))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (300:300:300))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1458:1458:1458) (1458:1458:1458))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (4085:4085:4085))
        (PORT d[1] (3509:3509:3509) (3509:3509:3509))
        (PORT d[2] (4114:4114:4114) (4114:4114:4114))
        (PORT d[3] (4207:4207:4207) (4207:4207:4207))
        (PORT d[4] (3490:3490:3490) (3490:3490:3490))
        (PORT d[5] (3671:3671:3671) (3671:3671:3671))
        (PORT d[6] (3251:3251:3251) (3251:3251:3251))
        (PORT d[7] (4575:4575:4575) (4575:4575:4575))
        (PORT d[8] (4092:4092:4092) (4092:4092:4092))
        (PORT d[9] (4313:4313:4313) (4313:4313:4313))
        (PORT d[10] (5793:5793:5793) (5793:5793:5793))
        (PORT d[11] (3758:3758:3758) (3758:3758:3758))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT stall (3994:3994:3994) (3994:3994:3994))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT d[0] (3392:3392:3392) (3392:3392:3392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1651:1651:1651))
        (PORT ena (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1707:1707:1707))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
        (PORT ena (2764:2764:2764) (2764:2764:2764))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2412:2412:2412))
        (PORT d[1] (2759:2759:2759) (2759:2759:2759))
        (PORT d[2] (3088:3088:3088) (3088:3088:3088))
        (PORT d[3] (3243:3243:3243) (3243:3243:3243))
        (PORT d[4] (3426:3426:3426) (3426:3426:3426))
        (PORT d[5] (2702:2702:2702) (2702:2702:2702))
        (PORT d[6] (2413:2413:2413) (2413:2413:2413))
        (PORT d[7] (2456:2456:2456) (2456:2456:2456))
        (PORT d[8] (2048:2048:2048) (2048:2048:2048))
        (PORT d[9] (2470:2470:2470) (2470:2470:2470))
        (PORT d[10] (2705:2705:2705) (2705:2705:2705))
        (PORT d[11] (2435:2435:2435) (2435:2435:2435))
        (PORT clk (1695:1695:1695) (1695:1695:1695))
        (PORT ena (2782:2782:2782) (2782:2782:2782))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2390:2390:2390))
        (PORT clk (1695:1695:1695) (1695:1695:1695))
        (PORT ena (2782:2782:2782) (2782:2782:2782))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1695:1695:1695))
        (PORT d[0] (2782:2782:2782) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2008:2008:2008))
        (PORT d[1] (1618:1618:1618) (1618:1618:1618))
        (PORT d[2] (1643:1643:1643) (1643:1643:1643))
        (PORT d[3] (1658:1658:1658) (1658:1658:1658))
        (PORT d[4] (1611:1611:1611) (1611:1611:1611))
        (PORT d[5] (1967:1967:1967) (1967:1967:1967))
        (PORT d[6] (2438:2438:2438) (2438:2438:2438))
        (PORT d[7] (2777:2777:2777) (2777:2777:2777))
        (PORT d[8] (3004:3004:3004) (3004:3004:3004))
        (PORT d[9] (2080:2080:2080) (2080:2080:2080))
        (PORT d[10] (2523:2523:2523) (2523:2523:2523))
        (PORT d[11] (2953:2953:2953) (2953:2953:2953))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (2777:2777:2777) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (3861:3861:3861) (3861:3861:3861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (3838:3838:3838) (3838:3838:3838))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2664:2664:2664))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT ena (2209:2209:2209) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2202:2202:2202))
        (PORT d[1] (2228:2228:2228) (2228:2228:2228))
        (PORT d[2] (2206:2206:2206) (2206:2206:2206))
        (PORT d[3] (2301:2301:2301) (2301:2301:2301))
        (PORT d[4] (2188:2188:2188) (2188:2188:2188))
        (PORT d[5] (2249:2249:2249) (2249:2249:2249))
        (PORT d[6] (1948:1948:1948) (1948:1948:1948))
        (PORT d[7] (1929:1929:1929) (1929:1929:1929))
        (PORT d[8] (1884:1884:1884) (1884:1884:1884))
        (PORT d[9] (1983:1983:1983) (1983:1983:1983))
        (PORT d[10] (1912:1912:1912) (1912:1912:1912))
        (PORT d[11] (1864:1864:1864) (1864:1864:1864))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2227:2227:2227) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1835:1835:1835))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2227:2227:2227) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT d[0] (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2200:2200:2200))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datad (1683:1683:1683) (1683:1683:1683))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (975:975:975))
        (PORT datac (6094:6094:6094) (6094:6094:6094))
        (PORT datad (6186:6186:6186) (6186:6186:6186))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (298:298:298))
        (PORT datac (1411:1411:1411) (1411:1411:1411))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4069:4069:4069))
        (PORT d[1] (4234:4234:4234) (4234:4234:4234))
        (PORT d[2] (4430:4430:4430) (4430:4430:4430))
        (PORT d[3] (4183:4183:4183) (4183:4183:4183))
        (PORT d[4] (2884:2884:2884) (2884:2884:2884))
        (PORT d[5] (3739:3739:3739) (3739:3739:3739))
        (PORT d[6] (3843:3843:3843) (3843:3843:3843))
        (PORT d[7] (4568:4568:4568) (4568:4568:4568))
        (PORT d[8] (4069:4069:4069) (4069:4069:4069))
        (PORT d[9] (4276:4276:4276) (4276:4276:4276))
        (PORT d[10] (4749:4749:4749) (4749:4749:4749))
        (PORT d[11] (3733:3733:3733) (3733:3733:3733))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT stall (3966:3966:3966) (3966:3966:3966))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT d[0] (3374:3374:3374) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1652:1652:1652))
        (PORT ena (3351:3351:3351) (3351:3351:3351))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1456:1456:1456))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT ena (2759:2759:2759) (2759:2759:2759))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2431:2431:2431))
        (PORT d[1] (2492:2492:2492) (2492:2492:2492))
        (PORT d[2] (3049:3049:3049) (3049:3049:3049))
        (PORT d[3] (3234:3234:3234) (3234:3234:3234))
        (PORT d[4] (3430:3430:3430) (3430:3430:3430))
        (PORT d[5] (2726:2726:2726) (2726:2726:2726))
        (PORT d[6] (2430:2430:2430) (2430:2430:2430))
        (PORT d[7] (2441:2441:2441) (2441:2441:2441))
        (PORT d[8] (2090:2090:2090) (2090:2090:2090))
        (PORT d[9] (2372:2372:2372) (2372:2372:2372))
        (PORT d[10] (2662:2662:2662) (2662:2662:2662))
        (PORT d[11] (2411:2411:2411) (2411:2411:2411))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (2777:2777:2777) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2385:2385:2385))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (2777:2777:2777) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT d[0] (2777:2777:2777) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4099:4099:4099))
        (PORT d[1] (3660:3660:3660) (3660:3660:3660))
        (PORT d[2] (4113:4113:4113) (4113:4113:4113))
        (PORT d[3] (4221:4221:4221) (4221:4221:4221))
        (PORT d[4] (3178:3178:3178) (3178:3178:3178))
        (PORT d[5] (3055:3055:3055) (3055:3055:3055))
        (PORT d[6] (4205:4205:4205) (4205:4205:4205))
        (PORT d[7] (4916:4916:4916) (4916:4916:4916))
        (PORT d[8] (4419:4419:4419) (4419:4419:4419))
        (PORT d[9] (4321:4321:4321) (4321:4321:4321))
        (PORT d[10] (4775:4775:4775) (4775:4775:4775))
        (PORT d[11] (3755:3755:3755) (3755:3755:3755))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT stall (4009:4009:4009) (4009:4009:4009))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT d[0] (3880:3880:3880) (3880:3880:3880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT ena (3857:3857:3857) (3857:3857:3857))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1442:1442:1442))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT ena (2584:2584:2584) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2064:2064:2064))
        (PORT d[1] (2400:2400:2400) (2400:2400:2400))
        (PORT d[2] (3099:3099:3099) (3099:3099:3099))
        (PORT d[3] (2297:2297:2297) (2297:2297:2297))
        (PORT d[4] (3067:3067:3067) (3067:3067:3067))
        (PORT d[5] (2675:2675:2675) (2675:2675:2675))
        (PORT d[6] (2281:2281:2281) (2281:2281:2281))
        (PORT d[7] (2453:2453:2453) (2453:2453:2453))
        (PORT d[8] (2003:2003:2003) (2003:2003:2003))
        (PORT d[9] (2432:2432:2432) (2432:2432:2432))
        (PORT d[10] (2708:2708:2708) (2708:2708:2708))
        (PORT d[11] (2295:2295:2295) (2295:2295:2295))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2602:2602:2602) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2210:2210:2210))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2602:2602:2602) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT d[0] (2602:2602:2602) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2349:2349:2349) (2349:2349:2349))
        (PORT datac (2490:2490:2490) (2490:2490:2490))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6704:6704:6704) (6704:6704:6704))
        (PORT datac (2521:2521:2521) (2521:2521:2521))
        (PORT datad (5835:5835:5835) (5835:5835:5835))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (290:290:290))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1425:1425:1425) (1425:1425:1425))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1952:1952:1952))
        (PORT d[1] (1197:1197:1197) (1197:1197:1197))
        (PORT d[2] (1276:1276:1276) (1276:1276:1276))
        (PORT d[3] (1273:1273:1273) (1273:1273:1273))
        (PORT d[4] (1981:1981:1981) (1981:1981:1981))
        (PORT d[5] (2688:2688:2688) (2688:2688:2688))
        (PORT d[6] (1219:1219:1219) (1219:1219:1219))
        (PORT d[7] (1916:1916:1916) (1916:1916:1916))
        (PORT d[8] (3001:3001:3001) (3001:3001:3001))
        (PORT d[9] (2503:2503:2503) (2503:2503:2503))
        (PORT d[10] (2647:2647:2647) (2647:2647:2647))
        (PORT d[11] (1160:1160:1160) (1160:1160:1160))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT stall (3165:3165:3165) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT d[0] (4244:4244:4244) (4244:4244:4244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (4221:4221:4221) (4221:4221:4221))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2419:2419:2419))
        (PORT clk (1683:1683:1683) (1683:1683:1683))
        (PORT ena (1781:1781:1781) (1781:1781:1781))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1888:1888:1888))
        (PORT d[1] (1838:1838:1838) (1838:1838:1838))
        (PORT d[2] (1907:1907:1907) (1907:1907:1907))
        (PORT d[3] (2301:2301:2301) (2301:2301:2301))
        (PORT d[4] (1867:1867:1867) (1867:1867:1867))
        (PORT d[5] (2179:2179:2179) (2179:2179:2179))
        (PORT d[6] (1548:1548:1548) (1548:1548:1548))
        (PORT d[7] (1549:1549:1549) (1549:1549:1549))
        (PORT d[8] (1509:1509:1509) (1509:1509:1509))
        (PORT d[9] (1534:1534:1534) (1534:1534:1534))
        (PORT d[10] (1523:1523:1523) (1523:1523:1523))
        (PORT d[11] (1475:1475:1475) (1475:1475:1475))
        (PORT clk (1701:1701:1701) (1701:1701:1701))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1407:1407:1407))
        (PORT clk (1701:1701:1701) (1701:1701:1701))
        (PORT ena (1799:1799:1799) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1701:1701:1701))
        (PORT d[0] (1799:1799:1799) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2281:2281:2281))
        (PORT d[1] (1546:1546:1546) (1546:1546:1546))
        (PORT d[2] (1646:1646:1646) (1646:1646:1646))
        (PORT d[3] (2027:2027:2027) (2027:2027:2027))
        (PORT d[4] (1989:1989:1989) (1989:1989:1989))
        (PORT d[5] (2698:2698:2698) (2698:2698:2698))
        (PORT d[6] (2038:2038:2038) (2038:2038:2038))
        (PORT d[7] (1888:1888:1888) (1888:1888:1888))
        (PORT d[8] (2905:2905:2905) (2905:2905:2905))
        (PORT d[9] (2864:2864:2864) (2864:2864:2864))
        (PORT d[10] (2655:2655:2655) (2655:2655:2655))
        (PORT d[11] (1498:1498:1498) (1498:1498:1498))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT stall (3168:3168:3168) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT d[0] (2021:2021:2021) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT ena (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2076:2076:2076))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
        (PORT ena (1403:1403:1403) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1567:1567:1567))
        (PORT d[1] (1556:1556:1556) (1556:1556:1556))
        (PORT d[2] (1527:1527:1527) (1527:1527:1527))
        (PORT d[3] (1481:1481:1481) (1481:1481:1481))
        (PORT d[4] (1506:1506:1506) (1506:1506:1506))
        (PORT d[5] (1496:1496:1496) (1496:1496:1496))
        (PORT d[6] (1183:1183:1183) (1183:1183:1183))
        (PORT d[7] (1193:1193:1193) (1193:1193:1193))
        (PORT d[8] (1899:1899:1899) (1899:1899:1899))
        (PORT d[9] (1180:1180:1180) (1180:1180:1180))
        (PORT d[10] (1166:1166:1166) (1166:1166:1166))
        (PORT d[11] (1163:1163:1163) (1163:1163:1163))
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT ena (1421:1421:1421) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1029:1029:1029))
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT ena (1421:1421:1421) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT d[0] (1421:1421:1421) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (2036:2036:2036) (2036:2036:2036))
        (PORT datad (2061:2061:2061) (2061:2061:2061))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6650:6650:6650) (6650:6650:6650))
        (PORT datab (5549:5549:5549) (5549:5549:5549))
        (PORT datad (2303:2303:2303) (2303:2303:2303))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (301:301:301))
        (PORT datac (1410:1410:1410) (1410:1410:1410))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3298:3298:3298))
        (PORT d[1] (3528:3528:3528) (3528:3528:3528))
        (PORT d[2] (4871:4871:4871) (4871:4871:4871))
        (PORT d[3] (3432:3432:3432) (3432:3432:3432))
        (PORT d[4] (3254:3254:3254) (3254:3254:3254))
        (PORT d[5] (3820:3820:3820) (3820:3820:3820))
        (PORT d[6] (3481:3481:3481) (3481:3481:3481))
        (PORT d[7] (4854:4854:4854) (4854:4854:4854))
        (PORT d[8] (3668:3668:3668) (3668:3668:3668))
        (PORT d[9] (4258:4258:4258) (4258:4258:4258))
        (PORT d[10] (4622:4622:4622) (4622:4622:4622))
        (PORT d[11] (3036:3036:3036) (3036:3036:3036))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT stall (3911:3911:3911) (3911:3911:3911))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT d[0] (3046:3046:3046) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (3023:3023:3023) (3023:3023:3023))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3266:3266:3266))
        (PORT clk (1659:1659:1659) (1659:1659:1659))
        (PORT ena (3060:3060:3060) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3407:3407:3407))
        (PORT d[1] (2887:2887:2887) (2887:2887:2887))
        (PORT d[2] (2929:2929:2929) (2929:2929:2929))
        (PORT d[3] (3266:3266:3266) (3266:3266:3266))
        (PORT d[4] (3035:3035:3035) (3035:3035:3035))
        (PORT d[5] (3548:3548:3548) (3548:3548:3548))
        (PORT d[6] (2798:2798:2798) (2798:2798:2798))
        (PORT d[7] (2741:2741:2741) (2741:2741:2741))
        (PORT d[8] (2479:2479:2479) (2479:2479:2479))
        (PORT d[9] (2810:2810:2810) (2810:2810:2810))
        (PORT d[10] (2705:2705:2705) (2705:2705:2705))
        (PORT d[11] (2724:2724:2724) (2724:2724:2724))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
        (PORT ena (3078:3078:3078) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2686:2686:2686))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
        (PORT ena (3078:3078:3078) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1677:1677:1677) (1677:1677:1677))
        (PORT d[0] (3078:3078:3078) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4476:4476:4476) (4476:4476:4476))
        (PORT d[1] (2994:2994:2994) (2994:2994:2994))
        (PORT d[2] (3720:3720:3720) (3720:3720:3720))
        (PORT d[3] (4598:4598:4598) (4598:4598:4598))
        (PORT d[4] (3255:3255:3255) (3255:3255:3255))
        (PORT d[5] (3364:3364:3364) (3364:3364:3364))
        (PORT d[6] (4034:4034:4034) (4034:4034:4034))
        (PORT d[7] (5975:5975:5975) (5975:5975:5975))
        (PORT d[8] (4790:4790:4790) (4790:4790:4790))
        (PORT d[9] (4729:4729:4729) (4729:4729:4729))
        (PORT d[10] (5429:5429:5429) (5429:5429:5429))
        (PORT d[11] (3907:3907:3907) (3907:3907:3907))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT stall (3573:3573:3573) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT d[0] (4281:4281:4281) (4281:4281:4281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (4258:4258:4258) (4258:4258:4258))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2737:2737:2737))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT ena (3024:3024:3024) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2450:2450:2450))
        (PORT d[1] (2792:2792:2792) (2792:2792:2792))
        (PORT d[2] (2714:2714:2714) (2714:2714:2714))
        (PORT d[3] (3281:3281:3281) (3281:3281:3281))
        (PORT d[4] (3499:3499:3499) (3499:3499:3499))
        (PORT d[5] (2713:2713:2713) (2713:2713:2713))
        (PORT d[6] (2394:2394:2394) (2394:2394:2394))
        (PORT d[7] (2453:2453:2453) (2453:2453:2453))
        (PORT d[8] (2085:2085:2085) (2085:2085:2085))
        (PORT d[9] (2839:2839:2839) (2839:2839:2839))
        (PORT d[10] (2782:2782:2782) (2782:2782:2782))
        (PORT d[11] (2408:2408:2408) (2408:2408:2408))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT ena (3042:3042:3042) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2650:2650:2650))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT ena (3042:3042:3042) (3042:3042:3042))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT d[0] (3042:3042:3042) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1625:1625:1625) (1625:1625:1625))
        (PORT datac (2814:2814:2814) (2814:2814:2814))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2324:2324:2324) (2324:2324:2324))
        (PORT datab (6723:6723:6723) (6723:6723:6723))
        (PORT datad (6055:6055:6055) (6055:6055:6055))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (298:298:298))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1425:1425:1425) (1425:1425:1425))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (1976:1976:1976))
        (PORT d[1] (1599:1599:1599) (1599:1599:1599))
        (PORT d[2] (1962:1962:1962) (1962:1962:1962))
        (PORT d[3] (1638:1638:1638) (1638:1638:1638))
        (PORT d[4] (1618:1618:1618) (1618:1618:1618))
        (PORT d[5] (1606:1606:1606) (1606:1606:1606))
        (PORT d[6] (2075:2075:2075) (2075:2075:2075))
        (PORT d[7] (2762:2762:2762) (2762:2762:2762))
        (PORT d[8] (2648:2648:2648) (2648:2648:2648))
        (PORT d[9] (2478:2478:2478) (2478:2478:2478))
        (PORT d[10] (2249:2249:2249) (2249:2249:2249))
        (PORT d[11] (2954:2954:2954) (2954:2954:2954))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT stall (2791:2791:2791) (2791:2791:2791))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT d[0] (3873:3873:3873) (3873:3873:3873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (3850:3850:3850) (3850:3850:3850))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2469:2469:2469))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT ena (1856:1856:1856) (1856:1856:1856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1909:1909:1909))
        (PORT d[1] (1858:1858:1858) (1858:1858:1858))
        (PORT d[2] (2278:2278:2278) (2278:2278:2278))
        (PORT d[3] (1936:1936:1936) (1936:1936:1936))
        (PORT d[4] (1902:1902:1902) (1902:1902:1902))
        (PORT d[5] (2233:2233:2233) (2233:2233:2233))
        (PORT d[6] (1947:1947:1947) (1947:1947:1947))
        (PORT d[7] (1585:1585:1585) (1585:1585:1585))
        (PORT d[8] (1569:1569:1569) (1569:1569:1569))
        (PORT d[9] (1567:1567:1567) (1567:1567:1567))
        (PORT d[10] (1561:1561:1561) (1561:1561:1561))
        (PORT d[11] (1504:1504:1504) (1504:1504:1504))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (1874:1874:1874) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1482:1482:1482))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (1874:1874:1874) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT d[0] (1874:1874:1874) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2007:2007:2007))
        (PORT d[1] (1964:1964:1964) (1964:1964:1964))
        (PORT d[2] (1998:1998:1998) (1998:1998:1998))
        (PORT d[3] (2274:2274:2274) (2274:2274:2274))
        (PORT d[4] (1937:1937:1937) (1937:1937:1937))
        (PORT d[5] (1979:1979:1979) (1979:1979:1979))
        (PORT d[6] (2457:2457:2457) (2457:2457:2457))
        (PORT d[7] (1977:1977:1977) (1977:1977:1977))
        (PORT d[8] (2577:2577:2577) (2577:2577:2577))
        (PORT d[9] (2448:2448:2448) (2448:2448:2448))
        (PORT d[10] (2532:2532:2532) (2532:2532:2532))
        (PORT d[11] (2593:2593:2593) (2593:2593:2593))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (2744:2744:2744) (2744:2744:2744))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (3533:3533:3533) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (3510:3510:3510) (3510:3510:3510))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2879:2879:2879))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT ena (2223:2223:2223) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2249:2249:2249))
        (PORT d[1] (2219:2219:2219) (2219:2219:2219))
        (PORT d[2] (2223:2223:2223) (2223:2223:2223))
        (PORT d[3] (2858:2858:2858) (2858:2858:2858))
        (PORT d[4] (2247:2247:2247) (2247:2247:2247))
        (PORT d[5] (2232:2232:2232) (2232:2232:2232))
        (PORT d[6] (1961:1961:1961) (1961:1961:1961))
        (PORT d[7] (1945:1945:1945) (1945:1945:1945))
        (PORT d[8] (1916:1916:1916) (1916:1916:1916))
        (PORT d[9] (1995:1995:1995) (1995:1995:1995))
        (PORT d[10] (1938:1938:1938) (1938:1938:1938))
        (PORT d[11] (1893:1893:1893) (1893:1893:1893))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (2241:2241:2241) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1849:1849:1849))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (2241:2241:2241) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT d[0] (2241:2241:2241) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1707:1707:1707))
        (PORT datab (458:458:458) (458:458:458))
        (PORT datac (1667:1667:1667) (1667:1667:1667))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (319:319:319))
        (PORT datac (1410:1410:1410) (1410:1410:1410))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3723:3723:3723))
        (PORT d[1] (4206:4206:4206) (4206:4206:4206))
        (PORT d[2] (4473:4473:4473) (4473:4473:4473))
        (PORT d[3] (3828:3828:3828) (3828:3828:3828))
        (PORT d[4] (3189:3189:3189) (3189:3189:3189))
        (PORT d[5] (3447:3447:3447) (3447:3447:3447))
        (PORT d[6] (3855:3855:3855) (3855:3855:3855))
        (PORT d[7] (4882:4882:4882) (4882:4882:4882))
        (PORT d[8] (4050:4050:4050) (4050:4050:4050))
        (PORT d[9] (4287:4287:4287) (4287:4287:4287))
        (PORT d[10] (4394:4394:4394) (4394:4394:4394))
        (PORT d[11] (3715:3715:3715) (3715:3715:3715))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (4194:4194:4194) (4194:4194:4194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (3655:3655:3655) (3655:3655:3655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (3632:3632:3632) (3632:3632:3632))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3370:3370:3370))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT ena (2656:2656:2656) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2462:2462:2462))
        (PORT d[1] (2514:2514:2514) (2514:2514:2514))
        (PORT d[2] (3089:3089:3089) (3089:3089:3089))
        (PORT d[3] (3250:3250:3250) (3250:3250:3250))
        (PORT d[4] (3070:3070:3070) (3070:3070:3070))
        (PORT d[5] (2728:2728:2728) (2728:2728:2728))
        (PORT d[6] (2429:2429:2429) (2429:2429:2429))
        (PORT d[7] (2413:2413:2413) (2413:2413:2413))
        (PORT d[8] (2103:2103:2103) (2103:2103:2103))
        (PORT d[9] (2439:2439:2439) (2439:2439:2439))
        (PORT d[10] (2634:2634:2634) (2634:2634:2634))
        (PORT d[11] (2391:2391:2391) (2391:2391:2391))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2674:2674:2674) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2282:2282:2282))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2674:2674:2674) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT d[0] (2674:2674:2674) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3676:3676:3676))
        (PORT d[1] (3471:3471:3471) (3471:3471:3471))
        (PORT d[2] (4834:4834:4834) (4834:4834:4834))
        (PORT d[3] (3789:3789:3789) (3789:3789:3789))
        (PORT d[4] (3260:3260:3260) (3260:3260:3260))
        (PORT d[5] (4118:4118:4118) (4118:4118:4118))
        (PORT d[6] (3472:3472:3472) (3472:3472:3472))
        (PORT d[7] (4523:4523:4523) (4523:4523:4523))
        (PORT d[8] (3685:3685:3685) (3685:3685:3685))
        (PORT d[9] (3937:3937:3937) (3937:3937:3937))
        (PORT d[10] (4006:4006:4006) (4006:4006:4006))
        (PORT d[11] (3048:3048:3048) (3048:3048:3048))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (3292:3292:3292) (3292:3292:3292))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (3351:3351:3351) (3351:3351:3351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (3328:3328:3328) (3328:3328:3328))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3305:3305:3305))
        (PORT clk (1666:1666:1666) (1666:1666:1666))
        (PORT ena (2744:2744:2744) (2744:2744:2744))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3383:3383:3383))
        (PORT d[1] (2881:2881:2881) (2881:2881:2881))
        (PORT d[2] (3136:3136:3136) (3136:3136:3136))
        (PORT d[3] (3251:3251:3251) (3251:3251:3251))
        (PORT d[4] (2995:2995:2995) (2995:2995:2995))
        (PORT d[5] (3090:3090:3090) (3090:3090:3090))
        (PORT d[6] (2782:2782:2782) (2782:2782:2782))
        (PORT d[7] (2729:2729:2729) (2729:2729:2729))
        (PORT d[8] (2455:2455:2455) (2455:2455:2455))
        (PORT d[9] (2474:2474:2474) (2474:2474:2474))
        (PORT d[10] (2699:2699:2699) (2699:2699:2699))
        (PORT d[11] (2712:2712:2712) (2712:2712:2712))
        (PORT clk (1684:1684:1684) (1684:1684:1684))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2370:2370:2370))
        (PORT clk (1684:1684:1684) (1684:1684:1684))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1684:1684:1684))
        (PORT d[0] (2762:2762:2762) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1986:1986:1986))
        (PORT datac (1986:1986:1986) (1986:1986:1986))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (317:317:317))
        (PORT datac (309:309:309) (309:309:309))
        (PORT datad (1425:1425:1425) (1425:1425:1425))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2396:2396:2396))
        (PORT d[1] (2324:2324:2324) (2324:2324:2324))
        (PORT d[2] (2364:2364:2364) (2364:2364:2364))
        (PORT d[3] (3012:3012:3012) (3012:3012:3012))
        (PORT d[4] (2327:2327:2327) (2327:2327:2327))
        (PORT d[5] (2640:2640:2640) (2640:2640:2640))
        (PORT d[6] (2831:2831:2831) (2831:2831:2831))
        (PORT d[7] (2400:2400:2400) (2400:2400:2400))
        (PORT d[8] (2638:2638:2638) (2638:2638:2638))
        (PORT d[9] (2508:2508:2508) (2508:2508:2508))
        (PORT d[10] (2818:2818:2818) (2818:2818:2818))
        (PORT d[11] (2222:2222:2222) (2222:2222:2222))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (2754:2754:2754) (2754:2754:2754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (3157:3157:3157) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (3134:3134:3134) (3134:3134:3134))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3484:3484:3484))
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT ena (2548:2548:2548) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2598:2598:2598))
        (PORT d[1] (2582:2582:2582) (2582:2582:2582))
        (PORT d[2] (2570:2570:2570) (2570:2570:2570))
        (PORT d[3] (2468:2468:2468) (2468:2468:2468))
        (PORT d[4] (2609:2609:2609) (2609:2609:2609))
        (PORT d[5] (2639:2639:2639) (2639:2639:2639))
        (PORT d[6] (2325:2325:2325) (2325:2325:2325))
        (PORT d[7] (2152:2152:2152) (2152:2152:2152))
        (PORT d[8] (2287:2287:2287) (2287:2287:2287))
        (PORT d[9] (2280:2280:2280) (2280:2280:2280))
        (PORT d[10] (2298:2298:2298) (2298:2298:2298))
        (PORT d[11] (2272:2272:2272) (2272:2272:2272))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2566:2566:2566) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2174:2174:2174))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2566:2566:2566) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT d[0] (2566:2566:2566) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2356:2356:2356))
        (PORT d[1] (1976:1976:1976) (1976:1976:1976))
        (PORT d[2] (2021:2021:2021) (2021:2021:2021))
        (PORT d[3] (2027:2027:2027) (2027:2027:2027))
        (PORT d[4] (1964:1964:1964) (1964:1964:1964))
        (PORT d[5] (2316:2316:2316) (2316:2316:2316))
        (PORT d[6] (2462:2462:2462) (2462:2462:2462))
        (PORT d[7] (2748:2748:2748) (2748:2748:2748))
        (PORT d[8] (2599:2599:2599) (2599:2599:2599))
        (PORT d[9] (2090:2090:2090) (2090:2090:2090))
        (PORT d[10] (2214:2214:2214) (2214:2214:2214))
        (PORT d[11] (2587:2587:2587) (2587:2587:2587))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (2402:2402:2402) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (3841:3841:3841) (3841:3841:3841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (3818:3818:3818) (3818:3818:3818))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3847:3847:3847) (3847:3847:3847))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT ena (2237:2237:2237) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2581:2581:2581))
        (PORT d[1] (2305:2305:2305) (2305:2305:2305))
        (PORT d[2] (2246:2246:2246) (2246:2246:2246))
        (PORT d[3] (2840:2840:2840) (2840:2840:2840))
        (PORT d[4] (2252:2252:2252) (2252:2252:2252))
        (PORT d[5] (2218:2218:2218) (2218:2218:2218))
        (PORT d[6] (1967:1967:1967) (1967:1967:1967))
        (PORT d[7] (1957:1957:1957) (1957:1957:1957))
        (PORT d[8] (2255:2255:2255) (2255:2255:2255))
        (PORT d[9] (1990:1990:1990) (1990:1990:1990))
        (PORT d[10] (1942:1942:1942) (1942:1942:1942))
        (PORT d[11] (1905:1905:1905) (1905:1905:1905))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (2255:2255:2255) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1863:1863:1863))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (2255:2255:2255) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT d[0] (2255:2255:2255) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (1940:1940:1940) (1940:1940:1940))
        (PORT datad (1349:1349:1349) (1349:1349:1349))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in1\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (833:833:833) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6156:6156:6156) (6156:6156:6156))
        (PORT datab (6445:6445:6445) (6445:6445:6445))
        (PORT datad (2294:2294:2294) (2294:2294:2294))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (301:301:301))
        (PORT datac (1409:1409:1409) (1409:1409:1409))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4824:4824:4824) (4824:4824:4824))
        (PORT d[1] (2946:2946:2946) (2946:2946:2946))
        (PORT d[2] (3294:3294:3294) (3294:3294:3294))
        (PORT d[3] (4939:4939:4939) (4939:4939:4939))
        (PORT d[4] (3283:3283:3283) (3283:3283:3283))
        (PORT d[5] (3034:3034:3034) (3034:3034:3034))
        (PORT d[6] (3671:3671:3671) (3671:3671:3671))
        (PORT d[7] (5628:5628:5628) (5628:5628:5628))
        (PORT d[8] (4791:4791:4791) (4791:4791:4791))
        (PORT d[9] (5076:5076:5076) (5076:5076:5076))
        (PORT d[10] (5068:5068:5068) (5068:5068:5068))
        (PORT d[11] (3973:3973:3973) (3973:3973:3973))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT stall (2921:2921:2921) (2921:2921:2921))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT d[0] (3563:3563:3563) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (3540:3540:3540) (3540:3540:3540))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2559:2559:2559))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT ena (2992:2992:2992) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2539:2539:2539))
        (PORT d[1] (2872:2872:2872) (2872:2872:2872))
        (PORT d[2] (3096:3096:3096) (3096:3096:3096))
        (PORT d[3] (3254:3254:3254) (3254:3254:3254))
        (PORT d[4] (3235:3235:3235) (3235:3235:3235))
        (PORT d[5] (3036:3036:3036) (3036:3036:3036))
        (PORT d[6] (2505:2505:2505) (2505:2505:2505))
        (PORT d[7] (2461:2461:2461) (2461:2461:2461))
        (PORT d[8] (2423:2423:2423) (2423:2423:2423))
        (PORT d[9] (2614:2614:2614) (2614:2614:2614))
        (PORT d[10] (2817:2817:2817) (2817:2817:2817))
        (PORT d[11] (2440:2440:2440) (2440:2440:2440))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (3010:3010:3010) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2618:2618:2618))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (3010:3010:3010) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT d[0] (3010:3010:3010) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1654:1654:1654) (1654:1654:1654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2361:2361:2361))
        (PORT d[1] (1939:1939:1939) (1939:1939:1939))
        (PORT d[2] (2394:2394:2394) (2394:2394:2394))
        (PORT d[3] (2533:2533:2533) (2533:2533:2533))
        (PORT d[4] (2403:2403:2403) (2403:2403:2403))
        (PORT d[5] (2475:2475:2475) (2475:2475:2475))
        (PORT d[6] (2411:2411:2411) (2411:2411:2411))
        (PORT d[7] (1919:1919:1919) (1919:1919:1919))
        (PORT d[8] (2323:2323:2323) (2323:2323:2323))
        (PORT d[9] (3397:3397:3397) (3397:3397:3397))
        (PORT d[10] (1870:1870:1870) (1870:1870:1870))
        (PORT d[11] (2173:2173:2173) (2173:2173:2173))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT stall (3038:3038:3038) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT d[0] (2726:2726:2726) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (2703:2703:2703) (2703:2703:2703))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1963:1963:1963))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT ena (2106:2106:2106) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2166:2166:2166))
        (PORT d[1] (2190:2190:2190) (2190:2190:2190))
        (PORT d[2] (2188:2188:2188) (2188:2188:2188))
        (PORT d[3] (2203:2203:2203) (2203:2203:2203))
        (PORT d[4] (2202:2202:2202) (2202:2202:2202))
        (PORT d[5] (1890:1890:1890) (1890:1890:1890))
        (PORT d[6] (1936:1936:1936) (1936:1936:1936))
        (PORT d[7] (1881:1881:1881) (1881:1881:1881))
        (PORT d[8] (1868:1868:1868) (1868:1868:1868))
        (PORT d[9] (1904:1904:1904) (1904:1904:1904))
        (PORT d[10] (2021:2021:2021) (2021:2021:2021))
        (PORT d[11] (1848:1848:1848) (1848:1848:1848))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2124:2124:2124) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1732:1732:1732))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2124:2124:2124) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT d[0] (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (2843:2843:2843) (2843:2843:2843))
        (PORT datad (2417:2417:2417) (2417:2417:2417))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (317:317:317))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1426:1426:1426) (1426:1426:1426))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3922:3922:3922))
        (PORT d[1] (3512:3512:3512) (3512:3512:3512))
        (PORT d[2] (4880:4880:4880) (4880:4880:4880))
        (PORT d[3] (3769:3769:3769) (3769:3769:3769))
        (PORT d[4] (3264:3264:3264) (3264:3264:3264))
        (PORT d[5] (4081:4081:4081) (4081:4081:4081))
        (PORT d[6] (3569:3569:3569) (3569:3569:3569))
        (PORT d[7] (3859:3859:3859) (3859:3859:3859))
        (PORT d[8] (3645:3645:3645) (3645:3645:3645))
        (PORT d[9] (3574:3574:3574) (3574:3574:3574))
        (PORT d[10] (3340:3340:3340) (3340:3340:3340))
        (PORT d[11] (2998:2998:2998) (2998:2998:2998))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT stall (3263:3263:3263) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT d[0] (3066:3066:3066) (3066:3066:3066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (3043:3043:3043) (3043:3043:3043))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3726:3726:3726))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT ena (2760:2760:2760) (2760:2760:2760))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3428:3428:3428))
        (PORT d[1] (2933:2933:2933) (2933:2933:2933))
        (PORT d[2] (3267:3267:3267) (3267:3267:3267))
        (PORT d[3] (3266:3266:3266) (3266:3266:3266))
        (PORT d[4] (3415:3415:3415) (3415:3415:3415))
        (PORT d[5] (3150:3150:3150) (3150:3150:3150))
        (PORT d[6] (2827:2827:2827) (2827:2827:2827))
        (PORT d[7] (2747:2747:2747) (2747:2747:2747))
        (PORT d[8] (2475:2475:2475) (2475:2475:2475))
        (PORT d[9] (2811:2811:2811) (2811:2811:2811))
        (PORT d[10] (2742:2742:2742) (2742:2742:2742))
        (PORT d[11] (2740:2740:2740) (2740:2740:2740))
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT ena (2778:2778:2778) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2386:2386:2386))
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT ena (2778:2778:2778) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT d[0] (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3688:3688:3688))
        (PORT d[1] (3444:3444:3444) (3444:3444:3444))
        (PORT d[2] (4499:4499:4499) (4499:4499:4499))
        (PORT d[3] (3820:3820:3820) (3820:3820:3820))
        (PORT d[4] (2903:2903:2903) (2903:2903:2903))
        (PORT d[5] (3711:3711:3711) (3711:3711:3711))
        (PORT d[6] (3848:3848:3848) (3848:3848:3848))
        (PORT d[7] (4527:4527:4527) (4527:4527:4527))
        (PORT d[8] (4044:4044:4044) (4044:4044:4044))
        (PORT d[9] (3947:3947:3947) (3947:3947:3947))
        (PORT d[10] (4368:4368:4368) (4368:4368:4368))
        (PORT d[11] (3356:3356:3356) (3356:3356:3356))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT stall (4325:4325:4325) (4325:4325:4325))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT d[0] (3638:3638:3638) (3638:3638:3638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (3615:3615:3615) (3615:3615:3615))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3082:3082:3082))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT ena (2643:2643:2643) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2460:2460:2460))
        (PORT d[1] (2521:2521:2521) (2521:2521:2521))
        (PORT d[2] (3454:3454:3454) (3454:3454:3454))
        (PORT d[3] (2865:2865:2865) (2865:2865:2865))
        (PORT d[4] (3058:3058:3058) (3058:3058:3058))
        (PORT d[5] (2736:2736:2736) (2736:2736:2736))
        (PORT d[6] (2342:2342:2342) (2342:2342:2342))
        (PORT d[7] (2409:2409:2409) (2409:2409:2409))
        (PORT d[8] (2110:2110:2110) (2110:2110:2110))
        (PORT d[9] (2465:2465:2465) (2465:2465:2465))
        (PORT d[10] (2680:2680:2680) (2680:2680:2680))
        (PORT d[11] (2672:2672:2672) (2672:2672:2672))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2661:2661:2661) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2269:2269:2269))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2661:2661:2661) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT d[0] (2661:2661:2661) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2276:2276:2276) (2276:2276:2276))
        (PORT datac (2587:2587:2587) (2587:2587:2587))
        (PORT datad (1744:1744:1744) (1744:1744:1744))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in2\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5728:5728:5728) (5728:5728:5728))
        (PORT datab (5592:5592:5592) (5592:5592:5592))
        (PORT datad (2300:2300:2300) (2300:2300:2300))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst2\|dataOut\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (298:298:298))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (1425:1425:1425) (1425:1425:1425))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2380:2380:2380))
        (PORT d[1] (1977:1977:1977) (1977:1977:1977))
        (PORT d[2] (2366:2366:2366) (2366:2366:2366))
        (PORT d[3] (2673:2673:2673) (2673:2673:2673))
        (PORT d[4] (1946:1946:1946) (1946:1946:1946))
        (PORT d[5] (2327:2327:2327) (2327:2327:2327))
        (PORT d[6] (2808:2808:2808) (2808:2808:2808))
        (PORT d[7] (2386:2386:2386) (2386:2386:2386))
        (PORT d[8] (2299:2299:2299) (2299:2299:2299))
        (PORT d[9] (2518:2518:2518) (2518:2518:2518))
        (PORT d[10] (2500:2500:2500) (2500:2500:2500))
        (PORT d[11] (2568:2568:2568) (2568:2568:2568))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (2381:2381:2381) (2381:2381:2381))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (3483:3483:3483) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (3460:3460:3460) (3460:3460:3460))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3394:3394:3394))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (2535:2535:2535) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2560:2560:2560))
        (PORT d[1] (2565:2565:2565) (2565:2565:2565))
        (PORT d[2] (2569:2569:2569) (2569:2569:2569))
        (PORT d[3] (2816:2816:2816) (2816:2816:2816))
        (PORT d[4] (2555:2555:2555) (2555:2555:2555))
        (PORT d[5] (2638:2638:2638) (2638:2638:2638))
        (PORT d[6] (2330:2330:2330) (2330:2330:2330))
        (PORT d[7] (2424:2424:2424) (2424:2424:2424))
        (PORT d[8] (2284:2284:2284) (2284:2284:2284))
        (PORT d[9] (2338:2338:2338) (2338:2338:2338))
        (PORT d[10] (2288:2288:2288) (2288:2288:2288))
        (PORT d[11] (2252:2252:2252) (2252:2252:2252))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2553:2553:2553) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2161:2161:2161))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2553:2553:2553) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (2553:2553:2553) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1654:1654:1654) (1654:1654:1654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2379:2379:2379))
        (PORT d[1] (1983:1983:1983) (1983:1983:1983))
        (PORT d[2] (2015:2015:2015) (2015:2015:2015))
        (PORT d[3] (2029:2029:2029) (2029:2029:2029))
        (PORT d[4] (1965:1965:1965) (1965:1965:1965))
        (PORT d[5] (2001:2001:2001) (2001:2001:2001))
        (PORT d[6] (2469:2469:2469) (2469:2469:2469))
        (PORT d[7] (2384:2384:2384) (2384:2384:2384))
        (PORT d[8] (2594:2594:2594) (2594:2594:2594))
        (PORT d[9] (2019:2019:2019) (2019:2019:2019))
        (PORT d[10] (2164:2164:2164) (2164:2164:2164))
        (PORT d[11] (1876:1876:1876) (1876:1876:1876))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT stall (2723:2723:2723) (2723:2723:2723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT d[0] (3502:3502:3502) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (3479:3479:3479) (3479:3479:3479))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3444:3444:3444))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT ena (2167:2167:2167) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2573:2573:2573))
        (PORT d[1] (2590:2590:2590) (2590:2590:2590))
        (PORT d[2] (2563:2563:2563) (2563:2563:2563))
        (PORT d[3] (2843:2843:2843) (2843:2843:2843))
        (PORT d[4] (2564:2564:2564) (2564:2564:2564))
        (PORT d[5] (2614:2614:2614) (2614:2614:2614))
        (PORT d[6] (2302:2302:2302) (2302:2302:2302))
        (PORT d[7] (1963:1963:1963) (1963:1963:1963))
        (PORT d[8] (1934:1934:1934) (1934:1934:1934))
        (PORT d[9] (2037:2037:2037) (2037:2037:2037))
        (PORT d[10] (1948:1948:1948) (1948:1948:1948))
        (PORT d[11] (1911:1911:1911) (1911:1911:1911))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1793:1793:1793))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT d[0] (2185:2185:2185) (2185:2185:2185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1745:1745:1745) (1745:1745:1745))
        (PORT datac (1133:1133:1133) (1133:1133:1133))
        (PORT datad (784:784:784) (784:784:784))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_M2\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1146:1146:1146) (1146:1146:1146))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_G16\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1920:1920:1920) (1920:1920:1920))
        (IOPATH datain padio (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\NconvStart\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2976:2976:2976) (2976:2976:2976))
        (IOPATH datain padio (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\NGate\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3743:3743:3743) (3743:3743:3743))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\NRead1\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2328:2328:2328) (2328:2328:2328))
        (IOPATH datain padio (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\NRead2\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2688:2688:2688) (2688:2688:2688))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\NRead3\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2980:2980:2980) (2980:2980:2980))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2260:2260:2260) (2260:2260:2260))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3191:3191:3191) (3191:3191:3191))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2275:2275:2275) (2275:2275:2275))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1987:1987:1987) (1987:1987:1987))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3071:3071:3071) (3071:3071:3071))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2504:2504:2504) (2504:2504:2504))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2763:2763:2763) (2763:2763:2763))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1440:1440:1440) (1440:1440:1440))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1432:1432:1432) (1432:1432:1432))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1117:1117:1117) (1117:1117:1117))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1124:1124:1124) (1124:1124:1124))
        (IOPATH datain padio (2996:2996:2996) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1362:1362:1362) (1362:1362:1362))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1655:1655:1655) (1655:1655:1655))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1102:1102:1102) (1102:1102:1102))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1683:1683:1683) (1683:1683:1683))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
)
