Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    MARCIN-VAIO
Date:        Sun Aug 25 10:39:59 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch SPI_SPI_synplify.tcl
ProductType: synplify_pro




log file: "E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\SPI_SPI.srr"
Running: SPI in foreground

Running proj_1|SPI

Running: compile (Compile) on proj_1|SPI
# Sun Aug 25 10:39:59 2019

Running: compile_flow (Compile Process) on proj_1|SPI
# Sun Aug 25 10:39:59 2019

Running: compiler (Compile Input) on proj_1|SPI
# Sun Aug 25 10:39:59 2019
Copied E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\synwork\SPI_SPI_comp.srs to E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\SPI_SPI.srs

compiler completed
# Sun Aug 25 10:40:04 2019

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|SPI
# Sun Aug 25 10:40:04 2019

multi_srs_gen completed
# Sun Aug 25 10:40:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\synwork\SPI_SPI_mult.srs to E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\SPI_SPI.srs
Copied E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\SPI_SPI.srr to E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\SPI_SPI.srf
Complete: Compile Process on proj_1|SPI

Running: premap (Pre-mapping) on proj_1|SPI
# Sun Aug 25 10:40:04 2019

premap completed with warnings
# Sun Aug 25 10:40:12 2019

Return Code: 1
Run Time:00h:00m:08s
Complete: Compile on proj_1|SPI

Running: map (Map) on proj_1|SPI
# Sun Aug 25 10:40:12 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|SPI
# Sun Aug 25 10:40:12 2019
Copied E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\synwork\SPI_SPI_m.srm to E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\SPI_SPI.srm

fpga_mapper completed with warnings
# Sun Aug 25 10:40:15 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|SPI
Copied E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\SPI_SPI.srr to E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\SPI_SPI.srf
Complete: Logic Synthesis on proj_1|SPI
TCL script complete: "SPI_SPI_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\proj_1.prj
batch mode default:no
