Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 30 15:53:47 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323172489.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.180        0.000                      0                13483        0.025        0.000                      0                13483        0.264        0.000                       0                  4420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.180        0.000                      0                13469        0.025        0.000                      0                13469        3.750        0.000                       0                  4322  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.518     6.723 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     6.913    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y54         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     6.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506     7.855    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.350     8.205    
                         clock uncertainty           -0.053     8.153    
    SLICE_X64Y54         FDPE (Setup_fdpe_C_D)       -0.016     8.137    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.773ns (29.244%)  route 1.870ns (70.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.870     8.554    clk200_rst
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.295     8.849 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.849    ic_reset_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.232    11.087    
                         clock uncertainty           -0.053    11.034    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.031    11.065    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.478ns (24.969%)  route 1.436ns (75.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.436     8.120    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.232    11.087    
                         clock uncertainty           -0.053    11.034    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.339    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.478ns (24.969%)  route 1.436ns (75.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.436     8.120    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.232    11.087    
                         clock uncertainty           -0.053    11.034    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.339    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.478ns (24.969%)  route 1.436ns (75.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.436     8.120    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.232    11.087    
                         clock uncertainty           -0.053    11.034    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.339    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.478ns (24.969%)  route 1.436ns (75.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.436     8.120    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.232    11.087    
                         clock uncertainty           -0.053    11.034    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.339    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.642ns (31.453%)  route 1.399ns (68.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.399     8.119    reset_counter[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     8.243 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.243    reset_counter0[0]
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.077    11.226    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.642ns (31.484%)  route 1.397ns (68.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.397     8.117    reset_counter[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.241 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.241    reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.081    11.230    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.666ns (32.249%)  route 1.399ns (67.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.399     8.119    reset_counter[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.148     8.267 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.267    reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.118    11.267    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.668ns (32.346%)  route 1.397ns (67.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.397     8.117    reset_counter[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.150     8.267 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.267    reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.118    11.267    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  3.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.164     2.028 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.084    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y54         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.861     2.415    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.550     1.864    
    SLICE_X64Y54         FDPE (Hold_fdpe_C_D)         0.060     1.924    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.105%)  route 0.217ns (50.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.217     2.238    reset_counter[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.283 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.283    ic_reset_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.962    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.208ns (46.004%)  route 0.244ns (53.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.244     2.266    reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.044     2.310 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.310    reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.244     2.266    reset_counter[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.311 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.311    reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.121     1.978    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.249ns (47.768%)  route 0.272ns (52.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.272     2.278    reset_counter[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.101     2.379 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.379    reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.148ns (19.212%)  route 0.622ns (80.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.148     2.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.622     2.635    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.280     2.125    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     2.081    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y54     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y54     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y54     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_interface_adr_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 0.478ns (5.319%)  route 8.509ns (94.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.509    10.607    sys_rst
    SLICE_X48Y29         FDRE                                         r  basesoc_interface_adr_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.443    11.443    sys_clk
    SLICE_X48Y29         FDRE                                         r  basesoc_interface_adr_reg[1]_rep__0/C
                         clock pessimism              0.000    11.443    
                         clock uncertainty           -0.057    11.387    
    SLICE_X48Y29         FDRE (Setup_fdre_C_R)       -0.600    10.787    basesoc_interface_adr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_6/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 0.478ns (5.523%)  route 8.177ns (94.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.177    10.275    sys_rst
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_6/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.538    11.538    sys_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_6/CLKDIV
                         clock pessimism              0.000    11.538    
                         clock uncertainty           -0.057    11.481    
    OLOGIC_X1Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    10.461    OSERDESE2_6
  -------------------------------------------------------------------
                         required time                         10.461    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vccbram_status_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.478ns (5.322%)  route 8.504ns (94.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.504    10.602    sys_rst
    SLICE_X28Y43         FDRE                                         r  vccbram_status_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.450    11.450    sys_clk
    SLICE_X28Y43         FDRE                                         r  vccbram_status_reg[10]/C
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X28Y43         FDRE (Setup_fdre_C_R)       -0.600    10.794    vccbram_status_reg[10]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vccbram_status_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.478ns (5.322%)  route 8.504ns (94.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.504    10.602    sys_rst
    SLICE_X28Y43         FDRE                                         r  vccbram_status_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.450    11.450    sys_clk
    SLICE_X28Y43         FDRE                                         r  vccbram_status_reg[1]/C
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X28Y43         FDRE (Setup_fdre_C_R)       -0.600    10.794    vccbram_status_reg[1]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vccbram_status_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.478ns (5.322%)  route 8.504ns (94.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.504    10.602    sys_rst
    SLICE_X28Y43         FDRE                                         r  vccbram_status_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.450    11.450    sys_clk
    SLICE_X28Y43         FDRE                                         r  vccbram_status_reg[2]/C
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X28Y43         FDRE (Setup_fdre_C_R)       -0.600    10.794    vccbram_status_reg[2]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vccbram_status_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.478ns (5.322%)  route 8.504ns (94.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.504    10.602    sys_rst
    SLICE_X28Y43         FDRE                                         r  vccbram_status_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.450    11.450    sys_clk
    SLICE_X28Y43         FDRE                                         r  vccbram_status_reg[9]/C
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X28Y43         FDRE (Setup_fdre_C_R)       -0.600    10.794    vccbram_status_reg[9]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vccbram_status_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.478ns (5.324%)  route 8.500ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.500    10.598    sys_rst
    SLICE_X29Y43         FDRE                                         r  vccbram_status_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.450    11.450    sys_clk
    SLICE_X29Y43         FDRE                                         r  vccbram_status_reg[11]/C
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X29Y43         FDRE (Setup_fdre_C_R)       -0.600    10.794    vccbram_status_reg[11]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vccbram_status_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.478ns (5.324%)  route 8.500ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.500    10.598    sys_rst
    SLICE_X29Y43         FDRE                                         r  vccbram_status_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.450    11.450    sys_clk
    SLICE_X29Y43         FDRE                                         r  vccbram_status_reg[3]/C
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X29Y43         FDRE (Setup_fdre_C_R)       -0.600    10.794    vccbram_status_reg[3]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 0.478ns (5.335%)  route 8.482ns (94.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.482    10.580    lm32_cpu/load_store_unit/sys_rst
    SLICE_X48Y25         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.437    11.437    lm32_cpu/load_store_unit/out
    SLICE_X48Y25         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[7]/C
                         clock pessimism              0.000    11.437    
                         clock uncertainty           -0.057    11.381    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.600    10.781    lm32_cpu/load_store_unit/d_dat_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.955ns  (logic 0.478ns (5.338%)  route 8.477ns (94.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        1.620     1.620    sys_clk
    SLICE_X64Y62         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.478     2.098 r  FDPE_1/Q
                         net (fo=3063, routed)        8.477    10.575    lm32_cpu/load_store_unit/sys_rst
    SLICE_X49Y25         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4323, routed)        1.437    11.437    lm32_cpu/load_store_unit/out
    SLICE_X49Y25         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[23]/C
                         clock pessimism              0.000    11.437    
                         clock uncertainty           -0.057    11.381    
    SLICE_X49Y25         FDRE (Setup_fdre_C_R)       -0.600    10.781    lm32_cpu/load_store_unit/d_dat_o_reg[23]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  0.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_f_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_d_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.466%)  route 0.226ns (61.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.560     0.560    lm32_cpu/instruction_unit/out
    SLICE_X35Y15         FDSE                                         r  lm32_cpu/instruction_unit/pc_f_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDSE (Prop_fdse_C_Q)         0.141     0.701 r  lm32_cpu/instruction_unit/pc_f_reg[18]/Q
                         net (fo=6, routed)           0.226     0.926    lm32_cpu/instruction_unit/pc_f[18]
    SLICE_X37Y11         FDRE                                         r  lm32_cpu/instruction_unit/pc_d_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.832     0.832    lm32_cpu/instruction_unit/out
    SLICE_X37Y11         FDRE                                         r  lm32_cpu/instruction_unit/pc_d_reg[18]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.075     0.902    lm32_cpu/instruction_unit/pc_d_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.555     0.555    sys_clk
    SLICE_X35Y29         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.555     0.555    sys_clk
    SLICE_X35Y29         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.555     0.555    sys_clk
    SLICE_X35Y29         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.555     0.555    sys_clk
    SLICE_X35Y29         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.555     0.555    sys_clk
    SLICE_X35Y29         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.555     0.555    sys_clk
    SLICE_X35Y29         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y29         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.555     0.555    sys_clk
    SLICE_X35Y29         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y29         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y29         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y29         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.555     0.555    sys_clk
    SLICE_X35Y29         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.914    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y29         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.822     0.822    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y29         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X34Y29         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/restart_address_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_f_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.347%)  route 0.168ns (42.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.561     0.561    lm32_cpu/instruction_unit/out
    SLICE_X37Y14         FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  lm32_cpu/instruction_unit/restart_address_reg[28]/Q
                         net (fo=2, routed)           0.168     0.857    lm32_cpu/instruction_unit/icache/restart_address_reg[31]_0[26]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.098     0.955 r  lm32_cpu/instruction_unit/icache/pc_f[28]_i_1/O
                         net (fo=1, routed)           0.000     0.955    lm32_cpu/instruction_unit/pc_a[28]
    SLICE_X35Y14         FDSE                                         r  lm32_cpu/instruction_unit/pc_f_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4323, routed)        0.828     0.828    lm32_cpu/instruction_unit/out
    SLICE_X35Y14         FDSE                                         r  lm32_cpu/instruction_unit/pc_f_reg[28]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X35Y14         FDSE (Hold_fdse_C_D)         0.092     0.915    lm32_cpu/instruction_unit/pc_f_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2    lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3    lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y16  data_mem_grain0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  memdat_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y13  data_mem_grain10_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   memdat_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9   data_mem_grain11_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  data_mem_grain12_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y17  storage_3_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   lm32_cpu/registers_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   lm32_cpu/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y20  storage_7_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y20  storage_7_reg_0_7_0_5/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.310 (r) | FAST    |     2.819 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     2.414 (r) | SLOW    |    -0.245 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     4.623 (r) | SLOW    |    -1.358 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     2.754 (r) | SLOW    |    -0.270 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      8.038 (r) | SLOW    |      2.224 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.588 (r) | SLOW    |      2.048 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.611 (r) | SLOW    |      2.071 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.223 (r) | SLOW    |      1.879 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.748 (r) | SLOW    |      2.110 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.751 (r) | SLOW    |      2.143 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.363 (r) | SLOW    |      1.936 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.898 (r) | SLOW    |      2.174 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.729 (r) | SLOW    |      1.719 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.417 (r) | SLOW    |      1.552 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.174 (r) | SLOW    |      1.922 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.879 (r) | SLOW    |      1.779 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.918 (r) | SLOW    |      1.788 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.577 (r) | SLOW    |      1.623 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.765 (r) | SLOW    |      1.731 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.717 (r) | SLOW    |      1.677 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.900 (r) | SLOW    |      2.163 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.030 (r) | SLOW    |      1.818 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.901 (r) | SLOW    |      2.170 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.031 (r) | SLOW    |      1.813 (r) | FAST    |               |
sys_clk   | rgb_leds_b[0]    | FDRE           | -     |      8.176 (r) | SLOW    |      2.495 (r) | FAST    |               |
sys_clk   | rgb_leds_b[1]    | FDRE           | -     |      8.507 (r) | SLOW    |      2.692 (r) | FAST    |               |
sys_clk   | rgb_leds_b[2]    | FDRE           | -     |      8.170 (r) | SLOW    |      2.555 (r) | FAST    |               |
sys_clk   | rgb_leds_b[3]    | FDRE           | -     |      8.457 (r) | SLOW    |      2.642 (r) | FAST    |               |
sys_clk   | rgb_leds_g[0]    | FDRE           | -     |      7.788 (r) | SLOW    |      2.324 (r) | FAST    |               |
sys_clk   | rgb_leds_g[1]    | FDRE           | -     |      8.201 (r) | SLOW    |      2.547 (r) | FAST    |               |
sys_clk   | rgb_leds_g[2]    | FDRE           | -     |      8.546 (r) | SLOW    |      2.719 (r) | FAST    |               |
sys_clk   | rgb_leds_g[3]    | FDRE           | -     |      8.665 (r) | SLOW    |      2.774 (r) | FAST    |               |
sys_clk   | rgb_leds_r[0]    | FDRE           | -     |      7.756 (r) | SLOW    |      2.296 (r) | FAST    |               |
sys_clk   | rgb_leds_r[1]    | FDRE           | -     |      8.236 (r) | SLOW    |      2.577 (r) | FAST    |               |
sys_clk   | rgb_leds_r[2]    | FDRE           | -     |      8.661 (r) | SLOW    |      2.783 (r) | FAST    |               |
sys_clk   | rgb_leds_r[3]    | FDRE           | -     |      8.443 (r) | SLOW    |      2.626 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |      9.869 (r) | SLOW    |      3.269 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.917 (r) | SLOW    |      3.060 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |      9.886 (r) | SLOW    |      3.100 (r) | FAST    |               |
sys_clk   | user_led0        | FDRE           | -     |      8.694 (r) | SLOW    |      2.813 (r) | FAST    |               |
sys_clk   | user_led1        | FDRE           | -     |      8.918 (r) | SLOW    |      2.860 (r) | FAST    |               |
sys_clk   | user_led2        | FDRE           | -     |      9.145 (r) | SLOW    |      3.049 (r) | FAST    |               |
sys_clk   | user_led3        | FDRE           | -     |     10.106 (r) | SLOW    |      3.413 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.784 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.820 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.621 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.038 (r) | SLOW    |   2.224 (r) | FAST    |    1.621 |
ddram_dq[1]        |   7.588 (r) | SLOW    |   2.048 (r) | FAST    |    1.171 |
ddram_dq[2]        |   7.611 (r) | SLOW    |   2.071 (r) | FAST    |    1.194 |
ddram_dq[3]        |   7.223 (r) | SLOW    |   1.879 (r) | FAST    |    0.806 |
ddram_dq[4]        |   7.748 (r) | SLOW    |   2.110 (r) | FAST    |    1.331 |
ddram_dq[5]        |   7.751 (r) | SLOW    |   2.143 (r) | FAST    |    1.334 |
ddram_dq[6]        |   7.363 (r) | SLOW    |   1.936 (r) | FAST    |    0.946 |
ddram_dq[7]        |   7.898 (r) | SLOW    |   2.174 (r) | FAST    |    1.481 |
ddram_dq[8]        |   6.729 (r) | SLOW    |   1.719 (r) | FAST    |    0.312 |
ddram_dq[9]        |   6.417 (r) | SLOW    |   1.552 (r) | FAST    |    0.000 |
ddram_dq[10]       |   7.174 (r) | SLOW    |   1.922 (r) | FAST    |    0.757 |
ddram_dq[11]       |   6.879 (r) | SLOW    |   1.779 (r) | FAST    |    0.462 |
ddram_dq[12]       |   6.918 (r) | SLOW    |   1.788 (r) | FAST    |    0.501 |
ddram_dq[13]       |   6.577 (r) | SLOW    |   1.623 (r) | FAST    |    0.160 |
ddram_dq[14]       |   6.765 (r) | SLOW    |   1.731 (r) | FAST    |    0.348 |
ddram_dq[15]       |   6.717 (r) | SLOW    |   1.677 (r) | FAST    |    0.300 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.038 (r) | SLOW    |   1.552 (r) | FAST    |    1.621 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.870 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.900 (r) | SLOW    |   2.163 (r) | FAST    |    0.869 |
ddram_dqs_n[1]     |   7.030 (r) | SLOW    |   1.818 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.901 (r) | SLOW    |   2.170 (r) | FAST    |    0.870 |
ddram_dqs_p[1]     |   7.031 (r) | SLOW    |   1.813 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.901 (r) | SLOW    |   1.813 (r) | FAST    |    0.870 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.337 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_b[0]      |   8.176 (r) | SLOW    |   2.495 (r) | FAST    |    0.006 |
rgb_leds_b[1]      |   8.507 (r) | SLOW    |   2.692 (r) | FAST    |    0.337 |
rgb_leds_b[2]      |   8.170 (r) | SLOW    |   2.555 (r) | FAST    |    0.060 |
rgb_leds_b[3]      |   8.457 (r) | SLOW    |   2.642 (r) | FAST    |    0.287 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.507 (r) | SLOW    |   2.495 (r) | FAST    |    0.337 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.877 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_g[0]      |   7.788 (r) | SLOW    |   2.324 (r) | FAST    |    0.000 |
rgb_leds_g[1]      |   8.201 (r) | SLOW    |   2.547 (r) | FAST    |    0.413 |
rgb_leds_g[2]      |   8.546 (r) | SLOW    |   2.719 (r) | FAST    |    0.758 |
rgb_leds_g[3]      |   8.665 (r) | SLOW    |   2.774 (r) | FAST    |    0.877 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.665 (r) | SLOW    |   2.324 (r) | FAST    |    0.877 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.905 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_r[0]      |   7.756 (r) | SLOW    |   2.296 (r) | FAST    |    0.000 |
rgb_leds_r[1]      |   8.236 (r) | SLOW    |   2.577 (r) | FAST    |    0.480 |
rgb_leds_r[2]      |   8.661 (r) | SLOW    |   2.783 (r) | FAST    |    0.905 |
rgb_leds_r[3]      |   8.443 (r) | SLOW    |   2.626 (r) | FAST    |    0.687 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.296 (r) | FAST    |    0.905 |
-------------------+-------------+---------+-------------+---------+----------+




