{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 11:04:16 2019 " "Info: Processing started: Tue Dec 10 11:04:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tyjoq -c tyjoq --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tyjoq -c tyjoq --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ao\[0\]\$latch " "Warning: Node \"ao\[0\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ao\[0\]_680 " "Warning: Node \"ao\[0\]_680\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ao\[1\]\$latch " "Warning: Node \"ao\[1\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ao\[2\]\$latch " "Warning: Node \"ao\[2\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ao\[3\]\$latch " "Warning: Node \"ao\[3\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ao\[4\]\$latch " "Warning: Node \"ao\[4\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ao\[5\]\$latch " "Warning: Node \"ao\[5\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ao\[6\]\$latch " "Warning: Node \"ao\[6\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ao\[7\]\$latch " "Warning: Node \"ao\[7\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bo\[0\]\$latch " "Warning: Node \"bo\[0\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bo\[0\]_560 " "Warning: Node \"bo\[0\]_560\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bo\[1\]\$latch " "Warning: Node \"bo\[1\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bo\[2\]\$latch " "Warning: Node \"bo\[2\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bo\[3\]\$latch " "Warning: Node \"bo\[3\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bo\[4\]\$latch " "Warning: Node \"bo\[4\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bo\[5\]\$latch " "Warning: Node \"bo\[5\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bo\[6\]\$latch " "Warning: Node \"bo\[6\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bo\[7\]\$latch " "Warning: Node \"bo\[7\]\$latch\" is a latch" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 5 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "we " "Info: Assuming node \"we\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ao\[5\]\$latch ra\[1\] we 5.500 ns register " "Info: tsu for register \"ao\[5\]\$latch\" (data pin = \"ra\[1\]\", clock pin = \"we\") is 5.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.349 ns + Longest pin register " "Info: + Longest pin to register delay is 7.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns ra\[1\] 1 PIN PIN_R5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 9; PIN Node = 'ra\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ra[1] } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.210 ns) + CELL(0.346 ns) 5.356 ns ao\[5\]~32 2 COMB LCCOMB_X19_Y5_N12 1 " "Info: 2: + IC(4.210 ns) + CELL(0.346 ns) = 5.356 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 1; COMB Node = 'ao\[5\]~32'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { ra[1] ao[5]~32 } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.357 ns) 7.349 ns ao\[5\]\$latch 3 REG LCCOMB_X39_Y7_N16 1 " "Info: 3: + IC(1.636 ns) + CELL(0.357 ns) = 7.349 ns; Loc. = LCCOMB_X39_Y7_N16; Fanout = 1; REG Node = 'ao\[5\]\$latch'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { ao[5]~32 ao[5]$latch } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 20.45 % ) " "Info: Total cell delay = 1.503 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.846 ns ( 79.55 % ) " "Info: Total interconnect delay = 5.846 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { ra[1] ao[5]~32 ao[5]$latch } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.349 ns" { ra[1] {} ra[1]~combout {} ao[5]~32 {} ao[5]$latch {} } { 0.000ns 0.000ns 4.210ns 1.636ns } { 0.000ns 0.800ns 0.346ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.412 ns + " "Info: + Micro setup delay of destination is 0.412 ns" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "we destination 2.261 ns - Shortest register " "Info: - Shortest clock path from clock \"we\" to destination register is 2.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns we 1 CLK PIN_M21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 4; CLK Node = 'we'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns we~clkctrl 2 COMB CLKCTRL_G1 18 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 18; COMB Node = 'we~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { we we~clkctrl } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.154 ns) 2.261 ns ao\[5\]\$latch 3 REG LCCOMB_X39_Y7_N16 1 " "Info: 3: + IC(0.900 ns) + CELL(0.154 ns) = 2.261 ns; Loc. = LCCOMB_X39_Y7_N16; Fanout = 1; REG Node = 'ao\[5\]\$latch'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { we~clkctrl ao[5]$latch } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 45.02 % ) " "Info: Total cell delay = 1.018 ns ( 45.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.243 ns ( 54.98 % ) " "Info: Total interconnect delay = 1.243 ns ( 54.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { we we~clkctrl ao[5]$latch } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.261 ns" { we {} we~combout {} we~clkctrl {} ao[5]$latch {} } { 0.000ns 0.000ns 0.343ns 0.900ns } { 0.000ns 0.864ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { ra[1] ao[5]~32 ao[5]$latch } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.349 ns" { ra[1] {} ra[1]~combout {} ao[5]~32 {} ao[5]$latch {} } { 0.000ns 0.000ns 4.210ns 1.636ns } { 0.000ns 0.800ns 0.346ns 0.357ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { we we~clkctrl ao[5]$latch } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.261 ns" { we {} we~combout {} we~clkctrl {} ao[5]$latch {} } { 0.000ns 0.000ns 0.343ns 0.900ns } { 0.000ns 0.864ns 0.000ns 0.154ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "we ao\[3\] ao\[0\]_680 6.271 ns register " "Info: tco from clock \"we\" to destination pin \"ao\[3\]\" through register \"ao\[0\]_680\" is 6.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "we source 2.168 ns + Longest register " "Info: + Longest clock path from clock \"we\" to source register is 2.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns we 1 CLK PIN_M21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 4; CLK Node = 'we'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns we~clkctrl 2 COMB CLKCTRL_G1 18 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 18; COMB Node = 'we~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { we we~clkctrl } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.053 ns) 2.168 ns ao\[0\]_680 3 REG LCCOMB_X19_Y5_N30 8 " "Info: 3: + IC(0.908 ns) + CELL(0.053 ns) = 2.168 ns; Loc. = LCCOMB_X19_Y5_N30; Fanout = 8; REG Node = 'ao\[0\]_680'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { we~clkctrl ao[0]_680 } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.917 ns ( 42.30 % ) " "Info: Total cell delay = 0.917 ns ( 42.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.251 ns ( 57.70 % ) " "Info: Total interconnect delay = 1.251 ns ( 57.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { we we~clkctrl ao[0]_680 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.168 ns" { we {} we~combout {} we~clkctrl {} ao[0]_680 {} } { 0.000ns 0.000ns 0.343ns 0.908ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.103 ns + Longest register pin " "Info: + Longest register to pin delay is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ao\[0\]_680 1 REG LCCOMB_X19_Y5_N30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y5_N30; Fanout = 8; REG Node = 'ao\[0\]_680'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ao[0]_680 } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.161 ns) + CELL(1.942 ns) 4.103 ns ao\[3\] 2 PIN PIN_E12 0 " "Info: 2: + IC(2.161 ns) + CELL(1.942 ns) = 4.103 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'ao\[3\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { ao[0]_680 ao[3] } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 47.33 % ) " "Info: Total cell delay = 1.942 ns ( 47.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.161 ns ( 52.67 % ) " "Info: Total interconnect delay = 2.161 ns ( 52.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { ao[0]_680 ao[3] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { ao[0]_680 {} ao[3] {} } { 0.000ns 2.161ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { we we~clkctrl ao[0]_680 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.168 ns" { we {} we~combout {} we~clkctrl {} ao[0]_680 {} } { 0.000ns 0.000ns 0.343ns 0.908ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { ao[0]_680 ao[3] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { ao[0]_680 {} ao[3] {} } { 0.000ns 2.161ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "b\[1\] i\[1\] clk -2.297 ns register " "Info: th for register \"b\[1\]\" (data pin = \"i\[1\]\", clock pin = \"clk\") is -2.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns b\[1\] 3 REG LCFF_X17_Y4_N25 2 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 2; REG Node = 'b\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl b[1] } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl b[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} b[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.913 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns i\[1\] 1 PIN PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 3; PIN Node = 'i\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[1] } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.777 ns) + CELL(0.309 ns) 4.913 ns b\[1\] 2 REG LCFF_X17_Y4_N25 2 " "Info: 2: + IC(3.777 ns) + CELL(0.309 ns) = 4.913 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 2; REG Node = 'b\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { i[1] b[1] } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验4/tyjoq/tyjoq.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 23.12 % ) " "Info: Total cell delay = 1.136 ns ( 23.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.777 ns ( 76.88 % ) " "Info: Total interconnect delay = 3.777 ns ( 76.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { i[1] b[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { i[1] {} i[1]~combout {} b[1] {} } { 0.000ns 0.000ns 3.777ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl b[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} b[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { i[1] b[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { i[1] {} i[1]~combout {} b[1] {} } { 0.000ns 0.000ns 3.777ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 11:04:16 2019 " "Info: Processing ended: Tue Dec 10 11:04:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
