{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651077230635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651077230645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 18:33:50 2022 " "Processing started: Wed Apr 27 18:33:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651077230645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077230645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077230645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651077231729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651077231729 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077243152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:08 Progress: Loading quartus/system.qsys " "2022.04.27.18:34:08 Progress: Loading quartus/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077248380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:09 Progress: Reading input file " "2022.04.27.18:34:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077249171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:09 Progress: Adding CPU_0 \[altera_nios2_gen2 18.1\] " "2022.04.27.18:34:09 Progress: Adding CPU_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077249321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:10 Progress: Parameterizing module CPU_0 " "2022.04.27.18:34:10 Progress: Parameterizing module CPU_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077250642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:10 Progress: Adding CPU_1 \[altera_nios2_gen2 18.1\] " "2022.04.27.18:34:10 Progress: Adding CPU_1 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077250642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:10 Progress: Parameterizing module CPU_1 " "2022.04.27.18:34:10 Progress: Parameterizing module CPU_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077250642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:10 Progress: Adding Custom_counter_0 \[Custom_counter 1.0\] " "2022.04.27.18:34:10 Progress: Adding Custom_counter_0 \[Custom_counter 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077250658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module Custom_counter_0 " "2022.04.27.18:34:11 Progress: Parameterizing module Custom_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding Custom_counter_1 \[Custom_counter 1.0\] " "2022.04.27.18:34:11 Progress: Adding Custom_counter_1 \[Custom_counter 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module Custom_counter_1 " "2022.04.27.18:34:11 Progress: Parameterizing module Custom_counter_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding LED_0 \[CustomPIO 1.0\] " "2022.04.27.18:34:11 Progress: Adding LED_0 \[CustomPIO 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module LED_0 " "2022.04.27.18:34:11 Progress: Parameterizing module LED_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding LED_1 \[CustomPIO 1.0\] " "2022.04.27.18:34:11 Progress: Adding LED_1 \[CustomPIO 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module LED_1 " "2022.04.27.18:34:11 Progress: Parameterizing module LED_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding PERC_0 \[altera_avalon_performance_counter 18.1\] " "2022.04.27.18:34:11 Progress: Adding PERC_0 \[altera_avalon_performance_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module PERC_0 " "2022.04.27.18:34:11 Progress: Parameterizing module PERC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding PERC_1 \[altera_avalon_performance_counter 18.1\] " "2022.04.27.18:34:11 Progress: Adding PERC_1 \[altera_avalon_performance_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module PERC_1 " "2022.04.27.18:34:11 Progress: Parameterizing module PERC_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding SRAM_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.04.27.18:34:11 Progress: Adding SRAM_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module SRAM_0 " "2022.04.27.18:34:11 Progress: Parameterizing module SRAM_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding SRAM_1 \[altera_avalon_onchip_memory2 18.1\] " "2022.04.27.18:34:11 Progress: Adding SRAM_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module SRAM_1 " "2022.04.27.18:34:11 Progress: Parameterizing module SRAM_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.04.27.18:34:11 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module clk_0 " "2022.04.27.18:34:11 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.04.27.18:34:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module jtag_uart_0 " "2022.04.27.18:34:11 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding jtag_uart_1 \[altera_avalon_jtag_uart 18.1\] " "2022.04.27.18:34:11 Progress: Adding jtag_uart_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module jtag_uart_1 " "2022.04.27.18:34:11 Progress: Parameterizing module jtag_uart_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2022.04.27.18:34:11 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module pio_0 " "2022.04.27.18:34:11 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2022.04.27.18:34:11 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Parameterizing module pio_1 " "2022.04.27.18:34:11 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:11 Progress: Adding pll_0 \[altera_pll 18.1\] " "2022.04.27.18:34:11 Progress: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077251636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Parameterizing module pll_0 " "2022.04.27.18:34:12 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2022.04.27.18:34:12 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Parameterizing module sdram_controller " "2022.04.27.18:34:12 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Adding shared_PIO \[CustomPIO 1.0\] " "2022.04.27.18:34:12 Progress: Adding shared_PIO \[CustomPIO 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Parameterizing module shared_PIO " "2022.04.27.18:34:12 Progress: Parameterizing module shared_PIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Adding shared_mailbox \[altera_avalon_mailbox_simple 18.1\] " "2022.04.27.18:34:12 Progress: Adding shared_mailbox \[altera_avalon_mailbox_simple 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Parameterizing module shared_mailbox " "2022.04.27.18:34:12 Progress: Parameterizing module shared_mailbox" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Adding shared_mutex_PIO \[altera_avalon_mutex 18.1\] " "2022.04.27.18:34:12 Progress: Adding shared_mutex_PIO \[altera_avalon_mutex 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Parameterizing module shared_mutex_PIO " "2022.04.27.18:34:12 Progress: Parameterizing module shared_mutex_PIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2022.04.27.18:34:12 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Parameterizing module sysid " "2022.04.27.18:34:12 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.04.27.18:34:12 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Parameterizing module timer_0 " "2022.04.27.18:34:12 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Adding timer_1 \[altera_avalon_timer 18.1\] " "2022.04.27.18:34:12 Progress: Adding timer_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Parameterizing module timer_1 " "2022.04.27.18:34:12 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Building connections " "2022.04.27.18:34:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Parameterizing connections " "2022.04.27.18:34:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:12 Progress: Validating " "2022.04.27.18:34:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077252510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.18:34:15 Progress: Done reading input file " "2022.04.27.18:34:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077255236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077256943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077256943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077256943 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System.pll_0: Able to implement PLL - Actual settings differ from Requested settings " "System.pll_0: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077256943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077256943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.shared_mutex_PIO: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab. " "System.shared_mutex_PIO: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077256943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077256943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sysid: Time stamp will be automatically updated when this component is generated. " "System.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077256943 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System.shared_PIO: Interrupt sender shared_PIO.interrupt_sender is not connected to an interrupt receiver " "System.shared_PIO: Interrupt sender shared_PIO.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077256959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077258111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0 " "Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0 " "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0 " "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0 " "Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0 " "Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_009.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_009.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_008.sink1 " "Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_008.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077262990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8 " "Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_003.sink1 " "Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9 " "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10 " "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11 " "Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12 " "Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077263131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0: \"system\" instantiated altera_nios2_gen2 \"CPU_0\" " "CPU_0: \"system\" instantiated altera_nios2_gen2 \"CPU_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077272813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_1: \"system\" instantiated altera_nios2_gen2 \"CPU_1\" " "CPU_1: \"system\" instantiated altera_nios2_gen2 \"CPU_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077273506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_counter_0: \"system\" instantiated Custom_counter \"Custom_counter_0\" " "Custom_counter_0: \"system\" instantiated Custom_counter \"Custom_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077273506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_0: \"system\" instantiated CustomPIO \"LED_0\" " "LED_0: \"system\" instantiated CustomPIO \"LED_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077273506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PERC_0: Starting RTL generation for module 'system_PERC_0' " "PERC_0: Starting RTL generation for module 'system_PERC_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077273522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PERC_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_PERC_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0004_PERC_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0004_PERC_0_gen//system_PERC_0_component_configuration.pl  --do_build_sim=0  \] " "PERC_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_PERC_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0004_PERC_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0004_PERC_0_gen//system_PERC_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077273522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PERC_0: Done RTL generation for module 'system_PERC_0' " "PERC_0: Done RTL generation for module 'system_PERC_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077273888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PERC_0: \"system\" instantiated altera_avalon_performance_counter \"PERC_0\" " "PERC_0: \"system\" instantiated altera_avalon_performance_counter \"PERC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077273893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM_0: Starting RTL generation for module 'system_SRAM_0' " "SRAM_0: Starting RTL generation for module 'system_SRAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077273900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_SRAM_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0005_SRAM_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0005_SRAM_0_gen//system_SRAM_0_component_configuration.pl  --do_build_sim=0  \] " "SRAM_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_SRAM_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0005_SRAM_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0005_SRAM_0_gen//system_SRAM_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077273900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM_0: Done RTL generation for module 'system_SRAM_0' " "SRAM_0: Done RTL generation for module 'system_SRAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077274550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM_0: \"system\" instantiated altera_avalon_onchip_memory2 \"SRAM_0\" " "SRAM_0: \"system\" instantiated altera_avalon_onchip_memory2 \"SRAM_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077274569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM_1: Starting RTL generation for module 'system_SRAM_1' " "SRAM_1: Starting RTL generation for module 'system_SRAM_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077274577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM_1:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_SRAM_1 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0006_SRAM_1_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0006_SRAM_1_gen//system_SRAM_1_component_configuration.pl  --do_build_sim=0  \] " "SRAM_1:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_SRAM_1 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0006_SRAM_1_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0006_SRAM_1_gen//system_SRAM_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077274577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM_1: Done RTL generation for module 'system_SRAM_1' " "SRAM_1: Done RTL generation for module 'system_SRAM_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM_1: \"system\" instantiated altera_avalon_onchip_memory2 \"SRAM_1\" " "SRAM_1: \"system\" instantiated altera_avalon_onchip_memory2 \"SRAM_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0007_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0007_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'system_pio_0' " "Pio_0: Starting RTL generation for module 'system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0008_pio_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0008_pio_0_gen//system_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0008_pio_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0008_pio_0_gen//system_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'system_pio_0' " "Pio_0: Done RTL generation for module 'system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"system\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"system\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"system\" instantiated altera_pll \"pll_0\" " "Pll_0: \"system\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'system_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0010_sdram_controller_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0010_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0010_sdram_controller_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0010_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077275863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'system_sdram_controller' " "Sdram_controller: Done RTL generation for module 'system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_mailbox: \"system\" instantiated altera_avalon_mailbox_simple \"shared_mailbox\" " "Shared_mailbox: \"system\" instantiated altera_avalon_mailbox_simple \"shared_mailbox\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_mutex_PIO: Starting RTL generation for module 'system_shared_mutex_PIO' " "Shared_mutex_PIO: Starting RTL generation for module 'system_shared_mutex_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_mutex_PIO:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=system_shared_mutex_PIO --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0012_shared_mutex_PIO_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0012_shared_mutex_PIO_gen//system_shared_mutex_PIO_component_configuration.pl  --do_build_sim=0  \] " "Shared_mutex_PIO:   Generation command is \[exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=system_shared_mutex_PIO --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0012_shared_mutex_PIO_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0012_shared_mutex_PIO_gen//system_shared_mutex_PIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_mutex_PIO: Done RTL generation for module 'system_shared_mutex_PIO' " "Shared_mutex_PIO: Done RTL generation for module 'system_shared_mutex_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_mutex_PIO: \"system\" instantiated altera_avalon_mutex \"shared_mutex_PIO\" " "Shared_mutex_PIO: \"system\" instantiated altera_avalon_mutex \"shared_mutex_PIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'system_timer_0' " "Timer_0: Starting RTL generation for module 'system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/bin/perl.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_timer_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0014_timer_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0014_timer_0_gen//system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/bin/perl.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_timer_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0014_timer_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0014_timer_0_gen//system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'system_timer_0' " "Timer_0: Done RTL generation for module 'system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077276941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077288074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077288460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077288821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077289167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077289511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077289916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077290255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077290621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077290982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077291325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077291690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077292049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077292403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077292832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077293187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077293542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077293910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077294240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077294582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077294915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077295287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077295668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077304344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077304376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"system\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077304376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077304376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077304391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_CPU_0_cpu' " "Cpu: Starting RTL generation for module 'system_CPU_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077304423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_CPU_0_cpu --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0019_cpu_gen/ --quartus_bindir=C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0019_cpu_gen//system_CPU_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_CPU_0_cpu --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0019_cpu_gen/ --quartus_bindir=C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0019_cpu_gen//system_CPU_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077304423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:05 (*) Starting Nios II generation " "Cpu: # 2022.04.27 18:35:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:05 (*)   Checking for plaintext license. " "Cpu: # 2022.04.27 18:35:05 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:06 (*)   Plaintext license not found. " "Cpu: # 2022.04.27 18:35:06 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:06 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.04.27 18:35:06 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:06 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.04.27 18:35:06 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:06 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.04.27 18:35:06 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:06 (*)   Creating all objects for CPU " "Cpu: # 2022.04.27 18:35:06 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:06 (*)     Testbench " "Cpu: # 2022.04.27 18:35:06 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:06 (*)     Instruction decoding " "Cpu: # 2022.04.27 18:35:06 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:06 (*)       Instruction fields " "Cpu: # 2022.04.27 18:35:06 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:06 (*)       Instruction decodes " "Cpu: # 2022.04.27 18:35:06 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:07 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.04.27 18:35:07 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:07 (*)       Instruction controls " "Cpu: # 2022.04.27 18:35:07 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:07 (*)     Pipeline frontend " "Cpu: # 2022.04.27 18:35:07 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:07 (*)     Pipeline backend " "Cpu: # 2022.04.27 18:35:07 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:10 (*)   Generating RTL from CPU objects " "Cpu: # 2022.04.27 18:35:10 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:12 (*)   Creating encrypted RTL " "Cpu: # 2022.04.27 18:35:12 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:13 (*) Done Nios II generation " "Cpu: # 2022.04.27 18:35:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_CPU_0_cpu' " "Cpu: Done RTL generation for module 'system_CPU_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_CPU_1_cpu' " "Cpu: Starting RTL generation for module 'system_CPU_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_CPU_1_cpu --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0020_cpu_gen/ --quartus_bindir=C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0020_cpu_gen//system_CPU_1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_CPU_1_cpu --dir=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0020_cpu_gen/ --quartus_bindir=C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9109_5173499421448524151.dir/0020_cpu_gen//system_CPU_1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077313243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:13 (*) Starting Nios II generation " "Cpu: # 2022.04.27 18:35:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:13 (*)   Checking for plaintext license. " "Cpu: # 2022.04.27 18:35:13 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:14 (*)   Plaintext license not found. " "Cpu: # 2022.04.27 18:35:14 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:14 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.04.27 18:35:14 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:15 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.04.27 18:35:15 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:15 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.04.27 18:35:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:15 (*)   Creating all objects for CPU " "Cpu: # 2022.04.27 18:35:15 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:15 (*)     Testbench " "Cpu: # 2022.04.27 18:35:15 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:15 (*)     Instruction decoding " "Cpu: # 2022.04.27 18:35:15 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:15 (*)       Instruction fields " "Cpu: # 2022.04.27 18:35:15 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:15 (*)       Instruction decodes " "Cpu: # 2022.04.27 18:35:15 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:16 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.04.27 18:35:16 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:16 (*)       Instruction controls " "Cpu: # 2022.04.27 18:35:16 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:16 (*)     Pipeline frontend " "Cpu: # 2022.04.27 18:35:16 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:16 (*)     Pipeline backend " "Cpu: # 2022.04.27 18:35:16 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:19 (*)   Generating RTL from CPU objects " "Cpu: # 2022.04.27 18:35:19 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:20 (*)   Creating encrypted RTL " "Cpu: # 2022.04.27 18:35:20 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.04.27 18:35:21 (*) Done Nios II generation " "Cpu: # 2022.04.27 18:35:21 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_CPU_1_cpu' " "Cpu: Done RTL generation for module 'system_CPU_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU_1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU_1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_0_data_master_translator\" " "CPU_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_0_data_master_agent\" " "CPU_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077321994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\" " "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_017: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_017\" " "Router_017: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_017\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\" " "Router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_022: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_022\" " "Router_022: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_0_data_master_limiter\" " "CPU_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"LED_0_avalon_slave_0_burst_adapter\" " "LED_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"LED_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_009: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_009\" " "Rsp_demux_009: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LED_0_avalon_slave_0_rsp_width_adapter\" " "LED_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LED_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077322303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077323264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077324029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_009\" " "Avalon_st_adapter_009: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077324818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077324825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077324831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_009\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_009\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077324838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 60 modules, 106 files " "System: Done \"system\" with 60 modules, 106 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077324838 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077326464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/hdl/de1_soc_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/hdl/de1_soc_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top_level-rtl " "Found design unit 1: DE1_SoC_top_level-rtl" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327777 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top_level " "Found entity 1: DE1_SoC_top_level" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system/submodules/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-arcCounter " "Found design unit 1: Counter-arcCounter" {  } { { "db/ip/system/submodules/counter.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/counter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "db/ip/system/submodules/counter.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/parallelport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system/submodules/parallelport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-arcParport " "Found design unit 1: ParallelPort-arcParport" {  } { { "db/ip/system/submodules/parallelport.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/parallelport.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327796 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/system/submodules/parallelport.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/parallelport.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mailbox " "Found entity 1: altera_avalon_mailbox" {  } { { "db/ip/system/submodules/altera_avalon_mailbox.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_mailbox.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327910 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327943 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327943 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327943 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327943 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077327963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077327998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077327998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328029 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077328149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_0 " "Found entity 1: system_CPU_0" {  } { { "db/ip/system/submodules/system_cpu_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077328163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077328163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_0_cpu_ic_data_module " "Found entity 1: system_CPU_0_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_CPU_0_cpu_ic_tag_module " "Found entity 2: system_CPU_0_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_CPU_0_cpu_bht_module " "Found entity 3: system_CPU_0_cpu_bht_module" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_CPU_0_cpu_register_bank_a_module " "Found entity 4: system_CPU_0_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_CPU_0_cpu_register_bank_b_module " "Found entity 5: system_CPU_0_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_CPU_0_cpu_dc_tag_module " "Found entity 6: system_CPU_0_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_CPU_0_cpu_dc_data_module " "Found entity 7: system_CPU_0_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_CPU_0_cpu_dc_victim_module " "Found entity 8: system_CPU_0_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_CPU_0_cpu_nios2_oci_debug " "Found entity 9: system_CPU_0_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_CPU_0_cpu_nios2_oci_break " "Found entity 10: system_CPU_0_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_CPU_0_cpu_nios2_oci_xbrk " "Found entity 11: system_CPU_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_CPU_0_cpu_nios2_oci_dbrk " "Found entity 12: system_CPU_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_CPU_0_cpu_nios2_oci_itrace " "Found entity 13: system_CPU_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_CPU_0_cpu_nios2_oci_td_mode " "Found entity 14: system_CPU_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_CPU_0_cpu_nios2_oci_dtrace " "Found entity 15: system_CPU_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_CPU_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_CPU_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_CPU_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_CPU_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_CPU_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_CPU_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_CPU_0_cpu_nios2_oci_fifo " "Found entity 19: system_CPU_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_CPU_0_cpu_nios2_oci_pib " "Found entity 20: system_CPU_0_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_CPU_0_cpu_nios2_oci_im " "Found entity 21: system_CPU_0_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_CPU_0_cpu_nios2_performance_monitors " "Found entity 22: system_CPU_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_CPU_0_cpu_nios2_avalon_reg " "Found entity 23: system_CPU_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_CPU_0_cpu_ociram_sp_ram_module " "Found entity 24: system_CPU_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_CPU_0_cpu_nios2_ocimem " "Found entity 25: system_CPU_0_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_CPU_0_cpu_nios2_oci " "Found entity 26: system_CPU_0_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_CPU_0_cpu " "Found entity 27: system_CPU_0_cpu" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077329145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_0_cpu_debug_slave_sysclk " "Found entity 1: system_CPU_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077329167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_0_cpu_debug_slave_tck " "Found entity 1: system_CPU_0_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077329183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_0_cpu_debug_slave_wrapper " "Found entity 1: system_CPU_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077329196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_0_cpu_mult_cell " "Found entity 1: system_CPU_0_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077329203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_0_cpu_test_bench " "Found entity 1: system_CPU_0_cpu_test_bench" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_test_bench.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077329219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_1 " "Found entity 1: system_CPU_1" {  } { { "db/ip/system/submodules/system_cpu_1.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077329232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077329232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_1_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_cpu_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_1_cpu_ic_data_module " "Found entity 1: system_CPU_1_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_CPU_1_cpu_ic_tag_module " "Found entity 2: system_CPU_1_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_CPU_1_cpu_bht_module " "Found entity 3: system_CPU_1_cpu_bht_module" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_CPU_1_cpu_register_bank_a_module " "Found entity 4: system_CPU_1_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_CPU_1_cpu_register_bank_b_module " "Found entity 5: system_CPU_1_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_CPU_1_cpu_dc_tag_module " "Found entity 6: system_CPU_1_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_CPU_1_cpu_dc_data_module " "Found entity 7: system_CPU_1_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_CPU_1_cpu_dc_victim_module " "Found entity 8: system_CPU_1_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_CPU_1_cpu_nios2_oci_debug " "Found entity 9: system_CPU_1_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_CPU_1_cpu_nios2_oci_break " "Found entity 10: system_CPU_1_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_CPU_1_cpu_nios2_oci_xbrk " "Found entity 11: system_CPU_1_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_CPU_1_cpu_nios2_oci_dbrk " "Found entity 12: system_CPU_1_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_CPU_1_cpu_nios2_oci_itrace " "Found entity 13: system_CPU_1_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_CPU_1_cpu_nios2_oci_td_mode " "Found entity 14: system_CPU_1_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_CPU_1_cpu_nios2_oci_dtrace " "Found entity 15: system_CPU_1_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_CPU_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_CPU_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_CPU_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_CPU_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_CPU_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_CPU_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_CPU_1_cpu_nios2_oci_fifo " "Found entity 19: system_CPU_1_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_CPU_1_cpu_nios2_oci_pib " "Found entity 20: system_CPU_1_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_CPU_1_cpu_nios2_oci_im " "Found entity 21: system_CPU_1_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_CPU_1_cpu_nios2_performance_monitors " "Found entity 22: system_CPU_1_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_CPU_1_cpu_nios2_avalon_reg " "Found entity 23: system_CPU_1_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_CPU_1_cpu_ociram_sp_ram_module " "Found entity 24: system_CPU_1_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_CPU_1_cpu_nios2_ocimem " "Found entity 25: system_CPU_1_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_CPU_1_cpu_nios2_oci " "Found entity 26: system_CPU_1_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_CPU_1_cpu " "Found entity 27: system_CPU_1_cpu" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_1_cpu_debug_slave_sysclk " "Found entity 1: system_CPU_1_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_cpu_1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_1_cpu_debug_slave_tck " "Found entity 1: system_CPU_1_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_cpu_1_cpu_debug_slave_tck.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_1_cpu_debug_slave_wrapper " "Found entity 1: system_CPU_1_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_cpu_1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_1_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_1_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_1_cpu_mult_cell " "Found entity 1: system_CPU_1_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_cpu_1_cpu_mult_cell.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_1_cpu_test_bench " "Found entity 1: system_CPU_1_cpu_test_bench" {  } { { "db/ip/system/submodules/system_cpu_1_cpu_test_bench.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_perc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_perc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_PERC_0 " "Found entity 1: system_PERC_0" {  } { { "db/ip/system/submodules/system_perc_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_perc_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_SRAM_0 " "Found entity 1: system_SRAM_0" {  } { { "db/ip/system/submodules/system_sram_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_SRAM_1 " "Found entity 1: system_SRAM_1" {  } { { "db/ip/system/submodules/system_sram_1.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sram_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "db/ip/system/submodules/system_irq_mapper.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper_001 " "Found entity 1: system_irq_mapper_001" {  } { { "db/ip/system/submodules/system_irq_mapper_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330354 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330354 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330354 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330354 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_009 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_009" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: system_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330585 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330603 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330620 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330637 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_003 " "Found entity 2: system_mm_interconnect_0_router_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330648 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330658 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_006 " "Found entity 2: system_mm_interconnect_0_router_006" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_007_default_decode " "Found entity 1: system_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330671 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_007 " "Found entity 2: system_mm_interconnect_0_router_007" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_009_default_decode " "Found entity 1: system_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330682 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_009 " "Found entity 2: system_mm_interconnect_0_router_009" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_011_default_decode " "Found entity 1: system_mm_interconnect_0_router_011_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330692 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_011 " "Found entity 2: system_mm_interconnect_0_router_011" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_013_default_decode " "Found entity 1: system_mm_interconnect_0_router_013_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330703 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_013 " "Found entity 2: system_mm_interconnect_0_router_013" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_017_default_decode " "Found entity 1: system_mm_interconnect_0_router_017_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330714 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_017 " "Found entity 2: system_mm_interconnect_0_router_017" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_019_default_decode " "Found entity 1: system_mm_interconnect_0_router_019_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330724 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_019 " "Found entity 2: system_mm_interconnect_0_router_019" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651077330727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_022_default_decode " "Found entity 1: system_mm_interconnect_0_router_022_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330736 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_022 " "Found entity 2: system_mm_interconnect_0_router_022" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: system_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_009 " "Found entity 1: system_mm_interconnect_0_rsp_demux_009" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_009.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_pio_0 " "Found entity 1: system_pio_0" {  } { { "db/ip/system/submodules/system_pio_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_pll_0 " "Found entity 1: system_pll_0" {  } { { "db/ip/system/submodules/system_pll_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_controller_input_efifo_module " "Found entity 1: system_sdram_controller_input_efifo_module" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330845 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_controller " "Found entity 2: system_sdram_controller" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_shared_mutex_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_shared_mutex_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_shared_mutex_PIO " "Found entity 1: system_shared_mutex_PIO" {  } { { "db/ip/system/submodules/system_shared_mutex_pio.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_shared_mutex_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sysid " "Found entity 1: system_sysid" {  } { { "db/ip/system/submodules/system_sysid.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_timer_0 " "Found entity 1: system_timer_0" {  } { { "db/ip/system/submodules/system_timer_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077330903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077330903 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651077331024 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651077331024 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651077331024 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651077331026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top_level " "Elaborating entity \"DE1_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651077331215 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "pio_0_external_connection_export 5 8 DE1_SoC_top_level.vhd(204) " "VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(204): port or argument \"pio_0_external_connection_export\" has 5/8 unassociated elements" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 204 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651077331215 "|DE1_SoC_top_level"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "pio_1_external_connection_export 5 8 DE1_SoC_top_level.vhd(204) " "VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(204): port or argument \"pio_1_external_connection_export\" has 5/8 unassociated elements" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 204 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1651077331215 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..6\] DE1_SoC_top_level.vhd(75) " "Using initial value X (don't care) for net \"LEDR\[9..6\]\" at DE1_SoC_top_level.vhd(75)" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077331215 "|DE1_SoC_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u0 " "Elaborating entity \"system\" for hierarchy \"system:u0\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "u0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077331242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0 system:u0\|system_CPU_0:cpu_0 " "Elaborating entity \"system_CPU_0\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\"" {  } { { "db/ip/system/system.v" "cpu_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077331313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu " "Elaborating entity \"system_CPU_0_cpu\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_cpu_0.v" "cpu" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077331380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_test_bench system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_test_bench:the_system_CPU_0_cpu_test_bench " "Elaborating entity \"system_CPU_0_cpu_test_bench\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_test_bench:the_system_CPU_0_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_test_bench" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077331890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_ic_data_module system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data " "Elaborating entity \"system_CPU_0_cpu_ic_data_module\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_ic_data" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077331958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332225 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077332225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077332346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077332346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_data_module:system_CPU_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_ic_tag_module system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag " "Elaborating entity \"system_CPU_0_cpu_ic_tag_module\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_ic_tag" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332537 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077332537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077332656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077332656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_ic_tag_module:system_CPU_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_bht_module system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht " "Elaborating entity \"system_CPU_0_cpu_bht_module\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_bht" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077332889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077332889 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077332889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077333022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077333022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_bht_module:system_CPU_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_register_bank_a_module system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a " "Elaborating entity \"system_CPU_0_cpu_register_bank_a_module\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_register_bank_a" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333179 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077333179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077333306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077333306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_a_module:system_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_register_bank_b_module system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_b_module:system_CPU_0_cpu_register_bank_b " "Elaborating entity \"system_CPU_0_cpu_register_bank_b_module\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_register_bank_b_module:system_CPU_0_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_register_bank_b" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_mult_cell system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell " "Elaborating entity \"system_CPU_0_cpu_mult_cell\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_mult_cell" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333558 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077333558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077333641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077333641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077333918 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077333918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333945 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077333996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334043 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077334923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077335046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077335046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336460 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336510 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_mult_cell:the_system_CPU_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077336750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_dc_tag_module system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag " "Elaborating entity \"system_CPU_0_cpu_dc_tag_module\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_dc_tag" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341054 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077341054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_jpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077341149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077341149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_tag_module:system_CPU_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_dc_data_module system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data " "Elaborating entity \"system_CPU_0_cpu_dc_data_module\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_dc_data" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341274 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077341274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077341364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077341364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_data_module:system_CPU_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_dc_victim_module system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim " "Elaborating entity \"system_CPU_0_cpu_dc_victim_module\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_dc_victim" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341476 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077341476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077341564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077341564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_dc_victim_module:system_CPU_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci " "Elaborating entity \"system_CPU_0_cpu_nios2_oci\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_debug system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_debug\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_debug" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_debug:the_system_CPU_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077341806 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077341806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_break system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_break:the_system_CPU_0_cpu_nios2_oci_break " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_break\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_break:the_system_CPU_0_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_break" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_xbrk system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_xbrk:the_system_CPU_0_cpu_nios2_oci_xbrk " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_xbrk\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_xbrk:the_system_CPU_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_xbrk" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_dbrk system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_dbrk:the_system_CPU_0_cpu_nios2_oci_dbrk " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_dbrk\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_dbrk:the_system_CPU_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_dbrk" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077341978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_itrace system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_itrace:the_system_CPU_0_cpu_nios2_oci_itrace " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_itrace\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_itrace:the_system_CPU_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_itrace" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_dtrace system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_dtrace:the_system_CPU_0_cpu_nios2_oci_dtrace " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_dtrace\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_dtrace:the_system_CPU_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_dtrace" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_td_mode system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_dtrace:the_system_CPU_0_cpu_nios2_oci_dtrace\|system_CPU_0_cpu_nios2_oci_td_mode:system_CPU_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_td_mode\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_dtrace:the_system_CPU_0_cpu_nios2_oci_dtrace\|system_CPU_0_cpu_nios2_oci_td_mode:system_CPU_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_fifo system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_fifo:the_system_CPU_0_cpu_nios2_oci_fifo " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_fifo\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_fifo:the_system_CPU_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_compute_input_tm_cnt system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_fifo:the_system_CPU_0_cpu_nios2_oci_fifo\|system_CPU_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_CPU_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_fifo:the_system_CPU_0_cpu_nios2_oci_fifo\|system_CPU_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_CPU_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_fifo_wrptr_inc system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_fifo:the_system_CPU_0_cpu_nios2_oci_fifo\|system_CPU_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_CPU_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_fifo:the_system_CPU_0_cpu_nios2_oci_fifo\|system_CPU_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_CPU_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_fifo_cnt_inc system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_fifo:the_system_CPU_0_cpu_nios2_oci_fifo\|system_CPU_0_cpu_nios2_oci_fifo_cnt_inc:the_system_CPU_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_fifo:the_system_CPU_0_cpu_nios2_oci_fifo\|system_CPU_0_cpu_nios2_oci_fifo_cnt_inc:the_system_CPU_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_pib system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_pib:the_system_CPU_0_cpu_nios2_oci_pib " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_pib\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_pib:the_system_CPU_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_pib" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_oci_im system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_im:the_system_CPU_0_cpu_nios2_oci_im " "Elaborating entity \"system_CPU_0_cpu_nios2_oci_im\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_oci_im:the_system_CPU_0_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_im" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_avalon_reg system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_avalon_reg:the_system_CPU_0_cpu_nios2_avalon_reg " "Elaborating entity \"system_CPU_0_cpu_nios2_avalon_reg\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_avalon_reg:the_system_CPU_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_avalon_reg" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_nios2_ocimem system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem " "Elaborating entity \"system_CPU_0_cpu_nios2_ocimem\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_ocimem" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_ociram_sp_ram_module system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram " "Elaborating entity \"system_CPU_0_cpu_ociram_sp_ram_module\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "system_CPU_0_cpu_ociram_sp_ram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077342837 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077342837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077342949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077342949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_nios2_ocimem:the_system_CPU_0_cpu_nios2_ocimem\|system_CPU_0_cpu_ociram_sp_ram_module:system_CPU_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_debug_slave_wrapper system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper " "Elaborating entity \"system_CPU_0_cpu_debug_slave_wrapper\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_debug_slave_wrapper" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077342997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_debug_slave_tck system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck " "Elaborating entity \"system_CPU_0_cpu_debug_slave_tck\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|system_CPU_0_cpu_debug_slave_tck:the_system_CPU_0_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" "the_system_CPU_0_cpu_debug_slave_tck" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_0_cpu_debug_slave_sysclk system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk " "Elaborating entity \"system_CPU_0_cpu_debug_slave_sysclk\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|system_CPU_0_cpu_debug_slave_sysclk:the_system_CPU_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" "the_system_CPU_0_cpu_debug_slave_sysclk" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" "system_CPU_0_cpu_debug_slave_phy" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy " "Instantiated megafunction \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077343228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077343228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077343228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077343228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077343228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077343228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077343228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077343228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077343228 ""}  } { { "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077343228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343243 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u0\|system_CPU_0:cpu_0\|system_CPU_0_cpu:cpu\|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci\|system_CPU_0_cpu_debug_slave_wrapper:the_system_CPU_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1 system:u0\|system_CPU_1:cpu_1 " "Elaborating entity \"system_CPU_1\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\"" {  } { { "db/ip/system/system.v" "cpu_1" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu " "Elaborating entity \"system_CPU_1_cpu\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_cpu_1.v" "cpu" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077343742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_test_bench system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_test_bench:the_system_CPU_1_cpu_test_bench " "Elaborating entity \"system_CPU_1_cpu_test_bench\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_test_bench:the_system_CPU_1_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_test_bench" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 5993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077344197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_ic_data_module system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_ic_data_module:system_CPU_1_cpu_ic_data " "Elaborating entity \"system_CPU_1_cpu_ic_data_module\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_ic_data_module:system_CPU_1_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_ic_data" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 6995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077344306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_ic_tag_module system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_ic_tag_module:system_CPU_1_cpu_ic_tag " "Elaborating entity \"system_CPU_1_cpu_ic_tag_module\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_ic_tag_module:system_CPU_1_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_ic_tag" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 7061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077344416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_bht_module system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_bht_module:system_CPU_1_cpu_bht " "Elaborating entity \"system_CPU_1_cpu_bht_module\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_bht_module:system_CPU_1_cpu_bht\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_bht" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 7259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077344532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_register_bank_a_module system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_register_bank_a_module:system_CPU_1_cpu_register_bank_a " "Elaborating entity \"system_CPU_1_cpu_register_bank_a_module\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_register_bank_a_module:system_CPU_1_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_register_bank_a" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 8216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077344638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_register_bank_b_module system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_register_bank_b_module:system_CPU_1_cpu_register_bank_b " "Elaborating entity \"system_CPU_1_cpu_register_bank_b_module\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_register_bank_b_module:system_CPU_1_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_register_bank_b" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 8234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077344729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_mult_cell system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell " "Elaborating entity \"system_CPU_1_cpu_mult_cell\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_mult_cell:the_system_CPU_1_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_mult_cell" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 8819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077344807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_dc_tag_module system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_dc_tag_module:system_CPU_1_cpu_dc_tag " "Elaborating entity \"system_CPU_1_cpu_dc_tag_module\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_dc_tag_module:system_CPU_1_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_dc_tag" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 9241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077351835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_dc_data_module system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_dc_data_module:system_CPU_1_cpu_dc_data " "Elaborating entity \"system_CPU_1_cpu_dc_data_module\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_dc_data_module:system_CPU_1_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_dc_data" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 9307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077351955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_dc_victim_module system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_dc_victim_module:system_CPU_1_cpu_dc_victim " "Elaborating entity \"system_CPU_1_cpu_dc_victim_module\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_dc_victim_module:system_CPU_1_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_dc_victim" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 9419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci " "Elaborating entity \"system_CPU_1_cpu_nios2_oci\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 10250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_debug system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_debug:the_system_CPU_1_cpu_nios2_oci_debug " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_debug\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_debug:the_system_CPU_1_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_debug" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_break system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_break:the_system_CPU_1_cpu_nios2_oci_break " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_break\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_break:the_system_CPU_1_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_break" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_xbrk system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_xbrk:the_system_CPU_1_cpu_nios2_oci_xbrk " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_xbrk\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_xbrk:the_system_CPU_1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_xbrk" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_dbrk system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_dbrk:the_system_CPU_1_cpu_nios2_oci_dbrk " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_dbrk\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_dbrk:the_system_CPU_1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_dbrk" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_itrace system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_itrace:the_system_CPU_1_cpu_nios2_oci_itrace " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_itrace\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_itrace:the_system_CPU_1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_itrace" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_dtrace system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_dtrace:the_system_CPU_1_cpu_nios2_oci_dtrace " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_dtrace\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_dtrace:the_system_CPU_1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_dtrace" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_td_mode system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_dtrace:the_system_CPU_1_cpu_nios2_oci_dtrace\|system_CPU_1_cpu_nios2_oci_td_mode:system_CPU_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_td_mode\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_dtrace:the_system_CPU_1_cpu_nios2_oci_dtrace\|system_CPU_1_cpu_nios2_oci_td_mode:system_CPU_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_fifo system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_fifo:the_system_CPU_1_cpu_nios2_oci_fifo " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_fifo\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_fifo:the_system_CPU_1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_compute_input_tm_cnt system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_fifo:the_system_CPU_1_cpu_nios2_oci_fifo\|system_CPU_1_cpu_nios2_oci_compute_input_tm_cnt:the_system_CPU_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_fifo:the_system_CPU_1_cpu_nios2_oci_fifo\|system_CPU_1_cpu_nios2_oci_compute_input_tm_cnt:the_system_CPU_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_fifo_wrptr_inc system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_fifo:the_system_CPU_1_cpu_nios2_oci_fifo\|system_CPU_1_cpu_nios2_oci_fifo_wrptr_inc:the_system_CPU_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_fifo:the_system_CPU_1_cpu_nios2_oci_fifo\|system_CPU_1_cpu_nios2_oci_fifo_wrptr_inc:the_system_CPU_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077352963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_fifo_cnt_inc system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_fifo:the_system_CPU_1_cpu_nios2_oci_fifo\|system_CPU_1_cpu_nios2_oci_fifo_cnt_inc:the_system_CPU_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_fifo:the_system_CPU_1_cpu_nios2_oci_fifo\|system_CPU_1_cpu_nios2_oci_fifo_cnt_inc:the_system_CPU_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_pib system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_pib:the_system_CPU_1_cpu_nios2_oci_pib " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_pib\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_pib:the_system_CPU_1_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_pib" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_oci_im system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_im:the_system_CPU_1_cpu_nios2_oci_im " "Elaborating entity \"system_CPU_1_cpu_nios2_oci_im\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_oci_im:the_system_CPU_1_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_im" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_avalon_reg system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_avalon_reg:the_system_CPU_1_cpu_nios2_avalon_reg " "Elaborating entity \"system_CPU_1_cpu_nios2_avalon_reg\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_avalon_reg:the_system_CPU_1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_avalon_reg" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_nios2_ocimem system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem " "Elaborating entity \"system_CPU_1_cpu_nios2_ocimem\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_ocimem" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_ociram_sp_ram_module system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem\|system_CPU_1_cpu_ociram_sp_ram_module:system_CPU_1_cpu_ociram_sp_ram " "Elaborating entity \"system_CPU_1_cpu_ociram_sp_ram_module\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_nios2_ocimem:the_system_CPU_1_cpu_nios2_ocimem\|system_CPU_1_cpu_ociram_sp_ram_module:system_CPU_1_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "system_CPU_1_cpu_ociram_sp_ram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_debug_slave_wrapper system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper " "Elaborating entity \"system_CPU_1_cpu_debug_slave_wrapper\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_debug_slave_wrapper" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_debug_slave_tck system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper\|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck " "Elaborating entity \"system_CPU_1_cpu_debug_slave_tck\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper\|system_CPU_1_cpu_debug_slave_tck:the_system_CPU_1_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu_debug_slave_wrapper.v" "the_system_CPU_1_cpu_debug_slave_tck" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_1_cpu_debug_slave_sysclk system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper\|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk " "Elaborating entity \"system_CPU_1_cpu_debug_slave_sysclk\" for hierarchy \"system:u0\|system_CPU_1:cpu_1\|system_CPU_1_cpu:cpu\|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci\|system_CPU_1_cpu_debug_slave_wrapper:the_system_CPU_1_cpu_debug_slave_wrapper\|system_CPU_1_cpu_debug_slave_sysclk:the_system_CPU_1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_cpu_1_cpu_debug_slave_wrapper.v" "the_system_CPU_1_cpu_debug_slave_sysclk" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter system:u0\|Counter:custom_counter_0 " "Elaborating entity \"Counter\" for hierarchy \"system:u0\|Counter:custom_counter_0\"" {  } { { "db/ip/system/system.v" "custom_counter_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelPort system:u0\|ParallelPort:led_0 " "Elaborating entity \"ParallelPort\" for hierarchy \"system:u0\|ParallelPort:led_0\"" {  } { { "db/ip/system/system.v" "led_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_PERC_0 system:u0\|system_PERC_0:perc_0 " "Elaborating entity \"system_PERC_0\" for hierarchy \"system:u0\|system_PERC_0:perc_0\"" {  } { { "db/ip/system/system.v" "perc_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_SRAM_0 system:u0\|system_SRAM_0:sram_0 " "Elaborating entity \"system_SRAM_0\" for hierarchy \"system:u0\|system_SRAM_0:sram_0\"" {  } { { "db/ip/system/system.v" "sram_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_sram_0.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_sram_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_SRAM_0.hex " "Parameter \"init_file\" = \"system_SRAM_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077353781 ""}  } { { "db/ip/system/submodules/system_sram_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077353781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4cm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4cm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4cm1 " "Found entity 1: altsyncram_4cm1" {  } { { "db/altsyncram_4cm1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_4cm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077353906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077353906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4cm1 system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated " "Elaborating entity \"altsyncram_4cm1\" for hierarchy \"system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077353915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077355263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077355263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_4cm1.tdf" "decode3" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_4cm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077355278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077355360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077355360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"system:u0\|system_SRAM_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_4cm1.tdf" "mux2" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_4cm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077355367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_SRAM_1 system:u0\|system_SRAM_1:sram_1 " "Elaborating entity \"system_SRAM_1\" for hierarchy \"system:u0\|system_SRAM_1:sram_1\"" {  } { { "db/ip/system/system.v" "sram_1" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077355995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_SRAM_1:sram_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_SRAM_1:sram_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_sram_1.v" "the_altsyncram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sram_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077356035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_SRAM_1:sram_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_SRAM_1:sram_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_sram_1.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sram_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077356035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_SRAM_1:sram_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_SRAM_1:sram_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_SRAM_1.hex " "Parameter \"init_file\" = \"system_SRAM_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077356035 ""}  } { { "db/ip/system/submodules/system_sram_1.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sram_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077356035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5cm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5cm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5cm1 " "Found entity 1: altsyncram_5cm1" {  } { { "db/altsyncram_5cm1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_5cm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077356134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077356134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5cm1 system:u0\|system_SRAM_1:sram_1\|altsyncram:the_altsyncram\|altsyncram_5cm1:auto_generated " "Elaborating entity \"altsyncram_5cm1\" for hierarchy \"system:u0\|system_SRAM_1:sram_1\|altsyncram:the_altsyncram\|altsyncram_5cm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077356150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:u0\|system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/system/system.v" "jtag_uart_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077358167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077358183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "wfifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077358461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077358476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077358476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077358476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077358476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077358476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077358476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077358476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077358476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077358476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077358476 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077358476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077358623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077358623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077358631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077358675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077358675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077358687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077358718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077358718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077358732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077358816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077358816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077358837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077358924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077358924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077358939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077359001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077359001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077359016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077359105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077359634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077359650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077359650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077359650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077359650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077359650 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077359650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077359700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077359715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pio_0 system:u0\|system_pio_0:pio_0 " "Elaborating entity \"system_pio_0\" for hierarchy \"system:u0\|system_pio_0:pio_0\"" {  } { { "db/ip/system/system.v" "pio_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll_0 system:u0\|system_pll_0:pll_0 " "Elaborating entity \"system_pll_0\" for hierarchy \"system:u0\|system_pll_0:pll_0\"" {  } { { "db/ip/system/system.v" "pll_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/system/submodules/system_pll_0.v" "altera_pll_i" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360586 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651077360606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/system/submodules/system_pll_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077360622 ""}  } { { "db/ip/system/submodules/system_pll_0.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077360622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller system:u0\|system_sdram_controller:sdram_controller " "Elaborating entity \"system_sdram_controller\" for hierarchy \"system:u0\|system_sdram_controller:sdram_controller\"" {  } { { "db/ip/system/system.v" "sdram_controller" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller_input_efifo_module system:u0\|system_sdram_controller:sdram_controller\|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module " "Elaborating entity \"system_sdram_controller_input_efifo_module\" for hierarchy \"system:u0\|system_sdram_controller:sdram_controller\|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module\"" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "the_system_sdram_controller_input_efifo_module" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mailbox system:u0\|altera_avalon_mailbox:shared_mailbox " "Elaborating entity \"altera_avalon_mailbox\" for hierarchy \"system:u0\|altera_avalon_mailbox:shared_mailbox\"" {  } { { "db/ip/system/system.v" "shared_mailbox" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_shared_mutex_PIO system:u0\|system_shared_mutex_PIO:shared_mutex_pio " "Elaborating entity \"system_shared_mutex_PIO\" for hierarchy \"system:u0\|system_shared_mutex_PIO:shared_mutex_pio\"" {  } { { "db/ip/system/system.v" "shared_mutex_pio" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sysid system:u0\|system_sysid:sysid " "Elaborating entity \"system_sysid\" for hierarchy \"system:u0\|system_sysid:sysid\"" {  } { { "db/ip/system/system.v" "sysid" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_timer_0 system:u0\|system_timer_0:timer_0 " "Elaborating entity \"system_timer_0\" for hierarchy \"system:u0\|system_timer_0:timer_0\"" {  } { { "db/ip/system/system.v" "timer_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077360817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_1_instruction_master_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "custom_counter_0_avalon_slave_0_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_0_avalon_slave_0_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "led_0_avalon_slave_0_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_mailbox_avmm_msg_sender_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_mailbox_avmm_msg_sender_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "shared_mailbox_avmm_msg_sender_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:perc_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:perc_0_control_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "perc_0_control_slave_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_0_debug_mem_slave_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sram_0_s1_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077361995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_mutex_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_mutex_pio_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "shared_mutex_pio_s1_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 2999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 3063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_0_data_master_agent" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 3720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_1_data_master_agent" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 3801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_1_instruction_master_agent" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 3882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_0_instruction_master_agent" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 4047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 4088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 4129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_0_avalon_slave_0_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "led_0_avalon_slave_0_agent" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 4379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "led_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "led_0_avalon_slave_0_agent_rdata_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 4461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 5541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 5582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 5623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_mm_interconnect_0_router_003\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_003" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mm_interconnect_0_router_004\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_004" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_mm_interconnect_0_router_006\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_006" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077362995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"system_mm_interconnect_0_router_007\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_007" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_009 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"system_mm_interconnect_0_router_009\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_009" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_009_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_009:router_009\|system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_009:router_009\|system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_011 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"system_mm_interconnect_0_router_011\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_011" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_011_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011\|system_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_011_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011\|system_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_013 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"system_mm_interconnect_0_router_013\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_013:router_013\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_013" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_013_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_013:router_013\|system_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_013_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_013:router_013\|system_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_013.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_017 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"system_mm_interconnect_0_router_017\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_017" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_017_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017\|system_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_017_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017\|system_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_019 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"system_mm_interconnect_0_router_019\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_019" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_019_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019\|system_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_019_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019\|system_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_022 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"system_mm_interconnect_0_router_022\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_022" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 7983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_022_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022\|system_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_022_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022\|system_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_data_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_0_data_master_limiter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 8081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_1_instruction_master_limiter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 8181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_0_instruction_master_limiter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 8231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_0_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "led_0_avalon_slave_0_burst_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 8281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 8381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 8520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 8632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 8672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_003 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 8729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 9094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_003 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 9151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_009 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_009\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_009" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 9277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077363973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 9588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 9700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "led_0_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 9789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651077364259 "|DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651077364260 "|DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651077364261 "|DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 9921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651077364316 "|DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651077364316 "|DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651077364316 "|DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:led_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:led_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "led_0_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 10053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 10185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 10285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 11232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 11290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077364967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_009 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_009\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_009" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v" 11493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\|system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\|system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009.v" "error_adapter_0" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_009.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:u0\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:u0\|system_irq_mapper:irq_mapper\"" {  } { { "db/ip/system/system.v" "irq_mapper" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper_001 system:u0\|system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"system_irq_mapper_001\" for hierarchy \"system:u0\|system_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/system/system.v" "irq_mapper_001" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser system:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/system/system.v" "irq_synchronizer" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077365281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077365281 ""}  } { { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077365281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/system/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/system.v" "rst_controller" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "db/ip/system/system.v" "rst_controller_003" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller_004\"" {  } { { "db/ip/system/system.v" "rst_controller_004" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077365495 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_CPU_1_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_CPU_1_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_cpu_1_cpu.v" "the_system_CPU_1_cpu_nios2_oci_itrace" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651077369448 "|DE1_SoC_top_level|system:u0|system_CPU_1:cpu_1|system_CPU_1_cpu:cpu|system_CPU_1_cpu_nios2_oci:the_system_CPU_1_cpu_nios2_oci|system_CPU_1_cpu_nios2_oci_itrace:the_system_CPU_1_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_CPU_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_CPU_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_cpu_0_cpu.v" "the_system_CPU_0_cpu_nios2_oci_itrace" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651077369526 "|DE1_SoC_top_level|system:u0|system_CPU_0:cpu_0|system_CPU_0_cpu:cpu|system_CPU_0_cpu_nios2_oci:the_system_CPU_0_cpu_nios2_oci|system_CPU_0_cpu_nios2_oci_itrace:the_system_CPU_0_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jb84 " "Found entity 1: altsyncram_jb84" {  } { { "db/altsyncram_jb84.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_jb84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077373547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077373547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077373986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077373986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077374298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077374298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_39i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077374675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077374675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077374816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077374816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077375012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077375012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077375318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077375318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077375402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077375402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077375585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077375585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077375664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077375664 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077376151 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651077376511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.27.18:36:21 Progress: Loading sld08b1c883/alt_sld_fab_wrapper_hw.tcl " "2022.04.27.18:36:21 Progress: Loading sld08b1c883/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077381323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077384226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077384466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077387682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077387786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077387917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077388057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077388057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077388057 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651077388763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08b1c883/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08b1c883/alt_sld_fab.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077389020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077389020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077389160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077389160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077389191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077389191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077389269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077389269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077389386 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077389386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077389386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077389495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077389495 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651077400080 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651077400080 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651077400080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077400126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651077400126 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651077400126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651077400205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077400205 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651077400535 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[17\] " "bidirectional pin \"GPIO_0_D\[17\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[19\] " "bidirectional pin \"GPIO_0_D\[19\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[21\] " "bidirectional pin \"GPIO_0_D\[21\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[23\] " "bidirectional pin \"GPIO_0_D\[23\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[34\] " "bidirectional pin \"GPIO_0_D\[34\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[35\] " "bidirectional pin \"GPIO_0_D\[35\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[8\] " "bidirectional pin \"GPIO_1_D\[8\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "bidirectional pin \"GPIO_1_D\[9\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[10\] " "bidirectional pin \"GPIO_1_D\[10\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "bidirectional pin \"GPIO_1_D\[11\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[12\] " "bidirectional pin \"GPIO_1_D\[12\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "bidirectional pin \"GPIO_1_D\[13\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[14\] " "bidirectional pin \"GPIO_1_D\[14\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[15\] " "bidirectional pin \"GPIO_1_D\[15\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[16\] " "bidirectional pin \"GPIO_1_D\[16\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[17\] " "bidirectional pin \"GPIO_1_D\[17\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[18\] " "bidirectional pin \"GPIO_1_D\[18\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "bidirectional pin \"GPIO_1_D\[19\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[20\] " "bidirectional pin \"GPIO_1_D\[20\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[21\] " "bidirectional pin \"GPIO_1_D\[21\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[22\] " "bidirectional pin \"GPIO_1_D\[22\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "bidirectional pin \"GPIO_1_D\[23\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "bidirectional pin \"GPIO_1_D\[24\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "bidirectional pin \"GPIO_1_D\[25\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "bidirectional pin \"GPIO_1_D\[26\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "bidirectional pin \"GPIO_1_D\[27\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[28\] " "bidirectional pin \"GPIO_1_D\[28\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "bidirectional pin \"GPIO_1_D\[29\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "bidirectional pin \"GPIO_1_D\[30\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "bidirectional pin \"GPIO_1_D\[31\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "bidirectional pin \"GPIO_1_D\[32\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "bidirectional pin \"GPIO_1_D\[33\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[34\] " "bidirectional pin \"GPIO_1_D\[34\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[35\] " "bidirectional pin \"GPIO_1_D\[35\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1651077404753 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1651077404753 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651077405732 "|DE1_SoC_top_level|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651077405732 "|DE1_SoC_top_level|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651077405732 "|DE1_SoC_top_level|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651077405732 "|DE1_SoC_top_level|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651077405732 "|DE1_SoC_top_level|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651077405732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077406561 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1286 " "1286 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651077412889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.map.smsg " "Generated suppressed messages file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077415355 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 35 153 0 0 118 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 35 of its 153 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 118 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1651077419423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 3 0 0 " "Adding 16 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651077419730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651077419730 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651077421236 "|DE1_SoC_top_level|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651077421236 "|DE1_SoC_top_level|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651077421236 "|DE1_SoC_top_level|KEY_N[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651077421236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15819 " "Implemented 15819 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651077421283 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651077421283 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "88 " "Implemented 88 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651077421283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14845 " "Implemented 14845 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651077421283 ""} { "Info" "ICUT_CUT_TM_RAMS" "834 " "Implemented 834 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651077421283 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651077421283 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651077421283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651077421283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5298 " "Peak virtual memory: 5298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651077421437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 18:37:01 2022 " "Processing ended: Wed Apr 27 18:37:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651077421437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:11 " "Elapsed time: 00:03:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651077421437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:36 " "Total CPU time (on all processors): 00:04:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651077421437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651077421437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651077422951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651077422951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 18:37:02 2022 " "Processing started: Wed Apr 27 18:37:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651077422951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651077422951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651077422951 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651077423060 ""}
{ "Info" "0" "" "Project  = sdram_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Project  = sdram_instrCacheEnabled_dataCacheEnabled" 0 0 "Fitter" 0 0 1651077423060 ""}
{ "Info" "0" "" "Revision = sdram_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Revision = sdram_instrCacheEnabled_dataCacheEnabled" 0 0 "Fitter" 0 0 1651077423060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651077423501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651077423501 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_instrCacheEnabled_dataCacheEnabled 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sdram_instrCacheEnabled_dataCacheEnabled\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651077423626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651077423657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651077423657 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1651077423766 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651077424375 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651077424391 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651077425579 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651077426082 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651077437215 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1651077437608 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1651077437608 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2958 global CLKCTRL_G7 " "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2958 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651077437924 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1 global CLKCTRL_G2 " "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651077437924 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 650 global CLKCTRL_G5 " "system:u0\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 650 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651077437924 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 6758 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 6758 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651077437924 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 767 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 767 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1651077437924 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651077437924 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651077437924 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651077437924 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651077439658 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651077439658 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651077439725 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651077439740 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651077439756 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651077439756 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] CLOCK_50 " "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651077439843 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651077439843 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651077440111 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651077440111 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651077440126 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1651077440126 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651077440126 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651077440126 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651077440126 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651077440126 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651077440126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651077440595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651077440611 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651077440773 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651077440773 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651077440773 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651077440773 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651077440773 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1651077440773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651077440773 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651077440807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651077440822 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651077440848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651077442392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "36 Block RAM " "Packed 36 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651077442423 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "160 DSP block " "Packed 160 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651077442423 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651077442423 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651077442423 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1651077442423 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651077442423 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR0 " "Node \"DRAM_ADDR0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR1 " "Node \"DRAM_ADDR1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR10 " "Node \"DRAM_ADDR10\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR11 " "Node \"DRAM_ADDR11\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR12 " "Node \"DRAM_ADDR12\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR2 " "Node \"DRAM_ADDR2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR3 " "Node \"DRAM_ADDR3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR4 " "Node \"DRAM_ADDR4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR5 " "Node \"DRAM_ADDR5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR6 " "Node \"DRAM_ADDR6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR7 " "Node \"DRAM_ADDR7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR8 " "Node \"DRAM_ADDR8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR9 " "Node \"DRAM_ADDR9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA0 " "Node \"DRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA1 " "Node \"DRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ0 " "Node \"DRAM_DQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ1 " "Node \"DRAM_DQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ10 " "Node \"DRAM_DQ10\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ11 " "Node \"DRAM_DQ11\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ12 " "Node \"DRAM_DQ12\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ13 " "Node \"DRAM_DQ13\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ14 " "Node \"DRAM_DQ14\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ15 " "Node \"DRAM_DQ15\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ2 " "Node \"DRAM_DQ2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ3 " "Node \"DRAM_DQ3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ4 " "Node \"DRAM_DQ4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ5 " "Node \"DRAM_DQ5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ6 " "Node \"DRAM_DQ6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ7 " "Node \"DRAM_DQ7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ8 " "Node \"DRAM_DQ8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ9 " "Node \"DRAM_DQ9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D0 " "Node \"GPIO_0_D0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D1 " "Node \"GPIO_0_D1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D10 " "Node \"GPIO_0_D10\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D11 " "Node \"GPIO_0_D11\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D12 " "Node \"GPIO_0_D12\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D13 " "Node \"GPIO_0_D13\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D14 " "Node \"GPIO_0_D14\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D15 " "Node \"GPIO_0_D15\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D16 " "Node \"GPIO_0_D16\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D17 " "Node \"GPIO_0_D17\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D18 " "Node \"GPIO_0_D18\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D19 " "Node \"GPIO_0_D19\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D2 " "Node \"GPIO_0_D2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D20 " "Node \"GPIO_0_D20\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D21 " "Node \"GPIO_0_D21\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D22 " "Node \"GPIO_0_D22\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D23 " "Node \"GPIO_0_D23\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D24 " "Node \"GPIO_0_D24\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D25 " "Node \"GPIO_0_D25\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D26 " "Node \"GPIO_0_D26\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D27 " "Node \"GPIO_0_D27\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D28 " "Node \"GPIO_0_D28\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D29 " "Node \"GPIO_0_D29\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D3 " "Node \"GPIO_0_D3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D30 " "Node \"GPIO_0_D30\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D31 " "Node \"GPIO_0_D31\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D32 " "Node \"GPIO_0_D32\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D33 " "Node \"GPIO_0_D33\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D34 " "Node \"GPIO_0_D34\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D35 " "Node \"GPIO_0_D35\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D4 " "Node \"GPIO_0_D4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D5 " "Node \"GPIO_0_D5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D6 " "Node \"GPIO_0_D6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D7 " "Node \"GPIO_0_D7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D8 " "Node \"GPIO_0_D8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D9 " "Node \"GPIO_0_D9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D0 " "Node \"GPIO_1_D0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D1 " "Node \"GPIO_1_D1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D10 " "Node \"GPIO_1_D10\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D11 " "Node \"GPIO_1_D11\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D12 " "Node \"GPIO_1_D12\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D13 " "Node \"GPIO_1_D13\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D14 " "Node \"GPIO_1_D14\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D15 " "Node \"GPIO_1_D15\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D16 " "Node \"GPIO_1_D16\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D17 " "Node \"GPIO_1_D17\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D18 " "Node \"GPIO_1_D18\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D19 " "Node \"GPIO_1_D19\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D2 " "Node \"GPIO_1_D2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D20 " "Node \"GPIO_1_D20\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D21 " "Node \"GPIO_1_D21\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D22 " "Node \"GPIO_1_D22\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D23 " "Node \"GPIO_1_D23\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D24 " "Node \"GPIO_1_D24\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D25 " "Node \"GPIO_1_D25\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D26 " "Node \"GPIO_1_D26\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D27 " "Node \"GPIO_1_D27\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D28 " "Node \"GPIO_1_D28\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D29 " "Node \"GPIO_1_D29\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D3 " "Node \"GPIO_1_D3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D30 " "Node \"GPIO_1_D30\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D31 " "Node \"GPIO_1_D31\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D32 " "Node \"GPIO_1_D32\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D33 " "Node \"GPIO_1_D33\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D34 " "Node \"GPIO_1_D34\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D35 " "Node \"GPIO_1_D35\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D4 " "Node \"GPIO_1_D4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5 " "Node \"GPIO_1_D5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D6 " "Node \"GPIO_1_D6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D7 " "Node \"GPIO_1_D7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D8 " "Node \"GPIO_1_D8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D9 " "Node \"GPIO_1_D9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N0 " "Node \"HEX0_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N1 " "Node \"HEX0_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N2 " "Node \"HEX0_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N3 " "Node \"HEX0_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N4 " "Node \"HEX0_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N5 " "Node \"HEX0_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N6 " "Node \"HEX0_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[0\] " "Node \"HEX0_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[1\] " "Node \"HEX0_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[2\] " "Node \"HEX0_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[3\] " "Node \"HEX0_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[4\] " "Node \"HEX0_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[5\] " "Node \"HEX0_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[6\] " "Node \"HEX0_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N0 " "Node \"HEX1_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N1 " "Node \"HEX1_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N2 " "Node \"HEX1_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N3 " "Node \"HEX1_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N4 " "Node \"HEX1_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N5 " "Node \"HEX1_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N6 " "Node \"HEX1_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[0\] " "Node \"HEX1_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[1\] " "Node \"HEX1_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[2\] " "Node \"HEX1_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[3\] " "Node \"HEX1_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[4\] " "Node \"HEX1_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[5\] " "Node \"HEX1_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[6\] " "Node \"HEX1_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N0 " "Node \"HEX2_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N1 " "Node \"HEX2_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N2 " "Node \"HEX2_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N3 " "Node \"HEX2_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N4 " "Node \"HEX2_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N5 " "Node \"HEX2_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N6 " "Node \"HEX2_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[0\] " "Node \"HEX2_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[1\] " "Node \"HEX2_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[2\] " "Node \"HEX2_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[3\] " "Node \"HEX2_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[4\] " "Node \"HEX2_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[5\] " "Node \"HEX2_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[6\] " "Node \"HEX2_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N0 " "Node \"HEX3_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N1 " "Node \"HEX3_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N2 " "Node \"HEX3_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N3 " "Node \"HEX3_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N4 " "Node \"HEX3_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N5 " "Node \"HEX3_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N6 " "Node \"HEX3_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[0\] " "Node \"HEX3_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[1\] " "Node \"HEX3_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[2\] " "Node \"HEX3_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[3\] " "Node \"HEX3_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[4\] " "Node \"HEX3_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[5\] " "Node \"HEX3_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[6\] " "Node \"HEX3_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N0 " "Node \"HEX4_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N1 " "Node \"HEX4_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N2 " "Node \"HEX4_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N3 " "Node \"HEX4_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N4 " "Node \"HEX4_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N5 " "Node \"HEX4_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N6 " "Node \"HEX4_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[0\] " "Node \"HEX4_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[1\] " "Node \"HEX4_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[2\] " "Node \"HEX4_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[3\] " "Node \"HEX4_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[4\] " "Node \"HEX4_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[5\] " "Node \"HEX4_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[6\] " "Node \"HEX4_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N0 " "Node \"HEX5_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N1 " "Node \"HEX5_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N2 " "Node \"HEX5_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N3 " "Node \"HEX5_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N4 " "Node \"HEX5_N4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N5 " "Node \"HEX5_N5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N6 " "Node \"HEX5_N6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[0\] " "Node \"HEX5_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[1\] " "Node \"HEX5_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[2\] " "Node \"HEX5_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[3\] " "Node \"HEX5_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[4\] " "Node \"HEX5_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[5\] " "Node \"HEX5_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[6\] " "Node \"HEX5_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N0 " "Node \"KEY_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N1 " "Node \"KEY_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N2 " "Node \"KEY_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N3 " "Node \"KEY_N3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_0 " "Node \"LEDR_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_1 " "Node \"LEDR_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_2 " "Node \"LEDR_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_3 " "Node \"LEDR_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_4 " "Node \"LEDR_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_5 " "Node \"LEDR_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_6 " "Node \"LEDR_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_7 " "Node \"LEDR_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_8 " "Node \"LEDR_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_9 " "Node \"LEDR_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_4 " "Node \"SW_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_5 " "Node \"SW_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_6 " "Node \"SW_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_7 " "Node \"SW_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_8 " "Node \"SW_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_9 " "Node \"SW_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA0 " "Node \"TD_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA1 " "Node \"TD_DATA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA2 " "Node \"TD_DATA2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA3 " "Node \"TD_DATA3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA4 " "Node \"TD_DATA4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA5 " "Node \"TD_DATA5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA6 " "Node \"TD_DATA6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA7 " "Node \"TD_DATA7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_0 " "Node \"VGA_B_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_1 " "Node \"VGA_B_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_2 " "Node \"VGA_B_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_3 " "Node \"VGA_B_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_4 " "Node \"VGA_B_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_5 " "Node \"VGA_B_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_6 " "Node \"VGA_B_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_7 " "Node \"VGA_B_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_0 " "Node \"VGA_G_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_1 " "Node \"VGA_G_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_2 " "Node \"VGA_G_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_3 " "Node \"VGA_G_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_4 " "Node \"VGA_G_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_5 " "Node \"VGA_G_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_6 " "Node \"VGA_G_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_7 " "Node \"VGA_G_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_0 " "Node \"VGA_R_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_1 " "Node \"VGA_R_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_2 " "Node \"VGA_R_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_3 " "Node \"VGA_R_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_4 " "Node \"VGA_R_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_5 " "Node \"VGA_R_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_6 " "Node \"VGA_R_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_7 " "Node \"VGA_R_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651077443267 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1651077443267 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651077443283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651077449018 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651077451694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651077479965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651077500464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651077514793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651077514793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651077522383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651077540183 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651077540183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651077557395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651077557395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651077557410 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.65 " "Total time spent on timing analysis during the Fitter is 8.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651077572823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651077573080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651077581671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651077581671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651077589653 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:38 " "Fitter post-fit operations ending: elapsed time is 00:00:38" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651077610315 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651077611193 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently disabled " "Pin GPIO_0_D\[16\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[16] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently disabled " "Pin GPIO_0_D\[17\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[17] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently disabled " "Pin GPIO_0_D\[18\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[18] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently disabled " "Pin GPIO_0_D\[19\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[19] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently disabled " "Pin GPIO_0_D\[20\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[20] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently disabled " "Pin GPIO_0_D\[21\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[21] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently disabled " "Pin GPIO_0_D\[22\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[22] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently disabled " "Pin GPIO_0_D\[23\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[23] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently disabled " "Pin GPIO_0_D\[24\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[24] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently disabled " "Pin GPIO_0_D\[25\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[25] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently disabled " "Pin GPIO_0_D\[26\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[26] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently disabled " "Pin GPIO_0_D\[27\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[27] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently disabled " "Pin GPIO_0_D\[28\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[28] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[29] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[30] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[31] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[32] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[33] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[34\] a permanently disabled " "Pin GPIO_0_D\[34\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[34] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[34\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[35\] a permanently disabled " "Pin GPIO_0_D\[35\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_D[35] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[35\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[8\] a permanently disabled " "Pin GPIO_1_D\[8\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[8] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[9\] a permanently disabled " "Pin GPIO_1_D\[9\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[9] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[10\] a permanently disabled " "Pin GPIO_1_D\[10\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[11\] a permanently disabled " "Pin GPIO_1_D\[11\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[12\] a permanently disabled " "Pin GPIO_1_D\[12\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[13\] a permanently disabled " "Pin GPIO_1_D\[13\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[14\] a permanently disabled " "Pin GPIO_1_D\[14\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[15\] a permanently disabled " "Pin GPIO_1_D\[15\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[16\] a permanently disabled " "Pin GPIO_1_D\[16\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[17\] a permanently disabled " "Pin GPIO_1_D\[17\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[18\] a permanently disabled " "Pin GPIO_1_D\[18\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[19\] a permanently disabled " "Pin GPIO_1_D\[19\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[20\] a permanently disabled " "Pin GPIO_1_D\[20\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[21\] a permanently disabled " "Pin GPIO_1_D\[21\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[22\] a permanently disabled " "Pin GPIO_1_D\[22\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[23\] a permanently disabled " "Pin GPIO_1_D\[23\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[24\] a permanently disabled " "Pin GPIO_1_D\[24\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[25\] a permanently disabled " "Pin GPIO_1_D\[25\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[25] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[26\] a permanently disabled " "Pin GPIO_1_D\[26\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[26] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[27\] a permanently disabled " "Pin GPIO_1_D\[27\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[27] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[28\] a permanently disabled " "Pin GPIO_1_D\[28\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[28] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[29\] a permanently disabled " "Pin GPIO_1_D\[29\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[29] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[30\] a permanently disabled " "Pin GPIO_1_D\[30\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[30] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[31\] a permanently disabled " "Pin GPIO_1_D\[31\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[31] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[32\] a permanently disabled " "Pin GPIO_1_D\[32\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[32] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[33\] a permanently disabled " "Pin GPIO_1_D\[33\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[33] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[34\] a permanently disabled " "Pin GPIO_1_D\[34\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[34] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[34\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[35\] a permanently disabled " "Pin GPIO_1_D\[35\] has a permanently disabled output enable" {  } { { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apersonaldrive/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_1_D[35] } } } { "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apersonaldrive/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[35\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651077611297 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651077611297 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.fit.smsg " "Generated suppressed messages file C:/Users/24833/Desktop/FPGA/lab3_multiprocessor/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651077612350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 328 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 328 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7181 " "Peak virtual memory: 7181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651077617619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 18:40:17 2022 " "Processing ended: Wed Apr 27 18:40:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651077617619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:15 " "Elapsed time: 00:03:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651077617619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:57 " "Total CPU time (on all processors): 00:07:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651077617619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651077617619 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651077619043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651077619043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 18:40:18 2022 " "Processing started: Wed Apr 27 18:40:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651077619043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651077619043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651077619043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651077620640 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651077631429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651077632134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 18:40:32 2022 " "Processing ended: Wed Apr 27 18:40:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651077632134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651077632134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651077632134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651077632134 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651077632976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651077633509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651077633509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 18:40:33 2022 " "Processing started: Wed Apr 27 18:40:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651077633509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651077633509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled " "Command: quartus_sta sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651077633509 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651077633645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651077635529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651077635529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077635576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077635576 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651077637132 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1651077637132 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651077637245 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651077637245 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651077637292 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.sdc " "Reading SDC File: 'c:/users/24833/desktop/fpga/lab3_multiprocessor/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_cpu_1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651077637300 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] CLOCK_50 " "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651077637360 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651077637360 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651077637573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077637573 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651077637620 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077637620 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651077637620 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651077637657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.809 " "Worst-case setup slack is 8.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.809               0.000 altera_reserved_tck  " "    8.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077637706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 altera_reserved_tck  " "    0.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077637716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.713 " "Worst-case recovery slack is 12.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.713               0.000 altera_reserved_tck  " "   12.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077637720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.831 " "Worst-case removal slack is 0.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 altera_reserved_tck  " "    0.831               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077637726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.667 " "Worst-case minimum pulse width slack is 15.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.667               0.000 altera_reserved_tck  " "   15.667               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077637729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077637729 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.456 ns " "Worst Case Available Settling Time: 62.456 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077637829 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077637829 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651077637844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651077637895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651077648804 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] CLOCK_50 " "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651077649707 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651077649707 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077649707 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651077649742 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077649742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.053 " "Worst-case setup slack is 9.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.053               0.000 altera_reserved_tck  " "    9.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077649783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 altera_reserved_tck  " "    0.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077649794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.895 " "Worst-case recovery slack is 12.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.895               0.000 altera_reserved_tck  " "   12.895               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077649797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.780 " "Worst-case removal slack is 0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 altera_reserved_tck  " "    0.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077649797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.668 " "Worst-case minimum pulse width slack is 15.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.668               0.000 altera_reserved_tck  " "   15.668               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077649812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077649812 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.523 ns " "Worst Case Available Settling Time: 62.523 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077649964 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077649964 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651077649972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651077650256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651077661422 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] CLOCK_50 " "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651077662296 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651077662296 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077662296 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651077662327 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077662327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.946 " "Worst-case setup slack is 11.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.946               0.000 altera_reserved_tck  " "   11.946               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077662343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077662343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.353 " "Worst-case recovery slack is 14.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.353               0.000 altera_reserved_tck  " "   14.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077662361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.471 " "Worst-case removal slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 altera_reserved_tck  " "    0.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077662361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.319 " "Worst-case minimum pulse width slack is 15.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.319               0.000 altera_reserved_tck  " "   15.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077662361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077662361 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.992 ns " "Worst Case Available Settling Time: 63.992 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077662485 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077662485 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651077662492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] CLOCK_50 " "Register system:u0\|system_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651077663374 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651077663374 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077663377 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651077663411 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077663411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.540 " "Worst-case setup slack is 12.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.540               0.000 altera_reserved_tck  " "   12.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077663425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 altera_reserved_tck  " "    0.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077663435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.685 " "Worst-case recovery slack is 14.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.685               0.000 altera_reserved_tck  " "   14.685               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077663442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.424 " "Worst-case removal slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 altera_reserved_tck  " "    0.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077663447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.294 " "Worst-case minimum pulse width slack is 15.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.294               0.000 altera_reserved_tck  " "   15.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651077663454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651077663454 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.214 ns " "Worst Case Available Settling Time: 64.214 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651077663561 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651077663561 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651077666395 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651077666401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5545 " "Peak virtual memory: 5545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651077666647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 18:41:06 2022 " "Processing ended: Wed Apr 27 18:41:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651077666647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651077666647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651077666647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651077666647 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 421 s " "Quartus Prime Full Compilation was successful. 0 errors, 421 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651077667633 ""}
