# testgit
test my state_machine verilog code
