<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_avalon_st_adapter_008.vhd"
   type="VHDL"
   library="avalon_st_adapter_008" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_router_010.sv"
   type="SYSTEM_VERILOG"
   library="router_010" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_translator" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/crypto_wallet_cpu_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/crypto_wallet_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/crypto_wallet_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/crypto_wallet_sysid.v"
   type="VERILOG"
   library="sysid" />
 <file
   path="simulation/submodules/crypto_wallet_sdram.vhd"
   type="VHDL"
   library="sdram" />
 <file
   path="simulation/submodules/crypto_wallet_po_led.vhd"
   type="VHDL"
   library="po_led" />
 <file
   path="simulation/submodules/crypto_wallet_pio_gpio2.vhd"
   type="VHDL"
   library="pio_gpio2" />
 <file
   path="simulation/submodules/crypto_wallet_pio_gpio0_33to32.vhd"
   type="VHDL"
   library="pio_gpio0_33to32" />
 <file
   path="simulation/submodules/crypto_wallet_pio_gpio0_31to0.vhd"
   type="VHDL"
   library="pio_gpio0_31to0" />
 <file
   path="simulation/submodules/crypto_wallet_pi_sw.vhd"
   type="VHDL"
   library="pi_sw" />
 <file
   path="simulation/submodules/crypto_wallet_pi_random.vhd"
   type="VHDL"
   library="pi_random" />
 <file
   path="simulation/submodules/crypto_wallet_pi_gpio2.vhd"
   type="VHDL"
   library="pi_gpio2" />
 <file
   path="simulation/submodules/crypto_wallet_pi_gpio0.vhd"
   type="VHDL"
   library="pi_gpio0" />
 <file
   path="simulation/submodules/crypto_wallet_onchip_memory2.hex"
   type="HEX"
   library="onchip_memory2" />
 <file
   path="simulation/submodules/crypto_wallet_onchip_memory2.vhd"
   type="VHDL"
   library="onchip_memory2" />
 <file
   path="simulation/submodules/crypto_wallet_jtag_uart.vhd"
   type="VHDL"
   library="jtag_uart" />
 <file
   path="simulation/submodules/crypto_wallet_epcs_flash_controller.vhd"
   type="VHDL"
   library="epcs_flash_controller" />
 <file
   path="simulation/submodules/crypto_wallet_epcs_flash_controller_boot_rom.hex"
   type="HEX"
   library="epcs_flash_controller" />
 <file
   path="simulation/submodules/crypto_wallet_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file path="simulation/crypto_wallet.vhd" type="VHDL" />
 <topLevel name="crypto_wallet" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="crypto_wallet.epcs_flash_controller"
   modelPath="crypto_wallet.epcs_flash_controller" />
 <modelMap
   controllerPath="crypto_wallet.onchip_memory2"
   modelPath="crypto_wallet.onchip_memory2" />
</simPackage>
