Jung Ho Ahn , William J. Dally , Brucek Khailany , Ujval J. Kapasi , Abhishek Das, Evaluating the Imagine Stream Architecture, Proceedings of the 31st annual international symposium on Computer architecture, p.14, June 19-23, 2004, München, Germany
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Krste Asanovic , John Wawrzynek, Vector microprocessors, University of California, Berkeley, 1998
Beveridge, R. and Draper, B. 2003. Evaluation of face recognition algorithms. http://www.cs.colostate.edu/evalfacerec/.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Dmitry Cheresiz , Ben Juurlink , Stamatis Vassiliadis , Harry A. G. Wijshoff, The CSI multimedia architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.1-13, January 2005[doi>10.1109/TVLSI.2004.840415]
Jesus Corbal , Roger Espasa , Mateo Valero, MOM: a matrix SIMD instruction set architecture for multimedia applications, Proceedings of the 1999 ACM/IEEE conference on Supercomputing, p.15-es, November 14-19, 1999, Portland, Oregon, USA[doi>10.1145/331532.331547]
Cray Inc. 2005. Cray X1 System Overview. http://www.cray.com/products/x1e/.
William J. Dally , Francois Labonte , Abhishek Das , Patrick Hanrahan , Jung-Ho Ahn , Jayanth Gummaraju , Mattan Erez , Nuwan Jayasena , Ian Buck , Timothy J. Knight , Ujval J. Kapasi, Merrimac: Supercomputing with Streams, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p.35, November 15-21, 2003, Phoenix, AZ, USA[doi>10.1145/1048935.1050187]
Keith Diefendorff , Pradeep K. Dubey, How Multimedia Workloads Will Change Processor Design, Computer, v.30 n.9, p.43-45, September 1997[doi>10.1109/2.612247]
Jeff Draper , Jacqueline Chame , Mary Hall , Craig Steele , Tim Barrett , Jeff LaCoss , John Granacki , Jaewook Shin , Chun Chen , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, The architecture of the DIVA processing-in-memory chip, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA[doi>10.1145/514191.514197]
Roger Espasa , Mateo Valero, Multithreaded Vector Architectures, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.237, February 01-05, 1997
Espasa, R., Valero, M., and Smith, J. E. 1997. Out-of-order vector architectures. In Proc. of the 25th Annual Intl. Symp. on Comp. Architecture.
Roger Espasa , Federico Ardanaz , Joel Emer , Stephen Felix , Julio Gago , Roger Gramunt , Isaac Hernandez , Toni Juan , Geoff Lowney , Matthew Mattina , André Seznec, Tarantula: a vector extension to the alpha architecture, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
John L. Hennessy , David A. Patterson, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 02
Holliman, M. and Chen, Y.-K. 2003. MPEG decoding workload characterization. In Proc. of Workshop on Computer Architecture Evaluation using Commercial Workloads.
Christopher J. Hughes , Vijay S. Pai , Parthasarathy Ranganathan , Sarita V. Adve, RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors, Computer, v.35 n.2, p.40-49, February 2002[doi>10.1109/2.982915]
Kai Hwang, Advanced Computer Architecture: Parallelism,Scalability,Programmability, McGraw-Hill Higher Education, 1992
Intel Corporation 2001. Intel Itanium Architecture Software Developer's Manual. Intel Corporation, Santa Clara, CA.
N. P. Jouppi , J. Bertoni , D. W. Wall, A unified vector/scalar floating-point architecture, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.134-143, April 03-06, 1989, Boston, Massachusetts, USA[doi>10.1145/70082.68195]
Ujval J. Kapasi , William J. Dally , Scott Rixner , Peter R. Mattson , John D. Owens , Brucek Khailany, Efficient conditional operations for data-parallel architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.159-170, December 2000, Monterey, California, USA[doi>10.1145/360128.360145]
Kitagawa, K., Tagaya, S., Hagihara, Y., and Kanoh, Y. 2002. A hardware overview of SX-6 and SX-7 supercomputer. http://www.nec.co.jp/techrep/en/r_and_d/r03/r03-no1/rd02.pdf.
Christoforos Kozyrakis , David A. Patterson, Scalable vector media-processors for embedded systems, University of California, Berkeley, 2002
Christos Kozyrakis , David Patterson, Overcoming the limitations of conventional vector processors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859664]
Ronny Krashinsky , Christopher Batten , Mark Hampton , Steve Gerding , Brian Pharris , Jared Casper , Krste Asanovic, The Vector-Thread Architecture, Proceedings of the 31st annual international symposium on Computer architecture, p.52, June 19-23, 2004, München, Germany
Corinna G. Lee , Mark G. Stoodley, Simple vector microprocessors for multimedia applications, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.25-36, November 1998, Dallas, Texas, USA
Lea Hwang Lee , Trevor Mudge, Pseudo-vector machine for embedded applications, University of Michigan, Ann Arbor, MI, 2000
Li, M.-L. 2005. Data-level and thread-level parallelism in emerging multimedia applications. M.S. thesis, Univ. of Illinois, Urbana-Champaign.
Li, M.-L., Sasanka, R., Adve, S. V., Chen, Y.-K., and Debes, E. 2005. The ALPBench benchmark suite for multimedia applications. In IEEE Intl. Symp. on Workload Characterization.
Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339673]
Mathew, B. K., McKee, S. A., Carter, J. B., and Davis, A. 2000. Design of a parallel vector access unit for sdram memories. In Proc. of the 6th Intl. Symp. on High-Perf. Comp. Architecture. 39--48.
Sally A. McKee , Assaji Aluwihare , Benjamin H. Clark , Robert H. Klenke , Trevor C. Landon , Christopher W. Oliver , Maximo H. Salinas , Adam E. Szymkowiak , Kenneth L. Wright , Wm. A. Wulf , James H. Aylor, Design and evaluation of dynamic access ordering hardware, Proceedings of the 10th international conference on Supercomputing, p.125-132, May 25-28, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/237578.237594]
MPEG Software Simulation Group. 1994. MSSG MPEG2 encoder and decoder. http://www.mpeg.org/MPEG/MSSG/.
Vijay S. Pai , Parthasarathy Ranganathan , Sarita V. Adve , Tracy Harton, An evaluation of memory consistency models for shared-memory systems with ILP processors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.12-23, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237142]
Francisca Quintana , Jesus Corbal , Roger Espasa , Mateo Valero, Adding a vector unit to a superscalar processor, Proceedings of the 13th international conference on Supercomputing, p.1-10, June 20-25, 1999, Rhodes, Greece[doi>10.1145/305138.305148]
Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Reconfigurable caches and their application to media processing, Proceedings of the 27th annual international symposium on Computer architecture, p.214-224, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339685]
B. Ramakrishna Rau , David W. L. Yen , Wei Yen , Ross A. Towie, The Cydra 5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs, Computer, v.22 n.1, p.12-26, 28-30, 32-35, January 1989[doi>10.1109/2.19820]
Reddy, R. et al. 2001. CMU SPHINX. http://www.speech.cs.cmu.edu/sphinx/.
M. Rosenblum , E. Bugnion , S. A. Herrod , E. Witchel , A. Gupta, The impact of architectural trends on operating system performance, Proceedings of the fifteenth ACM symposium on Operating systems principles, p.285-298, December 03-06, 1995, Copper Mountain, Colorado, USA[doi>10.1145/224056.224078]
F. Sanchez , M. Alvarez , E. Salami , A. Ramirez , M. Valero, On the Scalability of 1- and 2-Dimensional SIMD Extensions for Multimedia Applications, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.167-176, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430571]
Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]
Ruchira Sasanka , Sarita V. Adve , Yen-Kuang Chen , Eric Debes, The energy efficiency of CMP vs. SMT for multimedia workloads, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006238]
Kevin Skadron , Tarek Abdelzaher , Mircea R. Stan, Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.17, February 02-06, 2002
Stone, J. E. 2003. Taychon raytracer. http://jedi.ks.uiuc.edu/~johns/raytracer/.
Tamaki, Y. Sukegawa, N., Ito, M., et al. 1999. Node architecture and performance evaluation of the Hitachi super technical server SR8000. In Proc. of the 11th Intl. Conf. on Parallel and Distributed Systems.
Michael Bedford Taylor , Walter Lee , Jason Miller , David Wentzlaff , Ian Bratt , Ben Greenwald , Henry Hoffmann , Paul Johnson , Jason Kim , James Psota , Arvind Saraf , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams, Proceedings of the 31st annual international symposium on Computer architecture, p.2, June 19-23, 2004, München, Germany
Wang, Z. 1984. Fast algorithms for the discrete cosine transform and for the discrete fourier transform. In IEEE Transactions in Acoustics, Speech, and Signal Processing. Vol. ASSP-32.
Lixin Zhang , Zhen Fang , Mide Parker , Binu K. Mathew , Lambert Schaelicke , John B. Carter , Wilson C. Hsieh , Sally A. McKee, The Impulse Memory Controller, IEEE Transactions on Computers, v.50 n.11, p.1117-1132, November 2001[doi>10.1109/12.966490]
Zhang, Y., Parikh, D., Sankaranarayanan, K., et al. 2003. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. Rep. CS-2003-05, Univ. of Virginia.
