{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533564906009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533564906010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug  6 10:15:05 2018 " "Processing started: Mon Aug  6 10:15:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533564906010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533564906010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDDisplayTest -c LEDDisplayTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDDisplayTest -c LEDDisplayTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533564906010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533564906356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533564906357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDisplay " "Found entity 1: LEDDisplay" {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533564916878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533564916878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LEDDisplayTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file LEDDisplayTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDisplayTest " "Found entity 1: LEDDisplayTest" {  } { { "LEDDisplayTest.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/LEDDisplayTest/LEDDisplayTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533564916879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533564916879 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixelAddress_reg LEDDisplay.sv(93) " "Verilog HDL error at LEDDisplay.sv(93): object \"pixelAddress_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 93 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533564916879 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WAIT_COLUMN LEDDisplay.sv(135) " "Verilog HDL error at LEDDisplay.sv(135): object \"WAIT_COLUMN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 135 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533564916879 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SET_COLUMN LEDDisplay.sv(142) " "Verilog HDL error at LEDDisplay.sv(142): object \"SET_COLUMN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 142 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533564916880 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SET_COLUMN LEDDisplay.sv(147) " "Verilog HDL error at LEDDisplay.sv(147): object \"SET_COLUMN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 147 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533564916880 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RESET_COLUMN0 LEDDisplay.sv(151) " "Verilog HDL error at LEDDisplay.sv(151): object \"RESET_COLUMN0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 151 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533564916880 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RESET_COLUMN1 LEDDisplay.sv(153) " "Verilog HDL error at LEDDisplay.sv(153): object \"RESET_COLUMN1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 153 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533564916880 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RESET_COLUMN1 LEDDisplay.sv(155) " "Verilog HDL error at LEDDisplay.sv(155): object \"RESET_COLUMN1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 155 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533564916880 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SET_COLUMN_LINES LEDDisplay.sv(158) " "Verilog HDL error at LEDDisplay.sv(158): object \"SET_COLUMN_LINES\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 158 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533564916880 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SET_COLUMN_LINES LEDDisplay.sv(160) " "Verilog HDL error at LEDDisplay.sv(160): object \"SET_COLUMN_LINES\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 160 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1533564916880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533564916919 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug  6 10:15:16 2018 " "Processing ended: Mon Aug  6 10:15:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533564916919 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533564916919 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533564916919 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533564916919 ""}
