{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762300977326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762300977326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 21:02:57 2025 " "Processing started: Tue Nov 04 21:02:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762300977326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762300977326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762300977326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762300977793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762300977793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_vhdl-ff_d " "Found design unit 1: dff_vhdl-ff_d" {  } { { "dff_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000048 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_vhdl " "Found entity 1: dff_vhdl" {  } { { "dff_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-arch " "Found design unit 1: dec_7seg-arch" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/dec_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000050 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/dec_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000053 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro_final-arch " "Found design unit 1: cronometro_final-arch" {  } { { "cronometro_final.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/cronometro_final.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000057 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro_final " "Found entity 1: cronometro_final" {  } { { "cronometro_final.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/cronometro_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000057 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Â\";  expecting \":\", or \",\" cnt_up_down_mod60_vhdl.vhd(6) " "VHDL syntax error at cnt_up_down_mod60_vhdl.vhd(6) near text \"Â\";  expecting \":\", or \",\"" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000060 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Â\";  expecting \":\", or \",\" cnt_up_down_mod60_vhdl.vhd(7) " "VHDL syntax error at cnt_up_down_mod60_vhdl.vhd(7) near text \"Â\";  expecting \":\", or \",\"" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000060 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "cnt_up_down_mod60_vhdl cnt_up_down_mod60_vhdl.vhd(4) " "Ignored construct cnt_up_down_mod60_vhdl at cnt_up_down_mod60_vhdl.vhd(4) due to previous errors" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1762301000060 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"q\";  expecting \")\", or \",\" cnt_up_down_mod60_vhdl.vhd(40) " "VHDL syntax error at cnt_up_down_mod60_vhdl.vhd(40) near text \"q\";  expecting \")\", or \",\"" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000060 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or \"'\", or \".\" cnt_up_down_mod60_vhdl.vhd(40) " "VHDL syntax error at cnt_up_down_mod60_vhdl.vhd(40) near text \")\";  expecting \"(\", or \"'\", or \".\"" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000060 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"q\";  expecting \")\", or \",\" cnt_up_down_mod60_vhdl.vhd(86) " "VHDL syntax error at cnt_up_down_mod60_vhdl.vhd(86) near text \"q\";  expecting \")\", or \",\"" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000061 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or \"'\", or \".\" cnt_up_down_mod60_vhdl.vhd(86) " "VHDL syntax error at cnt_up_down_mod60_vhdl.vhd(86) near text \")\";  expecting \"(\", or \"'\", or \".\"" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_up_down_mod60_vhdl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cnt_up_down_mod60_vhdl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divisor " "Found design unit 1: divider-divisor" {  } { { "basic_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/basic_divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000067 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "basic_divider.vhd" "" { Text "C:/Users/nicol/OneDrive/Área de Trabalho/Digitais/Aula_05/Quartus/basic_divider.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301000067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000067 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762301000219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 04 21:03:20 2025 " "Processing ended: Tue Nov 04 21:03:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762301000219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762301000219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762301000219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301000219 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301001043 ""}
