<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>program.instruction API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>program.instruction</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import struct 


def parse_reg_str(reg_str):
    &#34;&#34;&#34;Get the register prefix and index of a register&#34;&#34;&#34;
    reg_prefix = &#34;&#34;
    reg_index = None 
    pos = len(reg_str)
    for i in range(len(reg_str)):
        if reg_str[i].isdigit():
            pos = i 
            break 
    reg_prefix = reg_str[:pos]

    if pos != len(reg_str):
        reg_index = int(reg_str[pos:])

    return reg_prefix, reg_index 


class Operand:

    def __init__(self, raw_str):
        self._offset = 0
        self._type = None 
        self.op_str = &#34;&#34;
        self.raw_str = raw_str 

        if raw_str[0] == &#34;_&#34;:
            self._type = &#34;param&#34;
        elif raw_str[0] == &#34;%&#34;:
            self._type = &#34;reg&#34; 
        elif raw_str[0].isdigit():
            self._type = &#34;imm&#34;
        else:
            raise NotImplementedError(
                &#34;Unrecognized operand str: {}&#34;.format(raw_str)
            )

        op_list = raw_str.split(&#34;+&#34;)
        assert len(op_list) &lt;= 2, &#34;Incorrect operand format&#34;

        self.op_str = op_list[0]
        if len(op_list) == 2:
            self._offset = int(op_list[1])

        self.reg_prefix = &#34;&#34;
        self.reg_index = None 

        if self.isreg():
            self.reg_prefix, self.reg_index = parse_reg_str(self.op_str)

        return

    def __str__(self):
        return self.op_str 

    def update_index(self, new_index): 
        &#34;&#34;&#34;Update the register index&#34;&#34;&#34;
        assert self.isnormalreg() 
        self.reg_index = new_index 
        self.op_str = &#34;{}{}&#34;.format(self.reg_prefix, self.reg_index)
        return 

    def isreg(self):
        &#34;&#34;&#34;Check whether the operand is a register name 
        &#34;&#34;&#34;
        if self._type == &#34;reg&#34;:
            return True 
        return False 

    def isnormalreg(self):
        &#34;&#34;&#34;Check wehther the operand is a normal register
        &#34;&#34;&#34;
        if self.isreg() and (not (self.reg_index is None)):
            return True 
        return False 

    def isspecialreg(self):
        &#34;&#34;&#34;Check whether the operand is a special register holding block ID or
        thread ID information 
        &#34;&#34;&#34;
        if self.isreg() and (self.reg_index is None):
            return True 
        return False 

    def isparam(self):
        &#34;&#34;&#34;Check whether the operand is a parameter name 
        &#34;&#34;&#34;
        if self._type == &#34;param&#34;:
            return True 
        return False 

    def isimmvalue(self):
        &#34;&#34;&#34;Check whether the operand is an immediate value 
        &#34;&#34;&#34;
        if self._type == &#34;imm&#34;:
            return True 
        return False 

    def eval(self, ref_value=None):
        &#34;&#34;&#34;Return the value providing the value of symbols in this operand 
        &#34;&#34;&#34;
        if self.isimmvalue():
            if self.op_str.startswith(&#34;0f&#34;):
                val_tuple = struct.unpack(
                    &#34;f&#34;, bytearray.fromhex(self.op_str[2:])
                )
                return val_tuple[0] 
            return int(self.op_str)

        if self._offset == 0:
            return ref_value  
        
        return (ref_value + int(self._offset))


class Instr:

    def __init__(self, instr_str):
        self.instr_str = instr_str 
        self.opcode = None
        self.src_operands = []
        self.dst_operands = [] 
        self.metadata = {}
        # precision: 8/16/32/64
        self.precision = None
        # data_type: singed/unsigned/float/bit(untyped)/predicate
        self.data_type = None
        # latency in terms of cycles
        self.latency = 0

        self._analysis(instr_str)
        return 

    def _analysis(self, instr_str):
        &#34;&#34;&#34;This function parses the instruction into different components. 
        It will extract following information:

        1. Predicate registers and conditions, such as @!%p1
        2. Operation code, including control, compute, and memory operations 
        3. Source and destination operands 
        &#34;&#34;&#34;

        new_instr_str = instr_str.replace(&#34;\t&#34;, &#34; &#34;)
        op_list = []
        for x in new_instr_str.split(&#34; &#34;):
            op = x.strip(&#34; [],;\n&#34;)            
            if len(op) &gt; 0:
                op_list.append(op)

        if op_list[0][0] == &#34;@&#34;:
            instr_op_list = op_list[1:]
            if op_list[0][1] == &#34;!&#34;:
                self.metadata[&#34;pred_cond&#34;] = False 
                self.metadata[&#34;pred_reg&#34;] = Operand(op_list[0][2:])
            else:
                self.metadata[&#34;pred_cond&#34;] = True 
                self.metadata[&#34;pred_reg&#34;] = Operand(op_list[0][1:])  
        else:
            instr_op_list = op_list

        self.opcode = instr_op_list[0]
        if any(c.isdigit() for c in self.opcode.split(&#34;.&#34;)[-1]):
            if self.opcode.split(&#34;.&#34;)[-1][0] == &#34;s&#34;:
                self.data_type = &#34;signed&#34;
            elif self.opcode.split(&#34;.&#34;)[-1][0] == &#34;u&#34;:
                self.data_type = &#34;unsigned&#34;
            elif self.opcode.split(&#34;.&#34;)[-1][0] == &#34;f&#34;:
                self.data_type = &#34;float&#34;
            elif self.opcode.split(&#34;.&#34;)[-1][0] == &#34;b&#34;:
                self.data_type = &#34;bit&#34;
            else:
                raise NotImplementedError(&#34;Unkown data type: {}&#34;
                                          .format(self.opcode
                                                  .split(&#34;.&#34;)[-1][0]))
            assert self.opcode.split(&#34;.&#34;)[-1][1:].isdigit()
            self.precision = int(self.opcode.split(&#34;.&#34;)[-1][1:])
        if self.opcode.split(&#34;.&#34;)[-1] == &#34;pred&#34;:
            self.data_type = &#34;predicate&#34;
        fill_oprands = False 

        if self.opcode.startswith(&#34;ret&#34;):
            pass 

        elif (self.opcode.startswith(&#34;bra&#34;)):
            self.metadata[&#34;dst_pc&#34;] = instr_op_list[1]

        elif (self.opcode.startswith(&#34;bar.sync&#34;)):
            self.metadata[&#34;bar_id&#34;] = int(instr_op_list[1])
            if len(instr_op_list) == 2:
                self.metadata[&#34;num_threads&#34;] = None 
            elif len(instr_op_list) == 3:
                self.metadata[&#34;num_threads&#34;] = int(instr_op_list[2])
            else:
                raise NotImplementedError(
                    &#34;Unrecognized {} instruction: {}&#34;.format(
                        self.opcode, self.instr_str 
                    )
                )

        elif (self.opcode.startswith(&#34;st.&#34;)):
            assert len(instr_op_list) == 3, (
                &#34;Unrecognized {} instruction: {}&#34;.format(
                    self.opcode, self.instr_str 
                )
            )

            self.src_operands.append(Operand(instr_op_list[1]))
            self.src_operands.append(Operand(instr_op_list[2]))

        elif (self.opcode.startswith(&#34;ld.&#34;) 
                or self.opcode.startswith(&#34;cvta.&#34;) 
                or self.opcode.startswith(&#34;mov.&#34;)):
            assert len(instr_op_list) == 3, (
                &#34;Unrecognized {} instruction: {}&#34;.format(
                    self.opcode, self.instr_str
                )
            )
            fill_oprands = True 

        elif (self.opcode.startswith(&#34;add.&#34;) 
                or self.opcode.startswith(&#34;mul.&#34;) 
                or self.opcode.startswith(&#34;setp.&#34;)  
                or self.opcode.startswith(&#34;shl.&#34;)):
            assert len(instr_op_list) == 4, (
                &#34;Unrecognized {} instruction: {}&#34;.format(
                    self.opcode, self.instr_str
                )
            )
            fill_oprands = True 

        elif (self.opcode.startswith(&#34;mad.&#34;)):
            assert len(instr_op_list) == 5, (
                &#34;Unrecognized {} instruction: {}&#34;.format(
                    self.opcode, self.instr_str
                )
            )
            fill_oprands = True 
        
        else:
            raise NotImplementedError(
                &#34;Unsupported opcode: {}&#34;.format(self.opcode)
            )

        if fill_oprands:
            self.dst_operands.append(Operand(instr_op_list[1]))
            for src_op in instr_op_list[2:]:
                self.src_operands.append(Operand(src_op))

        return 

    def __str__(self):
        return &#34;instr: {instr_str} op_code: {op_code}, &#34; \
            &#34;src_operands: {src_operands}, &#34; \
            &#34;dst_operands: {dst_operands} &#34; \
            &#34;metadadta: {metadata} &#34;.format(
                instr_str=self.instr_str,
                op_code=self.opcode,
                src_operands=[x.op_str for x in self.src_operands],
                dst_operands=[x.op_str for x in self.dst_operands],
                metadata=&#34;{&#34; + &#34; &#34;.join(
                    [str(key) + &#34;: &#34; + str(value) 
                        for key, value in self.metadata.items()]
                ) + &#34;}&#34;
            )
    
    def set_latency(self, config):
        latency_set = config[&#34;alu_instr&#34;] | config[&#34;sfu_instr&#34;]
        opcode = self.opcode.split(&#34;.&#34;)[0]
        if opcode not in latency_set:
            return
        
        if self.opcode.startswith(&#34;add&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_add&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 16:
                    self.latency = config[&#34;alu_t_fp16_add&#34;]
                elif self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_add&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_add&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;sub&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_sub&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 16:
                    self.latency = config[&#34;alu_t_fp16_sub&#34;]
                elif self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_sub&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_sub&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;min&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_min&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_min&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_min&#34;]
                else:
                    assert False
            else:
                False
        elif self.opcode.startswith(&#34;max&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_max&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_max&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_max&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;mul&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_mul&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 16:
                    self.latency = config[&#34;alu_t_fp16_mul&#34;]
                elif self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_mul&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_mul&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;mad&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_mad&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_mad&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_mul&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;fma&#34;):
            if self.data_type == &#34;float&#34;:
                if self.precision == 16:
                    self.latency = config[&#34;alu_t_fp16_fma&#34;]
                elif self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_fma&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_fma&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;div&#34;):
            if self.data_type == &#34;signed&#34;:
                self.latency = config[&#34;alu_t_int_div_s&#34;]
            elif self.data_type == &#34;unsigned&#34;:
                self.latency = config[&#34;alu_t_int_div_u&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_div&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_div&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;rem&#34;):
            if self.data_type == &#34;signed&#34;:
                self.latency = config[&#34;alu_t_int_rem_s&#34;]
            elif self.data_type == &#34;unsigned&#34;:
                self.latency = config[&#34;alu_t_int_rem_u&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;abs&#34;):
            if self.data_type == &#34;signed&#34;:
                self.latency = config[&#34;alu_t_int_abs&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_abs&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_abs&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;and&#34;):
            if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
                self.latency = config[&#34;alu_t_logic_and&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;or&#34;):
            if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
                self.latency = config[&#34;alu_t_logic_or&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;not&#34;):
            if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
                self.latency = config[&#34;alu_t_logic_not&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;xor&#34;):
            if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
                self.latency = config[&#34;alu_t_logic_xor&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;cnot&#34;):
            if self.data_type == &#34;bit&#34;:
                self.latency = config[&#34;alu_t_logic_cnot&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;shl&#34;):
            if self.data_type == &#34;bit&#34;:
                self.latency = config[&#34;alu_t_logic_shl&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;shr&#34;):
            if self.data_type == &#34;bit&#34;:
                self.latency = config[&#34;alu_t_logic_shr&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;setp&#34;):
            # TODO: more accurate
            self.latency = 1
        elif self.opcode.startswith(&#34;rcp&#34;):
            self.latency = config[&#34;sfu_t_rcp&#34;]
        elif self.opcode.startswith(&#34;sqrt&#34;):
            self.latency = config[&#34;sfu_t_sqrt&#34;]
        elif self.opcode.startswith(&#34;rsqrt&#34;):
            self.latency = config[&#34;sfu_t_rsqrt&#34;]
        elif self.opcode.startswith(&#34;sin&#34;):
            self.latency = config[&#34;sfu_t_sin_cos&#34;]
        elif self.opcode.startswith(&#34;cos&#34;):
            self.latency = config[&#34;sfu_t_sin_cos&#34;]
        elif self.opcode.startswith(&#34;lg2&#34;):
            self.latency = config[&#34;sfu_t_lg2&#34;]
        elif self.opcode.startswith(&#34;ex2&#34;):
            self.latency = config[&#34;sfu_t_ex2&#34;]
        else:
            raise NotImplementedError(&#34;opcode not supported!: {}&#34;
                                      .format(self.opcode))</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="program.instruction.parse_reg_str"><code class="name flex">
<span>def <span class="ident">parse_reg_str</span></span>(<span>reg_str)</span>
</code></dt>
<dd>
<div class="desc"><p>Get the register prefix and index of a register</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def parse_reg_str(reg_str):
    &#34;&#34;&#34;Get the register prefix and index of a register&#34;&#34;&#34;
    reg_prefix = &#34;&#34;
    reg_index = None 
    pos = len(reg_str)
    for i in range(len(reg_str)):
        if reg_str[i].isdigit():
            pos = i 
            break 
    reg_prefix = reg_str[:pos]

    if pos != len(reg_str):
        reg_index = int(reg_str[pos:])

    return reg_prefix, reg_index </code></pre>
</details>
</dd>
</dl>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="program.instruction.Instr"><code class="flex name class">
<span>class <span class="ident">Instr</span></span>
<span>(</span><span>instr_str)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class Instr:

    def __init__(self, instr_str):
        self.instr_str = instr_str 
        self.opcode = None
        self.src_operands = []
        self.dst_operands = [] 
        self.metadata = {}
        # precision: 8/16/32/64
        self.precision = None
        # data_type: singed/unsigned/float/bit(untyped)/predicate
        self.data_type = None
        # latency in terms of cycles
        self.latency = 0

        self._analysis(instr_str)
        return 

    def _analysis(self, instr_str):
        &#34;&#34;&#34;This function parses the instruction into different components. 
        It will extract following information:

        1. Predicate registers and conditions, such as @!%p1
        2. Operation code, including control, compute, and memory operations 
        3. Source and destination operands 
        &#34;&#34;&#34;

        new_instr_str = instr_str.replace(&#34;\t&#34;, &#34; &#34;)
        op_list = []
        for x in new_instr_str.split(&#34; &#34;):
            op = x.strip(&#34; [],;\n&#34;)            
            if len(op) &gt; 0:
                op_list.append(op)

        if op_list[0][0] == &#34;@&#34;:
            instr_op_list = op_list[1:]
            if op_list[0][1] == &#34;!&#34;:
                self.metadata[&#34;pred_cond&#34;] = False 
                self.metadata[&#34;pred_reg&#34;] = Operand(op_list[0][2:])
            else:
                self.metadata[&#34;pred_cond&#34;] = True 
                self.metadata[&#34;pred_reg&#34;] = Operand(op_list[0][1:])  
        else:
            instr_op_list = op_list

        self.opcode = instr_op_list[0]
        if any(c.isdigit() for c in self.opcode.split(&#34;.&#34;)[-1]):
            if self.opcode.split(&#34;.&#34;)[-1][0] == &#34;s&#34;:
                self.data_type = &#34;signed&#34;
            elif self.opcode.split(&#34;.&#34;)[-1][0] == &#34;u&#34;:
                self.data_type = &#34;unsigned&#34;
            elif self.opcode.split(&#34;.&#34;)[-1][0] == &#34;f&#34;:
                self.data_type = &#34;float&#34;
            elif self.opcode.split(&#34;.&#34;)[-1][0] == &#34;b&#34;:
                self.data_type = &#34;bit&#34;
            else:
                raise NotImplementedError(&#34;Unkown data type: {}&#34;
                                          .format(self.opcode
                                                  .split(&#34;.&#34;)[-1][0]))
            assert self.opcode.split(&#34;.&#34;)[-1][1:].isdigit()
            self.precision = int(self.opcode.split(&#34;.&#34;)[-1][1:])
        if self.opcode.split(&#34;.&#34;)[-1] == &#34;pred&#34;:
            self.data_type = &#34;predicate&#34;
        fill_oprands = False 

        if self.opcode.startswith(&#34;ret&#34;):
            pass 

        elif (self.opcode.startswith(&#34;bra&#34;)):
            self.metadata[&#34;dst_pc&#34;] = instr_op_list[1]

        elif (self.opcode.startswith(&#34;bar.sync&#34;)):
            self.metadata[&#34;bar_id&#34;] = int(instr_op_list[1])
            if len(instr_op_list) == 2:
                self.metadata[&#34;num_threads&#34;] = None 
            elif len(instr_op_list) == 3:
                self.metadata[&#34;num_threads&#34;] = int(instr_op_list[2])
            else:
                raise NotImplementedError(
                    &#34;Unrecognized {} instruction: {}&#34;.format(
                        self.opcode, self.instr_str 
                    )
                )

        elif (self.opcode.startswith(&#34;st.&#34;)):
            assert len(instr_op_list) == 3, (
                &#34;Unrecognized {} instruction: {}&#34;.format(
                    self.opcode, self.instr_str 
                )
            )

            self.src_operands.append(Operand(instr_op_list[1]))
            self.src_operands.append(Operand(instr_op_list[2]))

        elif (self.opcode.startswith(&#34;ld.&#34;) 
                or self.opcode.startswith(&#34;cvta.&#34;) 
                or self.opcode.startswith(&#34;mov.&#34;)):
            assert len(instr_op_list) == 3, (
                &#34;Unrecognized {} instruction: {}&#34;.format(
                    self.opcode, self.instr_str
                )
            )
            fill_oprands = True 

        elif (self.opcode.startswith(&#34;add.&#34;) 
                or self.opcode.startswith(&#34;mul.&#34;) 
                or self.opcode.startswith(&#34;setp.&#34;)  
                or self.opcode.startswith(&#34;shl.&#34;)):
            assert len(instr_op_list) == 4, (
                &#34;Unrecognized {} instruction: {}&#34;.format(
                    self.opcode, self.instr_str
                )
            )
            fill_oprands = True 

        elif (self.opcode.startswith(&#34;mad.&#34;)):
            assert len(instr_op_list) == 5, (
                &#34;Unrecognized {} instruction: {}&#34;.format(
                    self.opcode, self.instr_str
                )
            )
            fill_oprands = True 
        
        else:
            raise NotImplementedError(
                &#34;Unsupported opcode: {}&#34;.format(self.opcode)
            )

        if fill_oprands:
            self.dst_operands.append(Operand(instr_op_list[1]))
            for src_op in instr_op_list[2:]:
                self.src_operands.append(Operand(src_op))

        return 

    def __str__(self):
        return &#34;instr: {instr_str} op_code: {op_code}, &#34; \
            &#34;src_operands: {src_operands}, &#34; \
            &#34;dst_operands: {dst_operands} &#34; \
            &#34;metadadta: {metadata} &#34;.format(
                instr_str=self.instr_str,
                op_code=self.opcode,
                src_operands=[x.op_str for x in self.src_operands],
                dst_operands=[x.op_str for x in self.dst_operands],
                metadata=&#34;{&#34; + &#34; &#34;.join(
                    [str(key) + &#34;: &#34; + str(value) 
                        for key, value in self.metadata.items()]
                ) + &#34;}&#34;
            )
    
    def set_latency(self, config):
        latency_set = config[&#34;alu_instr&#34;] | config[&#34;sfu_instr&#34;]
        opcode = self.opcode.split(&#34;.&#34;)[0]
        if opcode not in latency_set:
            return
        
        if self.opcode.startswith(&#34;add&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_add&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 16:
                    self.latency = config[&#34;alu_t_fp16_add&#34;]
                elif self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_add&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_add&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;sub&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_sub&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 16:
                    self.latency = config[&#34;alu_t_fp16_sub&#34;]
                elif self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_sub&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_sub&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;min&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_min&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_min&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_min&#34;]
                else:
                    assert False
            else:
                False
        elif self.opcode.startswith(&#34;max&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_max&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_max&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_max&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;mul&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_mul&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 16:
                    self.latency = config[&#34;alu_t_fp16_mul&#34;]
                elif self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_mul&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_mul&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;mad&#34;):
            if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
                self.latency = config[&#34;alu_t_int_mad&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_mad&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_mul&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;fma&#34;):
            if self.data_type == &#34;float&#34;:
                if self.precision == 16:
                    self.latency = config[&#34;alu_t_fp16_fma&#34;]
                elif self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_fma&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_fma&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;div&#34;):
            if self.data_type == &#34;signed&#34;:
                self.latency = config[&#34;alu_t_int_div_s&#34;]
            elif self.data_type == &#34;unsigned&#34;:
                self.latency = config[&#34;alu_t_int_div_u&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_div&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_div&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;rem&#34;):
            if self.data_type == &#34;signed&#34;:
                self.latency = config[&#34;alu_t_int_rem_s&#34;]
            elif self.data_type == &#34;unsigned&#34;:
                self.latency = config[&#34;alu_t_int_rem_u&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;abs&#34;):
            if self.data_type == &#34;signed&#34;:
                self.latency = config[&#34;alu_t_int_abs&#34;]
            elif self.data_type == &#34;float&#34;:
                if self.precision == 32:
                    self.latency = config[&#34;alu_t_fp32_abs&#34;]
                elif self.precision == 64:
                    self.latency = config[&#34;alu_t_fp64_abs&#34;]
                else:
                    assert False
            else:
                assert False
        elif self.opcode.startswith(&#34;and&#34;):
            if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
                self.latency = config[&#34;alu_t_logic_and&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;or&#34;):
            if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
                self.latency = config[&#34;alu_t_logic_or&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;not&#34;):
            if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
                self.latency = config[&#34;alu_t_logic_not&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;xor&#34;):
            if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
                self.latency = config[&#34;alu_t_logic_xor&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;cnot&#34;):
            if self.data_type == &#34;bit&#34;:
                self.latency = config[&#34;alu_t_logic_cnot&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;shl&#34;):
            if self.data_type == &#34;bit&#34;:
                self.latency = config[&#34;alu_t_logic_shl&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;shr&#34;):
            if self.data_type == &#34;bit&#34;:
                self.latency = config[&#34;alu_t_logic_shr&#34;]
            else:
                assert False
        elif self.opcode.startswith(&#34;setp&#34;):
            # TODO: more accurate
            self.latency = 1
        elif self.opcode.startswith(&#34;rcp&#34;):
            self.latency = config[&#34;sfu_t_rcp&#34;]
        elif self.opcode.startswith(&#34;sqrt&#34;):
            self.latency = config[&#34;sfu_t_sqrt&#34;]
        elif self.opcode.startswith(&#34;rsqrt&#34;):
            self.latency = config[&#34;sfu_t_rsqrt&#34;]
        elif self.opcode.startswith(&#34;sin&#34;):
            self.latency = config[&#34;sfu_t_sin_cos&#34;]
        elif self.opcode.startswith(&#34;cos&#34;):
            self.latency = config[&#34;sfu_t_sin_cos&#34;]
        elif self.opcode.startswith(&#34;lg2&#34;):
            self.latency = config[&#34;sfu_t_lg2&#34;]
        elif self.opcode.startswith(&#34;ex2&#34;):
            self.latency = config[&#34;sfu_t_ex2&#34;]
        else:
            raise NotImplementedError(&#34;opcode not supported!: {}&#34;
                                      .format(self.opcode))</code></pre>
</details>
<h3>Methods</h3>
<dl>
<dt id="program.instruction.Instr.set_latency"><code class="name flex">
<span>def <span class="ident">set_latency</span></span>(<span>self, config)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def set_latency(self, config):
    latency_set = config[&#34;alu_instr&#34;] | config[&#34;sfu_instr&#34;]
    opcode = self.opcode.split(&#34;.&#34;)[0]
    if opcode not in latency_set:
        return
    
    if self.opcode.startswith(&#34;add&#34;):
        if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
            self.latency = config[&#34;alu_t_int_add&#34;]
        elif self.data_type == &#34;float&#34;:
            if self.precision == 16:
                self.latency = config[&#34;alu_t_fp16_add&#34;]
            elif self.precision == 32:
                self.latency = config[&#34;alu_t_fp32_add&#34;]
            elif self.precision == 64:
                self.latency = config[&#34;alu_t_fp64_add&#34;]
            else:
                assert False
        else:
            assert False
    elif self.opcode.startswith(&#34;sub&#34;):
        if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
            self.latency = config[&#34;alu_t_int_sub&#34;]
        elif self.data_type == &#34;float&#34;:
            if self.precision == 16:
                self.latency = config[&#34;alu_t_fp16_sub&#34;]
            elif self.precision == 32:
                self.latency = config[&#34;alu_t_fp32_sub&#34;]
            elif self.precision == 64:
                self.latency = config[&#34;alu_t_fp64_sub&#34;]
            else:
                assert False
        else:
            assert False
    elif self.opcode.startswith(&#34;min&#34;):
        if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
            self.latency = config[&#34;alu_t_int_min&#34;]
        elif self.data_type == &#34;float&#34;:
            if self.precision == 32:
                self.latency = config[&#34;alu_t_fp32_min&#34;]
            elif self.precision == 64:
                self.latency = config[&#34;alu_t_fp64_min&#34;]
            else:
                assert False
        else:
            False
    elif self.opcode.startswith(&#34;max&#34;):
        if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
            self.latency = config[&#34;alu_t_int_max&#34;]
        elif self.data_type == &#34;float&#34;:
            if self.precision == 32:
                self.latency = config[&#34;alu_t_fp32_max&#34;]
            elif self.precision == 64:
                self.latency = config[&#34;alu_t_fp64_max&#34;]
            else:
                assert False
        else:
            assert False
    elif self.opcode.startswith(&#34;mul&#34;):
        if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
            self.latency = config[&#34;alu_t_int_mul&#34;]
        elif self.data_type == &#34;float&#34;:
            if self.precision == 16:
                self.latency = config[&#34;alu_t_fp16_mul&#34;]
            elif self.precision == 32:
                self.latency = config[&#34;alu_t_fp32_mul&#34;]
            elif self.precision == 64:
                self.latency = config[&#34;alu_t_fp64_mul&#34;]
            else:
                assert False
        else:
            assert False
    elif self.opcode.startswith(&#34;mad&#34;):
        if self.data_type in [&#34;signed&#34;, &#34;unsigned&#34;]:
            self.latency = config[&#34;alu_t_int_mad&#34;]
        elif self.data_type == &#34;float&#34;:
            if self.precision == 32:
                self.latency = config[&#34;alu_t_fp32_mad&#34;]
            elif self.precision == 64:
                self.latency = config[&#34;alu_t_fp64_mul&#34;]
            else:
                assert False
        else:
            assert False
    elif self.opcode.startswith(&#34;fma&#34;):
        if self.data_type == &#34;float&#34;:
            if self.precision == 16:
                self.latency = config[&#34;alu_t_fp16_fma&#34;]
            elif self.precision == 32:
                self.latency = config[&#34;alu_t_fp32_fma&#34;]
            elif self.precision == 64:
                self.latency = config[&#34;alu_t_fp64_fma&#34;]
            else:
                assert False
        else:
            assert False
    elif self.opcode.startswith(&#34;div&#34;):
        if self.data_type == &#34;signed&#34;:
            self.latency = config[&#34;alu_t_int_div_s&#34;]
        elif self.data_type == &#34;unsigned&#34;:
            self.latency = config[&#34;alu_t_int_div_u&#34;]
        elif self.data_type == &#34;float&#34;:
            if self.precision == 32:
                self.latency = config[&#34;alu_t_fp32_div&#34;]
            elif self.precision == 64:
                self.latency = config[&#34;alu_t_fp64_div&#34;]
            else:
                assert False
        else:
            assert False
    elif self.opcode.startswith(&#34;rem&#34;):
        if self.data_type == &#34;signed&#34;:
            self.latency = config[&#34;alu_t_int_rem_s&#34;]
        elif self.data_type == &#34;unsigned&#34;:
            self.latency = config[&#34;alu_t_int_rem_u&#34;]
        else:
            assert False
    elif self.opcode.startswith(&#34;abs&#34;):
        if self.data_type == &#34;signed&#34;:
            self.latency = config[&#34;alu_t_int_abs&#34;]
        elif self.data_type == &#34;float&#34;:
            if self.precision == 32:
                self.latency = config[&#34;alu_t_fp32_abs&#34;]
            elif self.precision == 64:
                self.latency = config[&#34;alu_t_fp64_abs&#34;]
            else:
                assert False
        else:
            assert False
    elif self.opcode.startswith(&#34;and&#34;):
        if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
            self.latency = config[&#34;alu_t_logic_and&#34;]
        else:
            assert False
    elif self.opcode.startswith(&#34;or&#34;):
        if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
            self.latency = config[&#34;alu_t_logic_or&#34;]
        else:
            assert False
    elif self.opcode.startswith(&#34;not&#34;):
        if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
            self.latency = config[&#34;alu_t_logic_not&#34;]
        else:
            assert False
    elif self.opcode.startswith(&#34;xor&#34;):
        if self.data_type in [&#34;bit&#34;, &#34;predicate&#34;]:
            self.latency = config[&#34;alu_t_logic_xor&#34;]
        else:
            assert False
    elif self.opcode.startswith(&#34;cnot&#34;):
        if self.data_type == &#34;bit&#34;:
            self.latency = config[&#34;alu_t_logic_cnot&#34;]
        else:
            assert False
    elif self.opcode.startswith(&#34;shl&#34;):
        if self.data_type == &#34;bit&#34;:
            self.latency = config[&#34;alu_t_logic_shl&#34;]
        else:
            assert False
    elif self.opcode.startswith(&#34;shr&#34;):
        if self.data_type == &#34;bit&#34;:
            self.latency = config[&#34;alu_t_logic_shr&#34;]
        else:
            assert False
    elif self.opcode.startswith(&#34;setp&#34;):
        # TODO: more accurate
        self.latency = 1
    elif self.opcode.startswith(&#34;rcp&#34;):
        self.latency = config[&#34;sfu_t_rcp&#34;]
    elif self.opcode.startswith(&#34;sqrt&#34;):
        self.latency = config[&#34;sfu_t_sqrt&#34;]
    elif self.opcode.startswith(&#34;rsqrt&#34;):
        self.latency = config[&#34;sfu_t_rsqrt&#34;]
    elif self.opcode.startswith(&#34;sin&#34;):
        self.latency = config[&#34;sfu_t_sin_cos&#34;]
    elif self.opcode.startswith(&#34;cos&#34;):
        self.latency = config[&#34;sfu_t_sin_cos&#34;]
    elif self.opcode.startswith(&#34;lg2&#34;):
        self.latency = config[&#34;sfu_t_lg2&#34;]
    elif self.opcode.startswith(&#34;ex2&#34;):
        self.latency = config[&#34;sfu_t_ex2&#34;]
    else:
        raise NotImplementedError(&#34;opcode not supported!: {}&#34;
                                  .format(self.opcode))</code></pre>
</details>
</dd>
</dl>
</dd>
<dt id="program.instruction.Operand"><code class="flex name class">
<span>class <span class="ident">Operand</span></span>
<span>(</span><span>raw_str)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class Operand:

    def __init__(self, raw_str):
        self._offset = 0
        self._type = None 
        self.op_str = &#34;&#34;
        self.raw_str = raw_str 

        if raw_str[0] == &#34;_&#34;:
            self._type = &#34;param&#34;
        elif raw_str[0] == &#34;%&#34;:
            self._type = &#34;reg&#34; 
        elif raw_str[0].isdigit():
            self._type = &#34;imm&#34;
        else:
            raise NotImplementedError(
                &#34;Unrecognized operand str: {}&#34;.format(raw_str)
            )

        op_list = raw_str.split(&#34;+&#34;)
        assert len(op_list) &lt;= 2, &#34;Incorrect operand format&#34;

        self.op_str = op_list[0]
        if len(op_list) == 2:
            self._offset = int(op_list[1])

        self.reg_prefix = &#34;&#34;
        self.reg_index = None 

        if self.isreg():
            self.reg_prefix, self.reg_index = parse_reg_str(self.op_str)

        return

    def __str__(self):
        return self.op_str 

    def update_index(self, new_index): 
        &#34;&#34;&#34;Update the register index&#34;&#34;&#34;
        assert self.isnormalreg() 
        self.reg_index = new_index 
        self.op_str = &#34;{}{}&#34;.format(self.reg_prefix, self.reg_index)
        return 

    def isreg(self):
        &#34;&#34;&#34;Check whether the operand is a register name 
        &#34;&#34;&#34;
        if self._type == &#34;reg&#34;:
            return True 
        return False 

    def isnormalreg(self):
        &#34;&#34;&#34;Check wehther the operand is a normal register
        &#34;&#34;&#34;
        if self.isreg() and (not (self.reg_index is None)):
            return True 
        return False 

    def isspecialreg(self):
        &#34;&#34;&#34;Check whether the operand is a special register holding block ID or
        thread ID information 
        &#34;&#34;&#34;
        if self.isreg() and (self.reg_index is None):
            return True 
        return False 

    def isparam(self):
        &#34;&#34;&#34;Check whether the operand is a parameter name 
        &#34;&#34;&#34;
        if self._type == &#34;param&#34;:
            return True 
        return False 

    def isimmvalue(self):
        &#34;&#34;&#34;Check whether the operand is an immediate value 
        &#34;&#34;&#34;
        if self._type == &#34;imm&#34;:
            return True 
        return False 

    def eval(self, ref_value=None):
        &#34;&#34;&#34;Return the value providing the value of symbols in this operand 
        &#34;&#34;&#34;
        if self.isimmvalue():
            if self.op_str.startswith(&#34;0f&#34;):
                val_tuple = struct.unpack(
                    &#34;f&#34;, bytearray.fromhex(self.op_str[2:])
                )
                return val_tuple[0] 
            return int(self.op_str)

        if self._offset == 0:
            return ref_value  
        
        return (ref_value + int(self._offset))</code></pre>
</details>
<h3>Methods</h3>
<dl>
<dt id="program.instruction.Operand.eval"><code class="name flex">
<span>def <span class="ident">eval</span></span>(<span>self, ref_value=None)</span>
</code></dt>
<dd>
<div class="desc"><p>Return the value providing the value of symbols in this operand</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def eval(self, ref_value=None):
    &#34;&#34;&#34;Return the value providing the value of symbols in this operand 
    &#34;&#34;&#34;
    if self.isimmvalue():
        if self.op_str.startswith(&#34;0f&#34;):
            val_tuple = struct.unpack(
                &#34;f&#34;, bytearray.fromhex(self.op_str[2:])
            )
            return val_tuple[0] 
        return int(self.op_str)

    if self._offset == 0:
        return ref_value  
    
    return (ref_value + int(self._offset))</code></pre>
</details>
</dd>
<dt id="program.instruction.Operand.isimmvalue"><code class="name flex">
<span>def <span class="ident">isimmvalue</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Check whether the operand is an immediate value</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def isimmvalue(self):
    &#34;&#34;&#34;Check whether the operand is an immediate value 
    &#34;&#34;&#34;
    if self._type == &#34;imm&#34;:
        return True 
    return False </code></pre>
</details>
</dd>
<dt id="program.instruction.Operand.isnormalreg"><code class="name flex">
<span>def <span class="ident">isnormalreg</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Check wehther the operand is a normal register</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def isnormalreg(self):
    &#34;&#34;&#34;Check wehther the operand is a normal register
    &#34;&#34;&#34;
    if self.isreg() and (not (self.reg_index is None)):
        return True 
    return False </code></pre>
</details>
</dd>
<dt id="program.instruction.Operand.isparam"><code class="name flex">
<span>def <span class="ident">isparam</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Check whether the operand is a parameter name</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def isparam(self):
    &#34;&#34;&#34;Check whether the operand is a parameter name 
    &#34;&#34;&#34;
    if self._type == &#34;param&#34;:
        return True 
    return False </code></pre>
</details>
</dd>
<dt id="program.instruction.Operand.isreg"><code class="name flex">
<span>def <span class="ident">isreg</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Check whether the operand is a register name</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def isreg(self):
    &#34;&#34;&#34;Check whether the operand is a register name 
    &#34;&#34;&#34;
    if self._type == &#34;reg&#34;:
        return True 
    return False </code></pre>
</details>
</dd>
<dt id="program.instruction.Operand.isspecialreg"><code class="name flex">
<span>def <span class="ident">isspecialreg</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Check whether the operand is a special register holding block ID or
thread ID information</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def isspecialreg(self):
    &#34;&#34;&#34;Check whether the operand is a special register holding block ID or
    thread ID information 
    &#34;&#34;&#34;
    if self.isreg() and (self.reg_index is None):
        return True 
    return False </code></pre>
</details>
</dd>
<dt id="program.instruction.Operand.update_index"><code class="name flex">
<span>def <span class="ident">update_index</span></span>(<span>self, new_index)</span>
</code></dt>
<dd>
<div class="desc"><p>Update the register index</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def update_index(self, new_index): 
    &#34;&#34;&#34;Update the register index&#34;&#34;&#34;
    assert self.isnormalreg() 
    self.reg_index = new_index 
    self.op_str = &#34;{}{}&#34;.format(self.reg_prefix, self.reg_index)
    return </code></pre>
</details>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="program" href="index.html">program</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="">
<li><code><a title="program.instruction.parse_reg_str" href="#program.instruction.parse_reg_str">parse_reg_str</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="program.instruction.Instr" href="#program.instruction.Instr">Instr</a></code></h4>
<ul class="">
<li><code><a title="program.instruction.Instr.set_latency" href="#program.instruction.Instr.set_latency">set_latency</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="program.instruction.Operand" href="#program.instruction.Operand">Operand</a></code></h4>
<ul class="two-column">
<li><code><a title="program.instruction.Operand.eval" href="#program.instruction.Operand.eval">eval</a></code></li>
<li><code><a title="program.instruction.Operand.isimmvalue" href="#program.instruction.Operand.isimmvalue">isimmvalue</a></code></li>
<li><code><a title="program.instruction.Operand.isnormalreg" href="#program.instruction.Operand.isnormalreg">isnormalreg</a></code></li>
<li><code><a title="program.instruction.Operand.isparam" href="#program.instruction.Operand.isparam">isparam</a></code></li>
<li><code><a title="program.instruction.Operand.isreg" href="#program.instruction.Operand.isreg">isreg</a></code></li>
<li><code><a title="program.instruction.Operand.isspecialreg" href="#program.instruction.Operand.isspecialreg">isspecialreg</a></code></li>
<li><code><a title="program.instruction.Operand.update_index" href="#program.instruction.Operand.update_index">update_index</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>