Analysis & Synthesis report for ECE423_soc
Sat Mar 28 14:17:49 2015
Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|present_state
 12. State Machine - |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state
 13. State Machine - |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|present_state
 14. State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state
 15. State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state
 16. State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state
 17. State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state
 18. State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated
 26. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
 27. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated
 28. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
 29. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
 30. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
 31. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4hf1:auto_generated
 32. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_gef1:auto_generated
 33. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
 34. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 35. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 36. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
 37. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 38. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 39. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 40. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 41. Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 42. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
 43. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated
 44. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram|altsyncram_9pf1:auto_generated
 45. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_a7f1:auto_generated
 46. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated
 47. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram|altsyncram_5hf1:auto_generated
 48. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data|altsyncram:the_altsyncram|altsyncram_gef1:auto_generated
 49. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
 50. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 51. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 52. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_d572:auto_generated
 53. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 54. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 55. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 56. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 57. Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 58. Source assignments for unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 59. Source assignments for unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 60. Source assignments for unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 61. Source assignments for unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 62. Source assignments for unnamed:inst|sdram_0:the_sdram_0
 63. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO
 64. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated
 65. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_f86:rdptr_g1p
 66. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_41c:wrptr_g1p
 67. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_31c:wrptr_gp
 68. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram
 69. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_c2e:rdaclr
 70. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp
 71. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16
 72. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp
 73. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_bwp
 74. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp
 75. Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20
 76. Source assignments for unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|altsyncram_1d81:FIFOram
 77. Source assignments for unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram
 78. Source assignments for unnamed:inst|unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch
 79. Source assignments for unnamed:inst|unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch
 80. Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0
 81. Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator
 82. Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver
 83. Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM
 84. Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line
 85. Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
 87. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
 89. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
 90. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
 91. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 93. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 95. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
 97. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
 98. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
 99. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
100. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
101. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
102. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
103. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
104. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
105. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
106. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
107. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
108. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
109. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
110. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
111. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
112. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
113. Parameter Settings for User Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1
114. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data
115. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data|altsyncram:the_altsyncram
116. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag
117. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram
118. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht
119. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram
120. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a
121. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram
122. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b
123. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram
124. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag
125. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram
126. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data
127. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data|altsyncram:the_altsyncram
128. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim
129. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim|altsyncram:the_altsyncram
130. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_1
131. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_2
132. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component
133. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
134. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component
135. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
136. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
137. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
138. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
139. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
140. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy
141. Parameter Settings for User Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1
142. Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
143. Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
144. Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
145. Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo
146. Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo
147. Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic
148. Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0
149. Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop
150. Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters
151. Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add
152. Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters
153. Parameter Settings for User Entity Instance: unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0
154. Parameter Settings for User Entity Instance: unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO
155. Parameter Settings for User Entity Instance: unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0
156. Parameter Settings for User Entity Instance: unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer
157. Parameter Settings for User Entity Instance: unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0
158. Parameter Settings for User Entity Instance: unnamed:inst|video_scaler_0:the_video_scaler_0
159. Parameter Settings for User Entity Instance: unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height
160. Parameter Settings for User Entity Instance: unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
161. Parameter Settings for User Entity Instance: unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width
162. Parameter Settings for User Entity Instance: unnamed:inst|video_vga_controller_0:the_video_vga_controller_0
163. Parameter Settings for User Entity Instance: unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
164. Parameter Settings for User Entity Instance: pll:inst2|altpll:altpll_component
165. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
166. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0
167. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult0
168. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1
169. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult1
170. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3
171. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult3
172. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2
173. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult2
174. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0
175. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2
176. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1
177. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0
178. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2
179. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1
180. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10
181. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3
182. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8
183. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4
184. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5
185. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9
186. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11
187. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7
188. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6
189. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10
190. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3
191. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8
192. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4
193. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5
194. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9
195. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11
196. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7
197. Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6
198. altsyncram Parameter Settings by Entity Instance
199. altmult_add Parameter Settings by Entity Instance
200. lpm_mult Parameter Settings by Entity Instance
201. scfifo Parameter Settings by Entity Instance
202. dcfifo Parameter Settings by Entity Instance
203. altpll Parameter Settings by Entity Instance
204. Port Connectivity Checks: "unnamed:inst|unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch"
205. Port Connectivity Checks: "unnamed:inst|unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch"
206. Port Connectivity Checks: "unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
207. Port Connectivity Checks: "unnamed:inst|video_vga_controller_0:the_video_vga_controller_0"
208. Port Connectivity Checks: "unnamed:inst|video_scaler_0:the_video_scaler_0"
209. Port Connectivity Checks: "unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0"
210. Port Connectivity Checks: "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0"
211. Port Connectivity Checks: "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0"
212. Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"
213. Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add"
214. Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"
215. Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop"
216. Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0"
217. Port Connectivity Checks: "unnamed:inst|sysid:the_sysid"
218. Port Connectivity Checks: "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave"
219. Port Connectivity Checks: "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave"
220. Port Connectivity Checks: "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave"
221. Port Connectivity Checks: "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave"
222. Port Connectivity Checks: "unnamed:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
223. Port Connectivity Checks: "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1"
224. Port Connectivity Checks: "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1"
225. Port Connectivity Checks: "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
226. Port Connectivity Checks: "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
227. Port Connectivity Checks: "unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic"
228. Port Connectivity Checks: "unnamed:inst|jtag_uart_1_avalon_jtag_slave_arbitrator:the_jtag_uart_1_avalon_jtag_slave"
229. Port Connectivity Checks: "unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
230. Port Connectivity Checks: "unnamed:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
231. Port Connectivity Checks: "unnamed:inst|cpu_1:the_cpu_1"
232. Port Connectivity Checks: "unnamed:inst|cpu_0:the_cpu_0"
233. Port Connectivity Checks: "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
234. Port Connectivity Checks: "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker"
235. Port Connectivity Checks: "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
236. Port Connectivity Checks: "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
237. Elapsed Time Per Partition
238. Analysis & Synthesis Messages
239. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 28 14:17:48 2015          ;
; Quartus II 64-Bit Version          ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; ECE423_soc                                     ;
; Top-level Entity Name              ; ECE423_soc                                     ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 19,196                                         ;
;     Total combinational functions  ; 15,338                                         ;
;     Dedicated logic registers      ; 8,398                                          ;
; Total registers                    ; 8398                                           ;
; Total pins                         ; 124                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 191,488                                        ;
; Embedded Multiplier 9-bit elements ; 32                                             ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ECE423_soc         ; ECE423_soc         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                                                                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ECE423_soc.bdf                                                                                                                                      ; yes             ; User Block Diagram/Schematic File      ; C:/Users/c73chan/ECE423/Lab1/ECE423_soc.bdf                                                                                                ;
; sram_0.v                                                                                                                                            ; yes             ; User Verilog HDL File                  ; C:/Users/c73chan/ECE423/Lab1/sram_0.v                                                                                                      ;
; video_pixel_buffer_dma_0.v                                                                                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/c73chan/ECE423/Lab1/video_pixel_buffer_dma_0.v                                                                                    ;
; video_clipper_0.v                                                                                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/c73chan/ECE423/Lab1/video_clipper_0.v                                                                                             ;
; video_rgb_resampler_0.v                                                                                                                             ; yes             ; User Verilog HDL File                  ; C:/Users/c73chan/ECE423/Lab1/video_rgb_resampler_0.v                                                                                       ;
; video_dual_clock_buffer_0.v                                                                                                                         ; yes             ; User Verilog HDL File                  ; C:/Users/c73chan/ECE423/Lab1/video_dual_clock_buffer_0.v                                                                                   ;
; video_scaler_0.v                                                                                                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/c73chan/ECE423/Lab1/video_scaler_0.v                                                                                              ;
; video_vga_controller_0.v                                                                                                                            ; yes             ; User Verilog HDL File                  ; C:/Users/c73chan/ECE423/Lab1/video_vga_controller_0.v                                                                                      ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd         ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd         ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd                   ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd                   ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd                    ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd                    ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd              ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd              ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd                ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd                ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd             ; yes             ; User Wizard-Generated File             ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd             ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd        ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd        ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd               ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd               ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd                ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd                ;
; ../../../../software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd                ; yes             ; User VHDL File                         ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd                ;
; Altera_UP_SD_Card_Avalon_Interface_0.vhd                                                                                                            ; yes             ; User VHDL File                         ; C:/Users/c73chan/ECE423/Lab1/Altera_UP_SD_Card_Avalon_Interface_0.vhd                                                                      ;
; Lab2Test/2d_interface.vhd                                                                                                                           ; yes             ; User VHDL File                         ; C:/Users/c73chan/ECE423/Lab1/Lab2Test/2d_interface.vhd                                                                                     ;
; Lab2Test/1d_idct.vhd                                                                                                                                ; yes             ; User VHDL File                         ; C:/Users/c73chan/ECE423/Lab1/Lab2Test/1d_idct.vhd                                                                                          ;
; cpu_0_2d_interface25_inst.vhd                                                                                                                       ; yes             ; User VHDL File                         ; C:/Users/c73chan/ECE423/Lab1/cpu_0_2d_interface25_inst.vhd                                                                                 ;
; cpu_1_2d_interface25_inst.vhd                                                                                                                       ; yes             ; User VHDL File                         ; C:/Users/c73chan/ECE423/Lab1/cpu_1_2d_interface25_inst.vhd                                                                                 ;
; ycbcr_to_rgb.vhd                                                                                                                                    ; yes             ; User VHDL File                         ; C:/Users/c73chan/ECE423/Lab1/ycbcr_to_rgb.vhd                                                                                              ;
; cpu_0_ycbcr_to_rgb2_inst.vhd                                                                                                                        ; yes             ; User VHDL File                         ; C:/Users/c73chan/ECE423/Lab1/cpu_0_ycbcr_to_rgb2_inst.vhd                                                                                  ;
; cpu_1_ycbcr_to_rgb2_inst.vhd                                                                                                                        ; yes             ; User VHDL File                         ; C:/Users/c73chan/ECE423/Lab1/cpu_1_ycbcr_to_rgb2_inst.vhd                                                                                  ;
; pll.vhd                                                                                                                                             ; yes             ; User Wizard-Generated File             ; C:/Users/c73chan/ECE423/Lab1/pll.vhd                                                                                                       ;
; unnamed.vhd                                                                                                                                         ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/unnamed.vhd                                                                                                   ;
; altsyncram.tdf                                                                                                                                      ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;
; db/altsyncram_7n92.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_7n92.tdf                                                                                        ;
; button_pio.vhd                                                                                                                                      ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/button_pio.vhd                                                                                                ;
; cpu_0.vhd                                                                                                                                           ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/c73chan/ECE423/Lab1/cpu_0.vhd                                                                                                     ;
; cpu_0_test_bench.vhd                                                                                                                                ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_0_test_bench.vhd                                                                                          ;
; db/altsyncram_qed1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_qed1.tdf                                                                                        ;
; db/altsyncram_d5g1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_d5g1.tdf                                                                                        ;
; cpu_0_ic_tag_ram.mif                                                                                                                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_0_ic_tag_ram.mif                                                                                          ;
; db/altsyncram_8pf1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_8pf1.tdf                                                                                        ;
; cpu_0_bht_ram.mif                                                                                                                                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_0_bht_ram.mif                                                                                             ;
; db/altsyncram_87f1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_87f1.tdf                                                                                        ;
; cpu_0_rf_ram_a.mif                                                                                                                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_0_rf_ram_a.mif                                                                                            ;
; db/altsyncram_97f1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_97f1.tdf                                                                                        ;
; cpu_0_rf_ram_b.mif                                                                                                                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_0_rf_ram_b.mif                                                                                            ;
; db/altsyncram_4hf1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_4hf1.tdf                                                                                        ;
; cpu_0_dc_tag_ram.mif                                                                                                                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_0_dc_tag_ram.mif                                                                                          ;
; db/altsyncram_gef1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_gef1.tdf                                                                                        ;
; db/altsyncram_9vc1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_9vc1.tdf                                                                                        ;
; cpu_0_mult_cell.vhd                                                                                                                                 ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_0_mult_cell.vhd                                                                                           ;
; altmult_add.tdf                                                                                                                                     ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/altmult_add.tdf                                                                    ;
; db/mult_add_4cr2.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/mult_add_4cr2.tdf                                                                                          ;
; db/ded_mult_2o81.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/ded_mult_2o81.tdf                                                                                          ;
; db/dffpipe_93c.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/dffpipe_93c.tdf                                                                                            ;
; db/mult_add_6cr2.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/mult_add_6cr2.tdf                                                                                          ;
; db/altsyncram_c572.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_c572.tdf                                                                                        ;
; cpu_0_ociram_default_contents.mif                                                                                                                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_0_ociram_default_contents.mif                                                                             ;
; cpu_0_oci_test_bench.vhd                                                                                                                            ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_0_oci_test_bench.vhd                                                                                      ;
; db/altsyncram_e502.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_e502.tdf                                                                                        ;
; cpu_0_jtag_debug_module_wrapper.vhd                                                                                                                 ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_0_jtag_debug_module_wrapper.vhd                                                                           ;
; cpu_0_jtag_debug_module_tck.vhd                                                                                                                     ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_0_jtag_debug_module_tck.vhd                                                                               ;
; altera_std_synchronizer.v                                                                                                                           ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                          ;
; cpu_0_jtag_debug_module_sysclk.vhd                                                                                                                  ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_0_jtag_debug_module_sysclk.vhd                                                                            ;
; sld_virtual_jtag_basic.v                                                                                                                            ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                           ;
; cpu_1.vhd                                                                                                                                           ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/c73chan/ECE423/Lab1/cpu_1.vhd                                                                                                     ;
; cpu_1_test_bench.vhd                                                                                                                                ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_1_test_bench.vhd                                                                                          ;
; db/altsyncram_c5g1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_c5g1.tdf                                                                                        ;
; cpu_1_ic_tag_ram.mif                                                                                                                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_1_ic_tag_ram.mif                                                                                          ;
; db/altsyncram_9pf1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_9pf1.tdf                                                                                        ;
; cpu_1_bht_ram.mif                                                                                                                                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_1_bht_ram.mif                                                                                             ;
; db/altsyncram_a7f1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_a7f1.tdf                                                                                        ;
; cpu_1_rf_ram_a.mif                                                                                                                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_1_rf_ram_a.mif                                                                                            ;
; db/altsyncram_b7f1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_b7f1.tdf                                                                                        ;
; cpu_1_rf_ram_b.mif                                                                                                                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_1_rf_ram_b.mif                                                                                            ;
; db/altsyncram_5hf1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_5hf1.tdf                                                                                        ;
; cpu_1_dc_tag_ram.mif                                                                                                                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_1_dc_tag_ram.mif                                                                                          ;
; cpu_1_mult_cell.vhd                                                                                                                                 ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_1_mult_cell.vhd                                                                                           ;
; db/altsyncram_d572.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_d572.tdf                                                                                        ;
; cpu_1_ociram_default_contents.mif                                                                                                                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/c73chan/ECE423/Lab1/cpu_1_ociram_default_contents.mif                                                                             ;
; cpu_1_oci_test_bench.vhd                                                                                                                            ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_1_oci_test_bench.vhd                                                                                      ;
; cpu_1_jtag_debug_module_wrapper.vhd                                                                                                                 ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_1_jtag_debug_module_wrapper.vhd                                                                           ;
; cpu_1_jtag_debug_module_tck.vhd                                                                                                                     ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_1_jtag_debug_module_tck.vhd                                                                               ;
; cpu_1_jtag_debug_module_sysclk.vhd                                                                                                                  ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/cpu_1_jtag_debug_module_sysclk.vhd                                                                            ;
; jtag_uart_0.vhd                                                                                                                                     ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/jtag_uart_0.vhd                                                                                               ;
; scfifo.tdf                                                                                                                                          ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf                                                                         ;
; db/scfifo_1n21.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/scfifo_1n21.tdf                                                                                            ;
; db/a_dpfifo_8t21.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/a_dpfifo_8t21.tdf                                                                                          ;
; db/a_fefifo_7cf.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/a_fefifo_7cf.tdf                                                                                           ;
; db/cntr_rj7.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cntr_rj7.tdf                                                                                               ;
; db/dpram_5h21.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/dpram_5h21.tdf                                                                                             ;
; db/altsyncram_9tl1.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_9tl1.tdf                                                                                        ;
; db/cntr_fjb.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cntr_fjb.tdf                                                                                               ;
; alt_jtag_atlantic.v                                                                                                                                 ; yes             ; Encrypted Megafunction                 ; c:/software/altera/10.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                ;
; jtag_uart_1.vhd                                                                                                                                     ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/jtag_uart_1.vhd                                                                                               ;
; mailbox_0.vhd                                                                                                                                       ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/mailbox_0.vhd                                                                                                 ;
; mailbox_1.vhd                                                                                                                                       ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/mailbox_1.vhd                                                                                                 ;
; sdram_0.vhd                                                                                                                                         ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/sdram_0.vhd                                                                                                   ;
; sysid.vhd                                                                                                                                           ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/sysid.vhd                                                                                                     ;
; timer_0.vhd                                                                                                                                         ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/timer_0.vhd                                                                                                   ;
; timer_1.vhd                                                                                                                                         ; yes             ; Auto-Found VHDL File                   ; C:/Users/c73chan/ECE423/Lab1/timer_1.vhd                                                                                                   ;
; altera_up_video_clipper_drop.v                                                                                                                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/c73chan/ECE423/Lab1/altera_up_video_clipper_drop.v                                                                                ;
; altera_up_video_clipper_counters.v                                                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/c73chan/ECE423/Lab1/altera_up_video_clipper_counters.v                                                                            ;
; altera_up_video_clipper_add.v                                                                                                                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/c73chan/ECE423/Lab1/altera_up_video_clipper_add.v                                                                                 ;
; dcfifo.tdf                                                                                                                                          ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                         ;
; db/dcfifo_hpj1.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/dcfifo_hpj1.tdf                                                                                            ;
; db/a_gray2bin_bcb.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/a_gray2bin_bcb.tdf                                                                                         ;
; db/a_graycounter_f86.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/a_graycounter_f86.tdf                                                                                      ;
; db/a_graycounter_41c.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/a_graycounter_41c.tdf                                                                                      ;
; db/a_graycounter_31c.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/a_graycounter_31c.tdf                                                                                      ;
; db/altsyncram_7ku.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_7ku.tdf                                                                                         ;
; db/dffpipe_c2e.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/dffpipe_c2e.tdf                                                                                            ;
; db/alt_synch_pipe_7u7.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/alt_synch_pipe_7u7.tdf                                                                                     ;
; db/dffpipe_1v8.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/dffpipe_1v8.tdf                                                                                            ;
; db/dffpipe_0v8.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/dffpipe_0v8.tdf                                                                                            ;
; db/alt_synch_pipe_8u7.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/alt_synch_pipe_8u7.tdf                                                                                     ;
; db/dffpipe_2v8.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/dffpipe_2v8.tdf                                                                                            ;
; db/cmpr_o16.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cmpr_o16.tdf                                                                                               ;
; db/mux_1u7.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/mux_1u7.tdf                                                                                                ;
; db/scfifo_60a1.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/scfifo_60a1.tdf                                                                                            ;
; db/a_dpfifo_rn31.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/a_dpfifo_rn31.tdf                                                                                          ;
; db/altsyncram_1d81.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_1d81.tdf                                                                                        ;
; db/cmpr_2o8.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cmpr_2o8.tdf                                                                                               ;
; db/cntr_d5b.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cntr_d5b.tdf                                                                                               ;
; db/cntr_q57.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cntr_q57.tdf                                                                                               ;
; db/cntr_e5b.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cntr_e5b.tdf                                                                                               ;
; altera_up_video_scaler_multiply_height.v                                                                                                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/c73chan/ECE423/Lab1/altera_up_video_scaler_multiply_height.v                                                                      ;
; db/scfifo_qd31.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/scfifo_qd31.tdf                                                                                            ;
; db/a_dpfifo_d531.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/a_dpfifo_d531.tdf                                                                                          ;
; db/altsyncram_pc81.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_pc81.tdf                                                                                        ;
; db/cmpr_4o8.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cmpr_4o8.tdf                                                                                               ;
; db/cntr_f5b.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cntr_f5b.tdf                                                                                               ;
; db/cntr_s57.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cntr_s57.tdf                                                                                               ;
; db/cntr_g5b.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/cntr_g5b.tdf                                                                                               ;
; altera_up_video_scaler_multiply_width.v                                                                                                             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/c73chan/ECE423/Lab1/altera_up_video_scaler_multiply_width.v                                                                       ;
; altera_up_avalon_video_vga_timing.v                                                                                                                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/c73chan/ECE423/Lab1/altera_up_avalon_video_vga_timing.v                                                                           ;
; altpll.tdf                                                                                                                                          ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/altpll.tdf                                                                         ;
; sld_hub.vhd                                                                                                                                         ; yes             ; Encrypted Megafunction                 ; c:/software/altera/10.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ;
; sld_rom_sr.vhd                                                                                                                                      ; yes             ; Encrypted Megafunction                 ; c:/software/altera/10.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;
; lpm_mult.tdf                                                                                                                                        ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                       ;
; multcore.tdf                                                                                                                                        ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/multcore.tdf                                                                       ;
; mpar_add.tdf                                                                                                                                        ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                       ;
; lpm_add_sub.tdf                                                                                                                                     ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                    ;
; db/add_sub_pfh.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_pfh.tdf                                                                                            ;
; altshift.tdf                                                                                                                                        ; yes             ; Megafunction                           ; c:/software/altera/10.1/quartus/libraries/megafunctions/altshift.tdf                                                                       ;
; db/add_sub_1gh.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_1gh.tdf                                                                                            ;
; db/add_sub_0gh.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_0gh.tdf                                                                                            ;
; db/mult_35t.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/mult_35t.tdf                                                                                               ;
; db/add_sub_65h.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_65h.tdf                                                                                            ;
; db/add_sub_rfh.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_rfh.tdf                                                                                            ;
; db/add_sub_75h.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_75h.tdf                                                                                            ;
; db/add_sub_sfh.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_sfh.tdf                                                                                            ;
; db/mult_55t.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/mult_55t.tdf                                                                                               ;
; db/mult_85t.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/mult_85t.tdf                                                                                               ;
; db/add_sub_vfh.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_vfh.tdf                                                                                            ;
; db/add_sub_55h.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_55h.tdf                                                                                            ;
; db/add_sub_qfh.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_qfh.tdf                                                                                            ;
; db/add_sub_v4h.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_v4h.tdf                                                                                            ;
; db/add_sub_tfh.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/add_sub_tfh.tdf                                                                                            ;
; db/mult_75t.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/mult_75t.tdf                                                                                               ;
; db/mult_15t.tdf                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/mult_15t.tdf                                                                                               ;
; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_2ef1.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_2ef1.tdf                                                                                        ;
; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_29f1.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_29f1.tdf                                                                                        ;
; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_3ef1.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/c73chan/ECE423/Lab1/db/altsyncram_3ef1.tdf                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Estimated Total logic elements              ; 19,196                                  ;
;                                             ;                                         ;
; Total combinational functions               ; 15338                                   ;
; Logic element usage by number of LUT inputs ;                                         ;
;     -- 4 input functions                    ; 7005                                    ;
;     -- 3 input functions                    ; 5958                                    ;
;     -- <=2 input functions                  ; 2375                                    ;
;                                             ;                                         ;
; Logic elements by mode                      ;                                         ;
;     -- normal mode                          ; 11378                                   ;
;     -- arithmetic mode                      ; 3960                                    ;
;                                             ;                                         ;
; Total registers                             ; 8398                                    ;
;     -- Dedicated logic registers            ; 8398                                    ;
;     -- I/O registers                        ; 0                                       ;
;                                             ;                                         ;
; I/O pins                                    ; 124                                     ;
; Total memory bits                           ; 191488                                  ;
; Embedded Multiplier 9-bit elements          ; 32                                      ;
; Total PLLs                                  ; 1                                       ;
;     -- PLLs                                 ; 1                                       ;
;                                             ;                                         ;
; Maximum fan-out node                        ; pll:inst2|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 8711                                    ;
; Total fan-out                               ; 91655                                   ;
; Average fan-out                             ; 3.74                                    ;
+---------------------------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ECE423_soc                                                                                                                                                                                           ; 15338 (2)         ; 8398 (0)     ; 191488      ; 32           ; 0       ; 16        ; 124  ; 0            ; |ECE423_soc                                                                                                                                                                                                                                                                                                                                                            ;              ;
;    |pll:inst2|                                                                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|pll:inst2                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |altpll:altpll_component|                                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|pll:inst2|altpll:altpll_component                                                                                                                                                                                                                                                                                                                          ;              ;
;    |sld_hub:auto_hub|                                                                                                                                                                                 ; 166 (125)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                                                                       ; 24 (24)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                   ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                                                                     ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                 ;              ;
;    |unnamed:inst|                                                                                                                                                                                     ; 15170 (1)         ; 8289 (0)     ; 191488      ; 32           ; 0       ; 16        ; 0    ; 0            ; |ECE423_soc|unnamed:inst                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|                                                                                                                 ; 1141 (0)          ; 893 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0                                                                                                                                                                                                                                                                 ;              ;
;          |Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|                                                                                                                    ; 1141 (404)        ; 893 (136)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0                                                                                                                                                                                         ;              ;
;             |Altera_UP_SD_Card_Interface:SD_Card_Port|                                                                                                                                                ; 737 (91)          ; 757 (385)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port                                                                                                                                                ;              ;
;                |Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|                                                                                                                         ; 217 (215)         ; 72 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator                                                                                   ;              ;
;                   |Altera_UP_SD_CRC7_Generator:CRC7_Gen|                                                                                                                                              ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen                                              ;              ;
;                |Altera_UP_SD_Card_Buffer:data_line|                                                                                                                                                   ; 128 (108)         ; 80 (64)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line                                                                                                             ;              ;
;                   |Altera_UP_SD_CRC16_Generator:crc16_checker|                                                                                                                                        ; 20 (20)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker                                                                  ;              ;
;                   |Altera_UP_SD_Card_Memory_Block:packet_memory|                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory                                                                ;              ;
;                      |altsyncram:altsyncram_component|                                                                                                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component                                ;              ;
;                         |altsyncram_7n92:auto_generated|                                                                                                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated ;              ;
;                |Altera_UP_SD_Card_Clock:clock_generator|                                                                                                                                              ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator                                                                                                        ;              ;
;                |Altera_UP_SD_Card_Control_FSM:control_FSM|                                                                                                                                            ; 85 (85)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM                                                                                                      ;              ;
;                |Altera_UP_SD_Card_Response_Receiver:response_receiver|                                                                                                                                ; 199 (197)         ; 159 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver                                                                                          ;              ;
;                   |Altera_UP_SD_CRC7_Generator:crc_checker|                                                                                                                                           ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker                                                  ;              ;
;                |Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger|                                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger                                                                                             ;              ;
;       |Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|                                                              ; 48 (48)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave                                                                                                                                                                                                              ;              ;
;       |button_pio:the_button_pio|                                                                                                                                                                     ; 14 (14)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|button_pio:the_button_pio                                                                                                                                                                                                                                                                                                                     ;              ;
;       |button_pio_s1_arbitrator:the_button_pio_s1|                                                                                                                                                    ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                                                                                                                                    ;              ;
;       |cpu_0:the_cpu_0|                                                                                                                                                                               ; 2448 (2205)       ; 1789 (1607)  ; 81152       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                          ;              ;
;                |altsyncram_8pf1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated                                                                                                                                                                                                                                           ;              ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_gef1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_gef1:auto_generated                                                                                                                                                                                                                                   ;              ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                                                                                                                              ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                    ;              ;
;                |altsyncram_4hf1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4hf1:auto_generated                                                                                                                                                                                                                                     ;              ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_9vc1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                                                                                                                               ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_qed1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                                                                                   ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                                                                                                                              ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                    ;              ;
;                |altsyncram_d5g1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated                                                                                                                                                                                                                                     ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                                                                                                                           ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                        ;              ;
;                |mult_add_4cr2:auto_generated|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                                                                                                                           ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                                                                                   ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                        ;              ;
;                |mult_add_6cr2:auto_generated|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                                                                                                                           ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                                                                                   ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                                                                                                        ; 232 (33)          ; 182 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                                                                                                                           ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                                                                                                     ; 97 (0)            ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                                                                                                                       ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                                                                                                    ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                                                                                                                     ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                                                                                                          ; 86 (86)           ; 46 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                                                                                                                           ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                       ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                                                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                                                                                                                    ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                                                                                                       ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                                                                                                                         ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                                                                                                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                                                                                                                           ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                                                                                                         ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                                                                                                                           ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                                                                                               ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                                                                                                                 ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                                                                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                                                                                                                  ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                        ;              ;
;                      |altsyncram_c572:auto_generated|                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated                                                                                                         ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_87f1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated                                                                                                                                                                                                                   ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_97f1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated                                                                                                                                                                                                                   ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                                                                                                      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                                                                                                                         ;              ;
;       |cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|                                                                                                                                       ; 2804 (0)          ; 1088 (0)     ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst                                                                                                                                                                                                                                                                                       ;              ;
;          |custominstruction_2d:cpu_0_2d_interface25_inst|                                                                                                                                             ; 2804 (804)        ; 1088 (1088)  ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst                                                                                                                                                                                                                                        ;              ;
;             |idct_1D:IDCT_1|                                                                                                                                                                          ; 2000 (1321)       ; 0 (0)        ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1                                                                                                                                                                                                                         ;              ;
;                |lpm_mult:Mult0|                                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0                                                                                                                                                                                                          ;              ;
;                   |mult_35t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                                                                  ;              ;
;                |lpm_mult:Mult10|                                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10                                                                                                                                                                                                         ;              ;
;                   |mult_55t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10|mult_55t:auto_generated                                                                                                                                                                                 ;              ;
;                |lpm_mult:Mult11|                                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11                                                                                                                                                                                                         ;              ;
;                   |mult_15t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11|mult_15t:auto_generated                                                                                                                                                                                 ;              ;
;                |lpm_mult:Mult1|                                                                                                                                                                       ; 124 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 124 (63)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_75h:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_75h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_1gh:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1gh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_sfh:auto_generated|                                                                                                                                            ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult2|                                                                                                                                                                       ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 106 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_65h:auto_generated|                                                                                                                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_0gh:auto_generated|                                                                                                                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_0gh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_rfh:auto_generated|                                                                                                                                            ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult3|                                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3                                                                                                                                                                                                          ;              ;
;                   |mult_85t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3|mult_85t:auto_generated                                                                                                                                                                                  ;              ;
;                |lpm_mult:Mult4|                                                                                                                                                                       ; 110 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 110 (58)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_55h:auto_generated|                                                                                                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_vfh:auto_generated|                                                                                                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_vfh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_qfh:auto_generated|                                                                                                                                            ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult5|                                                                                                                                                                       ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 116 (53)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_v4h:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_pfh:auto_generated|                                                                                                                                               ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_tfh:auto_generated|                                                                                                                                            ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult6|                                                                                                                                                                       ; 120 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 120 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_v4h:auto_generated|                                                                                                                                               ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_pfh:auto_generated|                                                                                                                                               ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_tfh:auto_generated|                                                                                                                                            ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult7|                                                                                                                                                                       ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 103 (42)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_75h:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_75h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_1gh:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1gh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_sfh:auto_generated|                                                                                                                                            ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult8|                                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8                                                                                                                                                                                                          ;              ;
;                   |mult_35t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8|mult_35t:auto_generated                                                                                                                                                                                  ;              ;
;                |lpm_mult:Mult9|                                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9                                                                                                                                                                                                          ;              ;
;                   |mult_75t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9|mult_75t:auto_generated                                                                                                                                                                                  ;              ;
;       |cpu_0_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_0_2d_interface25_inst_nios_custom_instruction_slave_0|                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_0_2d_interface25_inst_nios_custom_instruction_slave_0                                                                                                                                                                                                            ;              ;
;       |cpu_0_custom_instruction_master_arbitrator:the_cpu_0_custom_instruction_master|                                                                                                                ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_custom_instruction_master_arbitrator:the_cpu_0_custom_instruction_master                                                                                                                                                                                                                                                                ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                                                                                            ; 364 (364)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                                                                                                                            ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                                                                                              ; 84 (84)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                                                                                                                              ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                                                                                                ; 32 (32)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                                                                                                                ;              ;
;       |cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|                                                                                                                                         ; 206 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst                                                                                                                                                                                                                                                                                         ;              ;
;          |ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|                                                                                                                                                      ; 206 (64)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst                                                                                                                                                                                                                                                   ;              ;
;             |lpm_mult:Mult0|                                                                                                                                                                          ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0                                                                                                                                                                                                                                    ;              ;
;                |multcore:mult_core|                                                                                                                                                                   ; 43 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                 ;              ;
;                   |mpar_add:padder|                                                                                                                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                 ;              ;
;                      |lpm_add_sub:adder[0]|                                                                                                                                                           ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                            ;              ;
;                         |add_sub_pfh:auto_generated|                                                                                                                                                  ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pfh:auto_generated                                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                                                                                                                                                          ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult1                                                                                                                                                                                                                                    ;              ;
;                |multcore:mult_core|                                                                                                                                                                   ; 28 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                 ;              ;
;                   |mpar_add:padder|                                                                                                                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                 ;              ;
;                      |lpm_add_sub:adder[0]|                                                                                                                                                           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                            ;              ;
;                         |add_sub_1gh:auto_generated|                                                                                                                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated                                                                                                                                                 ;              ;
;             |lpm_mult:Mult2|                                                                                                                                                                          ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult2                                                                                                                                                                                                                                    ;              ;
;                |multcore:mult_core|                                                                                                                                                                   ; 36 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                 ;              ;
;                   |mpar_add:padder|                                                                                                                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                 ;              ;
;                      |lpm_add_sub:adder[0]|                                                                                                                                                           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                            ;              ;
;                         |add_sub_0gh:auto_generated|                                                                                                                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated                                                                                                                                                 ;              ;
;             |lpm_mult:Mult3|                                                                                                                                                                          ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult3                                                                                                                                                                                                                                    ;              ;
;                |multcore:mult_core|                                                                                                                                                                   ; 35 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                 ;              ;
;                   |mpar_add:padder|                                                                                                                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                 ;              ;
;                      |lpm_add_sub:adder[0]|                                                                                                                                                           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                            ;              ;
;                         |add_sub_pfh:auto_generated|                                                                                                                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pfh:auto_generated                                                                                                                                                 ;              ;
;       |cpu_1:the_cpu_1|                                                                                                                                                                               ; 2145 (1910)       ; 1672 (1489)  ; 81024       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_1_bht_module:cpu_1_bht|                                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht                                                                                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                          ;              ;
;                |altsyncram_9pf1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram|altsyncram_9pf1:auto_generated                                                                                                                                                                                                                                           ;              ;
;          |cpu_1_dc_data_module:cpu_1_dc_data|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data                                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_gef1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data|altsyncram:the_altsyncram|altsyncram_gef1:auto_generated                                                                                                                                                                                                                                   ;              ;
;          |cpu_1_dc_tag_module:cpu_1_dc_tag|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag                                                                                                                                                                                                                                                                                              ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                    ;              ;
;                |altsyncram_5hf1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram|altsyncram_5hf1:auto_generated                                                                                                                                                                                                                                     ;              ;
;          |cpu_1_dc_victim_module:cpu_1_dc_victim|                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_9vc1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                                                                                                                               ;              ;
;          |cpu_1_ic_data_module:cpu_1_ic_data|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data                                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_qed1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                                                                                   ;              ;
;          |cpu_1_ic_tag_module:cpu_1_ic_tag|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag                                                                                                                                                                                                                                                                                              ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                    ;              ;
;                |altsyncram_c5g1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated                                                                                                                                                                                                                                     ;              ;
;          |cpu_1_mult_cell:the_cpu_1_mult_cell|                                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell                                                                                                                                                                                                                                                                                           ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                        ;              ;
;                |mult_add_4cr2:auto_generated|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                                                                                                                           ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                                                                                   ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                        ;              ;
;                |mult_add_6cr2:auto_generated|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                                                                                                                           ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                                                                                   ;              ;
;          |cpu_1_nios2_oci:the_cpu_1_nios2_oci|                                                                                                                                                        ; 224 (23)          ; 183 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci                                                                                                                                                                                                                                                                                           ;              ;
;             |cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|                                                                                                                     ; 97 (0)            ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper                                                                                                                                                                                                                       ;              ;
;                |cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|                                                                                                                    ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk                                                                                                                                                     ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                ;              ;
;                |cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|                                                                                                                          ; 86 (86)           ; 46 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck                                                                                                                                                           ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                       ;              ;
;                |sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy|                                                                                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy                                                                                                                                                                    ;              ;
;             |cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|                                                                                                                                       ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg                                                                                                                                                                                                                                         ;              ;
;             |cpu_1_nios2_oci_break:the_cpu_1_nios2_oci_break|                                                                                                                                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_break:the_cpu_1_nios2_oci_break                                                                                                                                                                                                                                           ;              ;
;             |cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|                                                                                                                                         ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug                                                                                                                                                                                                                                           ;              ;
;             |cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|                                                                                                                                               ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem                                                                                                                                                                                                                                                 ;              ;
;                |cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|                                                                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component                                                                                                                                                                  ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                        ;              ;
;                      |altsyncram_d572:auto_generated|                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_d572:auto_generated                                                                                                         ;              ;
;          |cpu_1_register_bank_a_module:cpu_1_register_bank_a|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_a7f1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_a7f1:auto_generated                                                                                                                                                                                                                   ;              ;
;          |cpu_1_register_bank_b_module:cpu_1_register_bank_b|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_b7f1:auto_generated|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated                                                                                                                                                                                                                   ;              ;
;          |cpu_1_test_bench:the_cpu_1_test_bench|                                                                                                                                                      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_test_bench:the_cpu_1_test_bench                                                                                                                                                                                                                                                                                         ;              ;
;       |cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|                                                                                                                                       ; 2828 (0)          ; 1088 (0)     ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst                                                                                                                                                                                                                                                                                       ;              ;
;          |custominstruction_2d:cpu_1_2d_interface25_inst|                                                                                                                                             ; 2828 (838)        ; 1088 (1088)  ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst                                                                                                                                                                                                                                        ;              ;
;             |idct_1D:IDCT_1|                                                                                                                                                                          ; 1990 (1321)       ; 0 (0)        ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1                                                                                                                                                                                                                         ;              ;
;                |lpm_mult:Mult0|                                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0                                                                                                                                                                                                          ;              ;
;                   |mult_35t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                                                                  ;              ;
;                |lpm_mult:Mult10|                                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10                                                                                                                                                                                                         ;              ;
;                   |mult_55t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10|mult_55t:auto_generated                                                                                                                                                                                 ;              ;
;                |lpm_mult:Mult11|                                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11                                                                                                                                                                                                         ;              ;
;                   |mult_15t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11|mult_15t:auto_generated                                                                                                                                                                                 ;              ;
;                |lpm_mult:Mult1|                                                                                                                                                                       ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 123 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_75h:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_75h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_1gh:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1gh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_sfh:auto_generated|                                                                                                                                            ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult2|                                                                                                                                                                       ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 104 (49)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_65h:auto_generated|                                                                                                                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_65h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_0gh:auto_generated|                                                                                                                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_0gh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_rfh:auto_generated|                                                                                                                                            ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult3|                                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3                                                                                                                                                                                                          ;              ;
;                   |mult_85t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3|mult_85t:auto_generated                                                                                                                                                                                  ;              ;
;                |lpm_mult:Mult4|                                                                                                                                                                       ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 109 (57)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_55h:auto_generated|                                                                                                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_vfh:auto_generated|                                                                                                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_vfh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_qfh:auto_generated|                                                                                                                                            ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult5|                                                                                                                                                                       ; 115 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 115 (52)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_v4h:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_pfh:auto_generated|                                                                                                                                               ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_tfh:auto_generated|                                                                                                                                            ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult6|                                                                                                                                                                       ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 117 (59)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_v4h:auto_generated|                                                                                                                                               ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_v4h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_pfh:auto_generated|                                                                                                                                               ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_pfh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_tfh:auto_generated|                                                                                                                                            ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_tfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult7|                                                                                                                                                                       ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7                                                                                                                                                                                                          ;              ;
;                   |multcore:mult_core|                                                                                                                                                                ; 101 (40)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                       ;              ;
;                      |mpar_add:padder|                                                                                                                                                                ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[0]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                  ;              ;
;                            |add_sub_75h:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_75h:auto_generated                                                                                                                       ;              ;
;                         |lpm_add_sub:adder[1]|                                                                                                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                  ;              ;
;                            |add_sub_1gh:auto_generated|                                                                                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1gh:auto_generated                                                                                                                       ;              ;
;                         |mpar_add:sub_par_add|                                                                                                                                                        ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                  ;              ;
;                            |lpm_add_sub:adder[0]|                                                                                                                                                     ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                             ;              ;
;                               |add_sub_sfh:auto_generated|                                                                                                                                            ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated                                                                                                  ;              ;
;                |lpm_mult:Mult8|                                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8                                                                                                                                                                                                          ;              ;
;                   |mult_35t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8|mult_35t:auto_generated                                                                                                                                                                                  ;              ;
;                |lpm_mult:Mult9|                                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9                                                                                                                                                                                                          ;              ;
;                   |mult_75t:auto_generated|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9|mult_75t:auto_generated                                                                                                                                                                                  ;              ;
;       |cpu_1_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_1_2d_interface25_inst_nios_custom_instruction_slave_0|                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_1_2d_interface25_inst_nios_custom_instruction_slave_0                                                                                                                                                                                                            ;              ;
;       |cpu_1_custom_instruction_master_arbitrator:the_cpu_1_custom_instruction_master|                                                                                                                ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_custom_instruction_master_arbitrator:the_cpu_1_custom_instruction_master                                                                                                                                                                                                                                                                ;              ;
;       |cpu_1_data_master_arbitrator:the_cpu_1_data_master|                                                                                                                                            ; 255 (255)         ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_data_master_arbitrator:the_cpu_1_data_master                                                                                                                                                                                                                                                                                            ;              ;
;       |cpu_1_instruction_master_arbitrator:the_cpu_1_instruction_master|                                                                                                                              ; 56 (56)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_instruction_master_arbitrator:the_cpu_1_instruction_master                                                                                                                                                                                                                                                                              ;              ;
;       |cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|                                                                                                                                ; 35 (35)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module                                                                                                                                                                                                                                                                                ;              ;
;       |cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|                                                                                                                                         ; 206 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst                                                                                                                                                                                                                                                                                         ;              ;
;          |ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|                                                                                                                                                      ; 206 (64)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst                                                                                                                                                                                                                                                   ;              ;
;             |lpm_mult:Mult0|                                                                                                                                                                          ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult0                                                                                                                                                                                                                                    ;              ;
;                |multcore:mult_core|                                                                                                                                                                   ; 43 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                 ;              ;
;                   |mpar_add:padder|                                                                                                                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                 ;              ;
;                      |lpm_add_sub:adder[0]|                                                                                                                                                           ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                            ;              ;
;                         |add_sub_pfh:auto_generated|                                                                                                                                                  ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pfh:auto_generated                                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                                                                                                                                                          ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1                                                                                                                                                                                                                                    ;              ;
;                |multcore:mult_core|                                                                                                                                                                   ; 28 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                 ;              ;
;                   |mpar_add:padder|                                                                                                                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                 ;              ;
;                      |lpm_add_sub:adder[0]|                                                                                                                                                           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                            ;              ;
;                         |add_sub_1gh:auto_generated|                                                                                                                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1gh:auto_generated                                                                                                                                                 ;              ;
;             |lpm_mult:Mult2|                                                                                                                                                                          ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2                                                                                                                                                                                                                                    ;              ;
;                |multcore:mult_core|                                                                                                                                                                   ; 36 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                 ;              ;
;                   |mpar_add:padder|                                                                                                                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                 ;              ;
;                      |lpm_add_sub:adder[0]|                                                                                                                                                           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                            ;              ;
;                         |add_sub_0gh:auto_generated|                                                                                                                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated                                                                                                                                                 ;              ;
;             |lpm_mult:Mult3|                                                                                                                                                                          ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3                                                                                                                                                                                                                                    ;              ;
;                |multcore:mult_core|                                                                                                                                                                   ; 35 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                 ;              ;
;                   |mpar_add:padder|                                                                                                                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                 ;              ;
;                      |lpm_add_sub:adder[0]|                                                                                                                                                           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                            ;              ;
;                         |add_sub_pfh:auto_generated|                                                                                                                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pfh:auto_generated                                                                                                                                                 ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                                                                                                   ; 145 (43)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                                                                                                                   ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                                                                                            ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                     ;              ;
;             |scfifo:rfifo|                                                                                                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                        ;              ;
;                |scfifo_1n21:auto_generated|                                                                                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                             ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                        ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                        ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                           ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                  ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                        ;              ;
;                      |dpram_5h21:FIFOram|                                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                     ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                         ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                     ;              ;
;             |scfifo:wfifo|                                                                                                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                        ;              ;
;                |scfifo_1n21:auto_generated|                                                                                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                             ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                        ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                        ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                           ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                  ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                        ;              ;
;                      |dpram_5h21:FIFOram|                                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                     ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                         ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                                                                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                                                                                                                    ;              ;
;       |jtag_uart_1:the_jtag_uart_1|                                                                                                                                                                   ; 144 (42)          ; 106 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1                                                                                                                                                                                                                                                                                                                   ;              ;
;          |alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|                                                                                                                                            ; 51 (51)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ;              ;
;          |jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|                                                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r                                                                                                                                                                                                                                                                     ;              ;
;             |scfifo:rfifo|                                                                                                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                        ;              ;
;                |scfifo_1n21:auto_generated|                                                                                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                             ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                        ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                        ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                           ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                  ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                        ;              ;
;                      |dpram_5h21:FIFOram|                                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                     ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                         ;              ;
;          |jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|                                                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w                                                                                                                                                                                                                                                                     ;              ;
;             |scfifo:wfifo|                                                                                                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                        ;              ;
;                |scfifo_1n21:auto_generated|                                                                                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                             ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                        ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                        ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                           ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                  ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                        ;              ;
;                      |dpram_5h21:FIFOram|                                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                     ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                         ;              ;
;       |jtag_uart_1_avalon_jtag_slave_arbitrator:the_jtag_uart_1_avalon_jtag_slave|                                                                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|jtag_uart_1_avalon_jtag_slave_arbitrator:the_jtag_uart_1_avalon_jtag_slave                                                                                                                                                                                                                                                                    ;              ;
;       |mailbox_0:the_mailbox_0|                                                                                                                                                                       ; 43 (43)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|mailbox_0:the_mailbox_0                                                                                                                                                                                                                                                                                                                       ;              ;
;       |mailbox_0_s1_arbitrator:the_mailbox_0_s1|                                                                                                                                                      ; 47 (47)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1                                                                                                                                                                                                                                                                                                      ;              ;
;       |mailbox_1:the_mailbox_1|                                                                                                                                                                       ; 43 (43)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|mailbox_1:the_mailbox_1                                                                                                                                                                                                                                                                                                                       ;              ;
;       |mailbox_1_s1_arbitrator:the_mailbox_1_s1|                                                                                                                                                      ; 45 (45)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1                                                                                                                                                                                                                                                                                                      ;              ;
;       |sdram_0:the_sdram_0|                                                                                                                                                                           ; 409 (358)         ; 235 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0                                                                                                                                                                                                                                                                                                                           ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                                                                                                  ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                                                                                                                 ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                                                                                                          ; 204 (120)         ; 70 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|                                                                                           ; 33 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                                                                                                                         ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|                                                                             ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|                                                                                           ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1                                                                                                                                                                                                         ;              ;
;          |rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|                                                                             ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1                                                                                                                                                                                           ;              ;
;       |sram_0:the_sram_0|                                                                                                                                                                             ; 25 (25)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sram_0:the_sram_0                                                                                                                                                                                                                                                                                                                             ;              ;
;       |sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|                                                                                                                              ; 143 (107)         ; 40 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave                                                                                                                                                                                                                                                                              ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|                                                               ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave                                                                                                                                                 ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|                                                 ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave                                                                                                                                   ;              ;
;          |rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave|                                                               ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave                                                                                                                                                 ;              ;
;          |rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave| ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave                                                                                   ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                                                        ; 13 (13)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                        ;              ;
;       |timer_0:the_timer_0|                                                                                                                                                                           ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|timer_0:the_timer_0                                                                                                                                                                                                                                                                                                                           ;              ;
;       |timer_0_s1_arbitrator:the_timer_0_s1|                                                                                                                                                          ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                                                                                                                          ;              ;
;       |timer_1:the_timer_1|                                                                                                                                                                           ; 128 (128)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|timer_1:the_timer_1                                                                                                                                                                                                                                                                                                                           ;              ;
;       |timer_1_s1_arbitrator:the_timer_1_s1|                                                                                                                                                          ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|timer_1_s1_arbitrator:the_timer_1_s1                                                                                                                                                                                                                                                                                                          ;              ;
;       |unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch|                                                                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch                                                                                                                                                                                                                                                                      ;              ;
;       |unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch|                                                                                                                      ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch                                                                                                                                                                                                                                                                      ;              ;
;       |video_clipper_0:the_video_clipper_0|                                                                                                                                                           ; 129 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0                                                                                                                                                                                                                                                                                                           ;              ;
;          |altera_up_video_clipper_add:Clipper_Add|                                                                                                                                                    ; 66 (35)           ; 45 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add                                                                                                                                                                                                                                                                   ;              ;
;             |altera_up_video_clipper_counters:Clipper_Add_Counters|                                                                                                                                   ; 31 (31)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters                                                                                                                                                                                                             ;              ;
;          |altera_up_video_clipper_drop:Clipper_Drop|                                                                                                                                                  ; 63 (39)           ; 45 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop                                                                                                                                                                                                                                                                 ;              ;
;             |altera_up_video_clipper_counters:Clipper_Drop_Counters|                                                                                                                                  ; 24 (24)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters                                                                                                                                                                                                          ;              ;
;       |video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|                                                                                                                                       ; 67 (3)            ; 96 (0)       ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0                                                                                                                                                                                                                                                                                       ;              ;
;          |dcfifo:Data_FIFO|                                                                                                                                                                           ; 64 (0)            ; 96 (0)       ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO                                                                                                                                                                                                                                                                      ;              ;
;             |dcfifo_hpj1:auto_generated|                                                                                                                                                              ; 64 (9)            ; 96 (27)      ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated                                                                                                                                                                                                                                           ;              ;
;                |a_gray2bin_bcb:wrptr_g_gray2bin|                                                                                                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin                                                                                                                                                                                                           ;              ;
;                |a_gray2bin_bcb:ws_dgrp_gray2bin|                                                                                                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin                                                                                                                                                                                                           ;              ;
;                |a_graycounter_31c:wrptr_gp|                                                                                                                                                           ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_31c:wrptr_gp                                                                                                                                                                                                                ;              ;
;                |a_graycounter_f86:rdptr_g1p|                                                                                                                                                          ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_f86:rdptr_g1p                                                                                                                                                                                                               ;              ;
;                |alt_synch_pipe_7u7:rs_dgwp|                                                                                                                                                           ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp                                                                                                                                                                                                                ;              ;
;                   |dffpipe_1v8:dffpipe16|                                                                                                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16                                                                                                                                                                                          ;              ;
;                |alt_synch_pipe_8u7:ws_dgrp|                                                                                                                                                           ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp                                                                                                                                                                                                                ;              ;
;                   |dffpipe_2v8:dffpipe20|                                                                                                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20                                                                                                                                                                                          ;              ;
;                |altsyncram_7ku:fifo_ram|                                                                                                                                                              ; 0 (0)             ; 0 (0)        ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram                                                                                                                                                                                                                   ;              ;
;                |cmpr_o16:rdempty_eq_comp_lsb|                                                                                                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp_lsb                                                                                                                                                                                                              ;              ;
;                |dffpipe_0v8:ws_brp|                                                                                                                                                                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                                        ;              ;
;                |dffpipe_0v8:ws_bwp|                                                                                                                                                                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                                        ;              ;
;                |dffpipe_c2e:rdaclr|                                                                                                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_c2e:rdaclr                                                                                                                                                                                                                        ;              ;
;                |mux_1u7:rdemp_eq_comp_lsb_mux|                                                                                                                                                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                             ;              ;
;                |mux_1u7:rdemp_eq_comp_msb_mux|                                                                                                                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                             ;              ;
;       |video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|                                                                                                                                         ; 264 (206)         ; 157 (122)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0                                                                                                                                                                                                                                                                                         ;              ;
;          |scfifo:Image_Buffer|                                                                                                                                                                        ; 58 (0)            ; 35 (0)       ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer                                                                                                                                                                                                                                                                     ;              ;
;             |scfifo_60a1:auto_generated|                                                                                                                                                              ; 58 (6)            ; 35 (2)       ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated                                                                                                                                                                                                                                          ;              ;
;                |a_dpfifo_rn31:dpfifo|                                                                                                                                                                 ; 52 (29)           ; 33 (13)      ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo                                                                                                                                                                                                                     ;              ;
;                   |altsyncram_1d81:FIFOram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|altsyncram_1d81:FIFOram                                                                                                                                                                                             ;              ;
;                   |cntr_d5b:rd_ptr_msb|                                                                                                                                                               ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_d5b:rd_ptr_msb                                                                                                                                                                                                 ;              ;
;                   |cntr_e5b:wr_ptr|                                                                                                                                                                   ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_e5b:wr_ptr                                                                                                                                                                                                     ;              ;
;                   |cntr_q57:usedw_counter|                                                                                                                                                            ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_q57:usedw_counter                                                                                                                                                                                              ;              ;
;       |video_pixel_buffer_dma_0_avalon_control_slave_arbitrator:the_video_pixel_buffer_dma_0_avalon_control_slave|                                                                                    ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0_avalon_control_slave_arbitrator:the_video_pixel_buffer_dma_0_avalon_control_slave                                                                                                                                                                                                                                    ;              ;
;       |video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|                                                                              ; 5 (5)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master                                                                                                                                                                                                                              ;              ;
;       |video_rgb_resampler_0:the_video_rgb_resampler_0|                                                                                                                                               ; 28 (28)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0                                                                                                                                                                                                                                                                                               ;              ;
;       |video_scaler_0:the_video_scaler_0|                                                                                                                                                             ; 232 (0)           ; 160 (0)      ; 15872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0                                                                                                                                                                                                                                                                                                             ;              ;
;          |altera_up_video_scaler_multiply_height:Multiply_Height|                                                                                                                                     ; 164 (102)         ; 95 (54)      ; 15872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                                                                                                                                                                      ;              ;
;             |scfifo:Multiply_Height_FIFO|                                                                                                                                                             ; 62 (0)            ; 41 (0)       ; 15872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                                                                                                                                                                          ;              ;
;                |scfifo_qd31:auto_generated|                                                                                                                                                           ; 62 (0)            ; 41 (0)       ; 15872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated                                                                                                                                                                                               ;              ;
;                   |a_dpfifo_d531:dpfifo|                                                                                                                                                              ; 62 (33)           ; 41 (15)      ; 15872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo                                                                                                                                                                          ;              ;
;                      |altsyncram_pc81:FIFOram|                                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 15872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram                                                                                                                                                  ;              ;
;                      |cntr_f5b:rd_ptr_msb|                                                                                                                                                            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_f5b:rd_ptr_msb                                                                                                                                                      ;              ;
;                      |cntr_g5b:wr_ptr|                                                                                                                                                                ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr                                                                                                                                                          ;              ;
;                      |cntr_s57:usedw_counter|                                                                                                                                                         ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter                                                                                                                                                   ;              ;
;          |altera_up_video_scaler_multiply_width:Multiply_Width|                                                                                                                                       ; 68 (68)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                                                                                                                                                                        ;              ;
;       |video_vga_controller_0:the_video_vga_controller_0|                                                                                                                                             ; 80 (2)            ; 95 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_vga_controller_0:the_video_vga_controller_0                                                                                                                                                                                                                                                                                             ;              ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                                                                               ; 78 (78)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECE423_soc|unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                                                ;              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 16           ; 4096         ; 1            ; 4096  ; None                              ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_0_bht_ram.mif                 ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_gef1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                              ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4hf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920  ; cpu_0_dc_tag_ram.mif              ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                              ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                              ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; cpu_0_ic_tag_ram.mif              ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_0_ociram_default_contents.mif ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_a.mif                ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_b.mif                ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram|altsyncram_9pf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_1_bht_ram.mif                 ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data|altsyncram:the_altsyncram|altsyncram_gef1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                              ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram|altsyncram_5hf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920  ; cpu_1_dc_tag_ram.mif              ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                              ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                              ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 20           ; 128          ; 20           ; 2560  ; cpu_1_ic_tag_ram.mif              ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_d572:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_1_ociram_default_contents.mif ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_a7f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_1_rf_ram_a.mif                ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_1_rf_ram_b.mif                ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
; unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                              ;
; unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|altsyncram_1d81:FIFOram|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328  ; None                              ;
; unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 32          ;
; Signed Embedded Multipliers           ; 12          ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                         ; IP Include File                                                                                                                ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL                        ; 10.1    ; N/A          ; N/A          ; |ECE423_soc|pll:inst2                                                                                                                                                                                                                                                                                   ; C:/Users/c73chan/ECE423/Lab1/pll.vhd                                                                                           ;
; Altera ; RAM: 2-PORT                   ; 8.0     ; N/A          ; N/A          ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory ; C:/software/altera/10.1/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                                                ; C:/Users/c73chan/ECE423/Lab1/cpu_0.vhd                                                                                         ;
; Altera ; N/A                           ; N/A     ; N/A          ; N/A          ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst                                                                                                                                                                                                                        ; C:/Users/c73chan/ECE423/Lab1/cpu_0_2d_interface25_inst.vhd                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1                                                                                                                                                                                                                                                                ; C:/Users/c73chan/ECE423/Lab1/cpu_1.vhd                                                                                         ;
; Altera ; N/A                           ; N/A     ; N/A          ; N/A          ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst                                                                                                                                                                                                                        ; C:/Users/c73chan/ECE423/Lab1/cpu_1_2d_interface25_inst.vhd                                                                     ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|present_state            ;
+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------+
; Name                                   ; present_state.STATE_0_GET_CURRENT_LINE ; present_state.STATE_2_OUTPUT_LAST_LINE ; present_state.STATE_1_LOOP_FIFO ;
+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------+
; present_state.STATE_0_GET_CURRENT_LINE ; 0                                      ; 0                                      ; 0                               ;
; present_state.STATE_1_LOOP_FIFO        ; 1                                      ; 0                                      ; 1                               ;
; present_state.STATE_2_OUTPUT_LAST_LINE ; 1                                      ; 1                                      ; 0                               ;
+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state                                                                                               ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+
; Name                                          ; present_state.STATE_3_MAX_PENDING_READS_STALL ; present_state.STATE_2_READ_BUFFER ; present_state.STATE_1_WAIT_FOR_LAST_PIXEL ; present_state.STATE_0_IDLE ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+
; present_state.STATE_0_IDLE                    ; 0                                             ; 0                                 ; 0                                         ; 0                          ;
; present_state.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                             ; 0                                 ; 1                                         ; 1                          ;
; present_state.STATE_2_READ_BUFFER             ; 0                                             ; 1                                 ; 0                                         ; 1                          ;
; present_state.STATE_3_MAX_PENDING_READS_STALL ; 1                                             ; 0                                 ; 0                                         ; 1                          ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|present_state                       ;
+----------------------------------------+--------------------------------------+----------------------------------------+-----------------------------------+
; Name                                   ; present_state.STATE_0_WAIT_FOR_START ; present_state.STATE_2_ADD_MISSING_PART ; present_state.STATE_1_RUN_CLIPPER ;
+----------------------------------------+--------------------------------------+----------------------------------------+-----------------------------------+
; present_state.STATE_0_WAIT_FOR_START   ; 0                                    ; 0                                      ; 0                                 ;
; present_state.STATE_1_RUN_CLIPPER      ; 1                                    ; 0                                      ; 1                                 ;
; present_state.STATE_2_ADD_MISSING_PART ; 1                                    ; 1                                      ; 0                                 ;
+----------------------------------------+--------------------------------------+----------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------------------------------------------+
; Name                              ; current_cmd_state.s_UPDATE_AUX_SR ; current_cmd_state.s_WAIT_RESPONSE ; current_cmd_state.s_WAIT_COMMAND ; current_cmd_state.s_RESET_CMD                                     ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------------------------------------------+
; current_cmd_state.s_RESET_CMD     ; 0                                 ; 0                                 ; 0                                ; 0                                                                 ;
; current_cmd_state.s_WAIT_COMMAND  ; 0                                 ; 0                                 ; 1                                ; 1                                                                 ;
; current_cmd_state.s_WAIT_RESPONSE ; 0                                 ; 1                                 ; 0                                ; 1                                                                 ;
; current_cmd_state.s_UPDATE_AUX_SR ; 1                                 ; 0                                 ; 0                                ; 1                                                                 ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; Name                                      ; current_state.s_WAIT_RELEASE ; current_state.s_WRITE_SECOND_WORD ; current_state.s_WRITE_SECOND_BYTE ; current_state.s_WR_READ_SECOND_WORD_DELAY ; current_state.s_WR_READ_SECOND_WORD ; current_state.s_WRITE_FIRST_WORD ; current_state.s_WRITE_FIRST_BYTE ; current_state.s_WR_READ_FIRST_WORD_DELAY ; current_state.s_WR_READ_FIRST_WORD ; current_state.s_RECEIVE_SECOND_WORD ; current_state.s_RECEIVE_FIRST_WORD ; current_state.s_READ_SECOND_WORD ; current_state.s_READ_FIRST_WORD ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                     ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST              ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 1                            ; 1                     ;
; current_state.s_READ_FIRST_WORD           ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 1                               ; 0                            ; 1                     ;
; current_state.s_READ_SECOND_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 1                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 1                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 1                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 1                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD_DELAY  ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 1                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_BYTE          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 1                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 1                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 1                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD_DELAY ; 0                            ; 0                                 ; 0                                 ; 1                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_BYTE         ; 0                            ; 0                                 ; 1                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_WORD         ; 0                            ; 1                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WAIT_RELEASE              ; 1                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state                                                                                                                                                                       ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; Name                                   ; current_state.s_WAIT_DEASSERT ; current_state.s_RECEIVING_STOP_BIT ; current_state.s_RECEIVING_DATA ; current_state.s_RECEIVING_LEADING_BITS ; current_state.s_WAIT_DATA_START ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_SEND_STOP ; current_state.s_SEND_CRC ; current_state.s_SEND_DATA ; current_state.s_SEND_START_BIT ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                  ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST           ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 1                            ; 1                     ;
; current_state.s_SEND_START_BIT         ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 1                              ; 0                            ; 1                     ;
; current_state.s_SEND_DATA              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 1                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_CRC               ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 1                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_STOP              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 1                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 1                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY_END          ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 1                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DATA_START        ; 0                             ; 0                                  ; 0                              ; 0                                      ; 1                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_LEADING_BITS ; 0                             ; 0                                  ; 0                              ; 1                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_DATA         ; 0                             ; 0                                  ; 1                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_STOP_BIT     ; 0                             ; 1                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DEASSERT          ; 1                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; Name                                                ; current_state.s_PERIODIC_STATUS_CHECK ; current_state.s_WAIT_DEASSERT ; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE ; current_state.s_WAIT_RESPONSE ; current_state.s_SEND_COMMAND ; current_state.s_GENERATE_COMMAND ; current_state.s_REACTIVATE_CLOCK ; current_state.s_AWAIT_USER_COMMAND ; current_state.s_TOGGLE_CLOCK_FREQUENCY ; current_state.s_GO_TO_NEXT_COMMAND ; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE ; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; current_state.s_GENERATE_PREDEFINED_COMMAND ; current_state.s_WAIT_74_CYCLES ; current_state.s_RESET ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; current_state.s_RESET                               ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 0                     ;
; current_state.s_WAIT_74_CYCLES                      ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 1                              ; 1                     ;
; current_state.s_GENERATE_PREDEFINED_COMMAND         ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 1                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 1                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 1                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GO_TO_NEXT_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 1                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_TOGGLE_CLOCK_FREQUENCY              ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 1                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_AWAIT_USER_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 1                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_REACTIVATE_CLOCK                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 1                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GENERATE_COMMAND                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 1                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_SEND_COMMAND                        ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 1                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_RESPONSE                       ; 0                                     ; 0                             ; 0                                                  ; 1                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; 0                                     ; 0                             ; 1                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_DEASSERT                       ; 0                                     ; 1                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_PERIODIC_STATUS_CHECK               ; 1                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+------------------------------------------------------------------------------------------------+
; Name                                  ; current_state.s_WAIT_BEGIN_DEASSERT ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_WAIT_PROCESSING_DELAY ; current_state.s_WAIT_END ; current_state.s_WAIT_BEGIN                                                                     ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+------------------------------------------------------------------------------------------------+
; current_state.s_WAIT_BEGIN            ; 0                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 0                                                                                              ;
; current_state.s_WAIT_END              ; 0                                   ; 0                             ; 0                         ; 0                                     ; 1                        ; 1                                                                                              ;
; current_state.s_WAIT_PROCESSING_DELAY ; 0                                   ; 0                             ; 0                         ; 1                                     ; 0                        ; 1                                                                                              ;
; current_state.s_WAIT_BUSY             ; 0                                   ; 0                             ; 1                         ; 0                                     ; 0                        ; 1                                                                                              ;
; current_state.s_WAIT_BUSY_END         ; 0                                   ; 1                             ; 0                         ; 0                                     ; 0                        ; 1                                                                                              ;
; current_state.s_WAIT_BEGIN_DEASSERT   ; 1                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 1                                                                                              ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch|data_out                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; unnamed:inst|unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch|data_out                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch|data_in_d1                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[0..35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|VGA_SYNC                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|d1_reasons_to_wait                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|sdram_0:the_sdram_0|i_addr[4..5]                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[3..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[3..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|internal_trc_im_addr[0..6]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|internal_trc_wrap                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_dbrk:the_cpu_1_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_dbrk:the_cpu_1_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_dbrk:the_cpu_1_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_xbrk:the_cpu_1_nios2_oci_xbrk|xbrk_break                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_xbrk:the_cpu_1_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_xbrk:the_cpu_1_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_xbrk:the_cpu_1_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_xbrk:the_cpu_1_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[2..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[2..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[0..6]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_wrap                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|endofpacket                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_endofpacket                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_endofpacket                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_endofpacket                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|stream_out_endofpacket                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_bwp|dffe19a[7]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp|dffe19a[7]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_latency_counter                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1_instruction_master_arbitrator:the_cpu_1_instruction_master|internal_cpu_1_instruction_master_latency_counter                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1_data_master_arbitrator:the_cpu_1_data_master|internal_cpu_1_data_master_latency_counter                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_latency_counter                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                   ; Merged with unnamed:inst|cpu_0:the_cpu_0|clr_break_line                                                                                                                                                                                                                          ;
; unnamed:inst|cpu_0:the_cpu_0|clr_break_line                                                                                                                                                                                                                                     ; Merged with unnamed:inst|cpu_1:the_cpu_1|clr_break_line                                                                                                                                                                                                                          ;
; unnamed:inst|cpu_1:the_cpu_1|clr_break_line                                                                                                                                                                                                                                     ; Merged with unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rst1                                                                                                                                                                        ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]                                                                                                                                     ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                                                                                                          ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                                                                                                                     ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                                                                          ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                                                                                     ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                                                                          ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                                                                                     ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                                                                          ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                                                                                     ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                                                                          ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                                                                                     ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                                                                          ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                                                                                     ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                                                                          ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                                                                                     ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                                                         ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                                                                    ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[9]                                                                                                                                     ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[10]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[10]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[11]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[11]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[12]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[12]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[13]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[13]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[14]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[14]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[15]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[15]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[17]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[17]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[18]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[18]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[19]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[19]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[20]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[20]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[21]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[21]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[22]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[22]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[23]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[23]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[24]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[24]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[25]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[25]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[26]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[26]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[27]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[27]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[28]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[28]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[29]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[29]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[30]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[30]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[31]                                                                                                                         ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[31]                                                                                                                                    ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[3]                                                                                                                          ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[3]                                                                                                                                     ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[4]                                                                                                                          ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[4]                                                                                                                                     ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[5]                                                                                                                          ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[5]                                                                                                                                     ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[6]                                                                                                                          ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[6]                                                                                                                                     ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[7]                                                                                                                          ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[7]                                                                                                                                     ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[8]                                                                                                                          ;
; unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[8]                                                                                                                                                                                                 ; Merged with unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[0]                                                                                                                                                                                      ;
; unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[18]                                                                                                                                                                                                ; Merged with unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[10]                                                                                                                                                                                     ;
; unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[29]                                                                                                                                                                                                ; Merged with unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[21]                                                                                                                                                                                     ;
; unnamed:inst|timer_1_s1_arbitrator:the_timer_1_s1|d1_timer_1_s1_end_xfer                                                                                                                                                                                                        ; Merged with unnamed:inst|timer_1_s1_arbitrator:the_timer_1_s1|d1_reasons_to_wait                                                                                                                                                                                                 ;
; unnamed:inst|timer_0_s1_arbitrator:the_timer_0_s1|d1_timer_0_s1_end_xfer                                                                                                                                                                                                        ; Merged with unnamed:inst|timer_0_s1_arbitrator:the_timer_0_s1|d1_reasons_to_wait                                                                                                                                                                                                 ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                                                                                             ; Merged with unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                                                                               ;
; unnamed:inst|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                                                                                                                             ; Merged with unnamed:inst|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                                                                                          ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|d1_mailbox_1_s1_end_xfer                                                                                                                                                                                                  ; Merged with unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|d1_reasons_to_wait                                                                                                                                                                                             ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|d1_mailbox_0_s1_end_xfer                                                                                                                                                                                                  ; Merged with unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|d1_reasons_to_wait                                                                                                                                                                                             ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                                                                                                  ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_break:the_cpu_1_nios2_oci_break|trigger_state                                                                                                                                       ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|d1_cpu_1_jtag_debug_module_end_xfer                                                                                                                                                                 ; Merged with unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|d1_reasons_to_wait                                                                                                                                                                       ;
; unnamed:inst|cpu_0:the_cpu_0|A_div_den_is_normalized_sticky                                                                                                                                                                                                                     ; Merged with unnamed:inst|cpu_0:the_cpu_0|A_div_accumulate_quotient_bits                                                                                                                                                                                                          ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                                                                                                 ; Merged with unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                                                                                       ;
; unnamed:inst|button_pio_s1_arbitrator:the_button_pio_s1|d1_button_pio_s1_end_xfer                                                                                                                                                                                               ; Merged with unnamed:inst|button_pio_s1_arbitrator:the_button_pio_s1|d1_reasons_to_wait                                                                                                                                                                                           ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rst2                                                                                                                                                                                   ; Merged with unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                        ;
; unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[9]                                                                                                                                                                                                 ; Merged with unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[1]                                                                                                                                                                                      ;
; unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[28]                                                                                                                                                                                                ; Merged with unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[20]                                                                                                                                                                                     ;
; unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[19]                                                                                                                                                                                                ; Merged with unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_data[11]                                                                                                                                                                                     ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|full_1                                                 ; Merged with unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_1                                                    ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave|full_1                                                               ; Merged with unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_1                                                    ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave|full_1 ; Merged with unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_1                                                    ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|full_0                                                 ; Merged with unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_0                                                    ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave|full_0                                                               ; Merged with unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_0                                                    ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave|full_0 ; Merged with unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_0                                                    ;
; unnamed:inst|sdram_0:the_sdram_0|i_next[2]                                                                                                                                                                                                                                      ; Merged with unnamed:inst|sdram_0:the_sdram_0|i_next[0]                                                                                                                                                                                                                           ;
; unnamed:inst|sdram_0:the_sdram_0|m_next[2,5..6,8]                                                                                                                                                                                                                               ; Merged with unnamed:inst|sdram_0:the_sdram_0|m_next[1]                                                                                                                                                                                                                           ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|full_6                                                                                                                       ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|full_6                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|full_5                                                                                                                       ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|full_5                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|full_4                                                                                                                       ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|full_4                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|full_3                                                                                                                       ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|full_3                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|full_2                                                                                                                       ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|full_2                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|full_1                                                                                                                       ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|full_1                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|full_0                                                                                                                       ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                                                                            ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|full_0                                                                                                         ; Merged with unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                                                                            ;
; unnamed:inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|internal_video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_break:the_cpu_1_nios2_oci_break|trigger_state                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1_instruction_master_arbitrator:the_cpu_1_instruction_master|cpu_1_instruction_master_dbs_rdv_counter[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1_instruction_master_arbitrator:the_cpu_1_instruction_master|internal_cpu_1_instruction_master_dbs_address[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1_data_master_arbitrator:the_cpu_1_data_master|cpu_1_data_master_dbs_rdv_counter[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1_data_master_arbitrator:the_cpu_1_data_master|internal_cpu_1_data_master_dbs_address[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_dbrk:the_cpu_1_nios2_oci_dbrk|internal_dbrk_break                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_break:the_cpu_1_nios2_oci_break|trigbrktype                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|DRsize[2]                                                                      ; Merged with unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|DRsize[1]                                                           ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[2]                                                                      ; Merged with unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[1]                                                           ;
; unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_read_but_no_slave_selected                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arb_share_counter[1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_arb_share_counter[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_arb_share_counter[1]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_arb_share_counter[1]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_arb_share_counter[1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_arb_share_counter[0]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_arb_share_counter[0]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_slavearbiterlockenable                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_slavearbiterlockenable                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_slavearbiterlockenable                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_slavearbiterlockenable                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_slavearbiterlockenable                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|last_cycle_cpu_1_data_master_granted_slave_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave                               ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|last_cycle_cpu_0_data_master_granted_slave_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave                               ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|last_cycle_cpu_1_instruction_master_granted_slave_cpu_1_jtag_debug_module                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|last_cycle_cpu_1_data_master_granted_slave_cpu_1_jtag_debug_module                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|last_cycle_cpu_0_data_master_granted_slave_mailbox_0_s1                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|last_cycle_cpu_1_data_master_granted_slave_mailbox_0_s1                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|last_cycle_cpu_0_data_master_granted_slave_mailbox_1_s1                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|last_cycle_cpu_1_data_master_granted_slave_mailbox_1_s1                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|last_cycle_cpu_0_data_master_granted_slave_sysid_control_slave                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|last_cycle_cpu_1_data_master_granted_slave_sysid_control_slave                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arb_share_counter[0]                                                     ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_reg_firsttransfer                                                        ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|d1_reasons_to_wait                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_saved_chosen_master_vector[1]                                            ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_arb_share_counter[0]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_reg_firsttransfer                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_saved_chosen_master_vector[1]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_arb_share_counter[0]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_reg_firsttransfer                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_saved_chosen_master_vector[1]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_reg_firsttransfer                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_saved_chosen_master_vector[1]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_reg_firsttransfer                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_saved_chosen_master_vector[1]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state~2                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state~3                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_RESET_CMD                                                                                ; Merged with unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RESET                                                                                        ; Merged with unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|rst1                                                                                                                                                                                   ; Merged with unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter[0]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[1]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                           ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[0]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_saved_chosen_master_vector[0]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 466                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_arb_share_counter[1]                                                                                                                                                           ; Stuck at GND              ; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_slavearbiterlockenable,                                                                                                                                           ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|last_cycle_cpu_0_data_master_granted_slave_mailbox_1_s1,                                                                                                                       ;
;                                                                                                                                                                                                                                                   ;                           ; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|last_cycle_cpu_1_data_master_granted_slave_mailbox_1_s1,                                                                                                                       ;
;                                                                                                                                                                                                                                                   ;                           ; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_reg_firsttransfer,                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ;                           ; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_saved_chosen_master_vector[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                   ;                           ; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_saved_chosen_master_vector[0]                                                                                                                                     ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_arb_share_counter[1]                                                                                                                                      ; Stuck at GND              ; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_slavearbiterlockenable,                                                                                                                      ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|last_cycle_cpu_0_data_master_granted_slave_sysid_control_slave,                                                                                                  ;
;                                                                                                                                                                                                                                                   ;                           ; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|last_cycle_cpu_1_data_master_granted_slave_sysid_control_slave,                                                                                                  ;
;                                                                                                                                                                                                                                                   ;                           ; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_reg_firsttransfer,                                                                                                                           ;
;                                                                                                                                                                                                                                                   ;                           ; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_saved_chosen_master_vector[1]                                                                                                                ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                        ; Stuck at GND              ; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module,                                                                                      ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module,                                                                               ;
;                                                                                                                                                                                                                                                   ;                           ; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                                                                                                    ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_slavearbiterlockenable                                                                                                                                                         ; Stuck at GND              ; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|last_cycle_cpu_0_data_master_granted_slave_mailbox_0_s1,                                                                                                                       ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|last_cycle_cpu_1_data_master_granted_slave_mailbox_0_s1,                                                                                                                       ;
;                                                                                                                                                                                                                                                   ;                           ; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_saved_chosen_master_vector[1]                                                                                                                                     ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arb_share_counter[1]                       ; Stuck at GND              ; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_reg_firsttransfer,            ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|d1_reasons_to_wait                                                                     ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[27]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[27]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[26]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[26]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[25]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[25]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[24]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[24]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[23]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[23]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[22]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[22]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[21]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[21]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[20]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[20]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[19]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[19]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[18]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[18]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[17]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[17]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[16]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[16]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[15]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[15]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[14]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[14]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[13]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[13]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[12]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[12]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[11]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[11]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[10]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[10]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[9]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[9]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[8]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[8]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[7]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[7]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[6]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[6]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[5]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[5]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[4]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[4]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[3]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[3]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_ctrl_br_always_pred_taken                                                                                                                                                                                          ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_ctrl_br_always_pred_taken                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_dbrk:the_cpu_1_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_dbrk:the_cpu_1_nios2_oci_dbrk|internal_dbrk_break                                                                                                   ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[31]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[31]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[30]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[30]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[29]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[29]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[28]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[28]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[27]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[27]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[26]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[26]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[25]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[25]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[24]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[24]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[23]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[23]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[22]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[22]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[21]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[21]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[20]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[20]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[19]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[19]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[18]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[18]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[17]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[17]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[16]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[16]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[15]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[15]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[14]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[14]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[13]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[13]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[12]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[12]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[11]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[11]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[10]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[10]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[9]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[9]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[8]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[8]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[7]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[7]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[6]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[6]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[5]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[5]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[4]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[4]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[3]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[3]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_control_reg_rddata[2]                                                                                                                                                                                              ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_control_reg_rddata[2]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                          ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND              ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                                                                                                   ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|d1_reasons_to_wait                                                                                                                                                  ; Stuck at GND              ; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter[1]                                                                                                          ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                                                          ; Stuck at GND              ; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_arb_share_counter[1]                                                                                                                          ; Stuck at GND              ; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_reg_firsttransfer                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_arb_share_counter[1]                                                                                                                                                           ; Stuck at GND              ; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_reg_firsttransfer                                                                                                                                                 ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[31]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[31]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[30]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[30]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[29]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[29]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_slavearbiterlockenable                                                                                                                        ; Stuck at GND              ; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_saved_chosen_master_vector[1]                                                                                                    ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[28]                                                                                                                                                                                             ; Stuck at GND              ; unnamed:inst|cpu_1:the_cpu_1|M_control_reg_rddata[28]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|last_cycle_cpu_0_data_master_granted_slave_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave ; Lost Fanouts              ; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_saved_chosen_master_vector[1] ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[1]                                                                                                                                                                 ; Stuck at GND              ; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[0]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8398  ;
; Number of registers using Synchronous Clear  ; 327   ;
; Number of registers using Synchronous Load   ; 756   ;
; Number of registers using Asynchronous Clear ; 5027  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6779  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; unnamed:inst|timer_0:the_timer_0|internal_counter[0]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_0:the_timer_0|internal_counter[1]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_0:the_timer_0|internal_counter[2]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_0:the_timer_0|internal_counter[3]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_0:the_timer_0|internal_counter[6]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_0:the_timer_0|internal_counter[8]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_0:the_timer_0|internal_counter[9]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_0:the_timer_0|internal_counter[14]                                                                                                                                                                                                                                         ; 3       ;
; unnamed:inst|timer_0:the_timer_0|internal_counter[15]                                                                                                                                                                                                                                         ; 3       ;
; unnamed:inst|timer_1:the_timer_1|internal_counter[0]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_1:the_timer_1|internal_counter[1]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_1:the_timer_1|internal_counter[2]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_1:the_timer_1|internal_counter[3]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_1:the_timer_1|internal_counter[6]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_1:the_timer_1|internal_counter[8]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_1:the_timer_1|internal_counter[9]                                                                                                                                                                                                                                          ; 3       ;
; unnamed:inst|timer_1:the_timer_1|internal_counter[14]                                                                                                                                                                                                                                         ; 3       ;
; unnamed:inst|timer_1:the_timer_1|internal_counter[15]                                                                                                                                                                                                                                         ; 3       ;
; unnamed:inst|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                                                                                                                                     ; 2       ;
; unnamed:inst|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                                                                                                                                     ; 1       ;
; unnamed:inst|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                                                                                                                                     ; 2       ;
; unnamed:inst|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                                                                                                                                     ; 2       ;
; unnamed:inst|sdram_0:the_sdram_0|m_state[0]                                                                                                                                                                                                                                                   ; 62      ;
; unnamed:inst|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                                                                                                                                     ; 1       ;
; unnamed:inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                                                                                                                     ; 1       ;
; unnamed:inst|sdram_0:the_sdram_0|m_next[0]                                                                                                                                                                                                                                                    ; 5       ;
; unnamed:inst|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                                                                                                                                     ; 1       ;
; unnamed:inst|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                                                                                                                     ; 1       ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n                                                                                                                       ; 22      ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n                                                                                                         ; 3       ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|fifo_contains_ones_n                                                                                                                       ; 15      ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_addend[0]                                                                                                                                                                          ; 2       ;
; unnamed:inst|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                                                                                                                   ; 7       ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                                                                                ; 4       ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; 11      ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|t_dav                                                                                                                                                                                                                                                ; 4       ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; 11      ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|fifo_contains_ones_n                                                               ; 6       ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|fifo_contains_ones_n                                                 ; 6       ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave|fifo_contains_ones_n                                                               ; 14      ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                                                                                    ; 1       ;
; unnamed:inst|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                                                                                                                          ; 2       ;
; unnamed:inst|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                                                                                                                           ; 2       ;
; unnamed:inst|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                                                                                                                           ; 2       ;
; unnamed:inst|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                                                                                                                           ; 2       ;
; unnamed:inst|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                                                                                                                           ; 2       ;
; unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_arb_addend[0]                                                                                                                                                                                                              ; 5       ;
; unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_arb_addend[0]                                                                                                                                                                                                              ; 5       ;
; unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_arb_addend[0]                                                                                                                                                                                         ; 5       ;
; unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_arb_addend[0]                                                                                                                                                                             ; 5       ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|fifo_contains_ones_n                                                                                                         ; 19      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arb_addend[0]                                                                          ; 6       ;
; unnamed:inst|jtag_uart_1:the_jtag_uart_1|internal_av_waitrequest                                                                                                                                                                                                                              ; 5       ;
; unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                             ; 5       ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                                                                                                                                                                                                              ; 6       ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_reg_firsttransfer                                                                                                                                                                      ; 1       ;
; unnamed:inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                                                                                                                                     ; 50      ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|bit_to_send          ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                   ; 2       ;
; unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                ; 1       ;
; unnamed:inst|cpu_1:the_cpu_1|M_pipe_flush                                                                                                                                                                                                                                                     ; 51      ;
; unnamed:inst|cpu_1:the_cpu_1|hbreak_enabled                                                                                                                                                                                                                                                   ; 11      ;
; unnamed:inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                                   ; 40      ;
; unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave|fifo_contains_ones_n ; 3       ;
; unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                        ; 2       ;
; unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                        ; 2       ;
; unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                 ; 6       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                 ; 4       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                 ; 5       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                 ; 5       ;
; unnamed:inst|cpu_0:the_cpu_0|ic_tag_clr_valid_bits                                                                                                                                                                                                                                            ; 1       ;
; unnamed:inst|cpu_0:the_cpu_0|ic_tag_wraddress[4]                                                                                                                                                                                                                                              ; 1       ;
; unnamed:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[7]                                                                                                                                                                                                                                            ; 2       ;
; unnamed:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[21]                                                                                                                                                                                                                                           ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits              ; 3       ;
; unnamed:inst|cpu_1:the_cpu_1|M_pipe_flush_waddr[21]                                                                                                                                                                                                                                           ; 1       ;
; unnamed:inst|cpu_1:the_cpu_1|ic_tag_clr_valid_bits                                                                                                                                                                                                                                            ; 1       ;
; unnamed:inst|cpu_1:the_cpu_1|ic_tag_wraddress[4]                                                                                                                                                                                                                                              ; 1       ;
; unnamed:inst|cpu_1:the_cpu_1|M_pipe_flush_waddr[7]                                                                                                                                                                                                                                            ; 2       ;
; unnamed:inst|cpu_1:the_cpu_1|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                           ; 1       ;
; unnamed:inst|cpu_1:the_cpu_1|A_wr_dst_reg_from_M                                                                                                                                                                                                                                              ; 66      ;
; unnamed:inst|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                                                                                                                                              ; 66      ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]                                                                                                                                                   ; 2       ;
; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]                                                                                                                                                   ; 2       ;
; unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                                                                                                                                    ; 1       ;
; unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                                                                                                                                    ; 1       ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[0]                                                                                                                                                   ; 2       ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[1]                                                                                                                                                   ; 2       ;
; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg|internal_oci_ienable1[2]                                                                                                                                                   ; 2       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[31]                                                            ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                            ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                            ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[7]                                                             ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[30]                                                            ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[29]                                                            ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[28]                                                            ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[27]                                                            ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[26]                                                            ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[25]                                                            ; 1       ;
; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[24]                                                            ; 1       ;
; Total number of inverted registers = 144*                                                                                                                                                                                                                                                     ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                                                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                                                                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                                                                                                                                    ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_valid                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[9]                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|internal_d_byteenable[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|d_address_line_field[4]                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|internal_d_byteenable[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|d_address_tag_field[11]                                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|width[1]                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|width[3]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[39]                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[13] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|M_mem_byte_en[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|M_mem_byte_en[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[11]                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|D_iw[31]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_slow_inst_result[17]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_slow_inst_result[10]                                                                                                                                                                                                                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_inst_result[12]                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_inst_result[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|D_iw[24]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_inst_result[21]                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_inst_result[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[12]                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[22]                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[3]                                                                                                                                                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[14]                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[3]                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[4]                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pixel_address[15]                                                                                                                                                                                                                         ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|stream_out_data[0]                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|sram_0:the_sram_0|SRAM_ADDR[8]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|internal_d_writedata[24]                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|internal_d_writedata[19]                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[1]                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|height[4]                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[2]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|response_type_reg[2]                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[1]                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|i_refs[1]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|buffer_start_address[14]                                                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|ic_tag_wraddress[5]                                                                                                                                                                                                                                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[30]                                                                                                                                                                              ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|internal_MonDReg[21]                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_slow_inst_result[23]                                                                                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|E_src2[24]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_slow_inst_result[11]                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|ic_tag_wraddress[0]                                                                                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|E_src2[17]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_slow_inst_result[6]                                                                                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|E_control_reg_rddata[2]                                                                                                                                                                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[5]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[23]                                                                                                                                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|internal_MonDReg[23]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|M_st_data[24]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|M_st_data[27]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[36]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[34]                                                                                             ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[2]                                                                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[27]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|internal_sr[37]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|internal_sr[33]                                                                                             ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|internal_sr[1]                                                                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|internal_sr[23]                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|d_address_offset_field[2]                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|d_address_offset_field[0]                                                                                                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|back_buf_start_address[0]                                                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|back_buf_start_address[11]                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|back_buf_start_address[23]                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|back_buf_start_address[30]                                                                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|E_src1[31]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_slow_inst_result[5]                                                                                                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|E_src1[17]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[9]                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|MonAReg[5]                                                                                                                                                                                        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|i_count[0]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[6]                                               ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|i_state[0]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|M_mem_byte_en[3]                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|M_mem_byte_en[3]                                                                                                                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_break:the_cpu_1_nios2_oci_break|break_readreg[10]                                                                                                                                                                           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|F_pc[15]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 21 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[17]                                                                                                                                                                                                                                                          ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|F_pc[19]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|M_pipe_flush_waddr[12]                                                                                                                                                                                                                                                          ;
; 18:1               ; 6 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[34]                    ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|slave_readdata[20]                                                                                                                                                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[14]                    ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|m_bank[0]                                                                                                                                                                                                                                                                   ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|m_addr[10]                                                                                                                                                                                                                                                                  ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                                                                                                                                   ;
; 261:1              ; 6 bits    ; 1044 LEs      ; 18 LEs               ; 1026 LEs               ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|m_addr[6]                                                                                                                                                                                                                                                                   ;
; 78:1               ; 11 bits   ; 572 LEs       ; 33 LEs               ; 539 LEs                ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[18]                    ;
; 73:1               ; 4 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[26]                    ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                                                                                                                  ;
; 519:1              ; 8 bits    ; 2768 LEs      ; 0 LEs                ; 2768 LEs               ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|active_addr[1]                                                                                                                                                                                                                                                              ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|m_state[2]                                                                                                                                                                                                                                                                  ;
; 266:1              ; 33 bits   ; 5841 LEs      ; 0 LEs                ; 5841 LEs               ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                                                                                                                              ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|m_state[4]                                                                                                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[12]                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[7]                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|M_pipe_flush_waddr[7]                                                                                                                                                                                                                                                           ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|m_data[9]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_byteenable[0]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arb_share_counter_next_value[1]                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|E_logic_result[25]                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_arb_share_counter_next_value[1]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ECE423_soc|unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_arb_share_counter_next_value[1]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ECE423_soc|unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_arb_share_counter_next_value[0]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_arb_share_counter_next_value[0]                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|E_logic_result[6]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|result[17]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|result[20]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|result[8]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|result[8]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|result[7]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|result[2]                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|F_iw_custom_readra                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[2]                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|result[29]                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|F_iw[0]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|result[4]                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|dc_data_rd_port_addr[1]                                                                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[7]                                                                                                                                                                                                                                                         ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|mailbox_0:the_mailbox_0|data_to_cpu[24]                                                                                                                                                                                                                                                         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|mailbox_1:the_mailbox_1|data_to_cpu[28]                                                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|dc_data_wr_port_addr[8]                                                                                                                                                                                                                                                         ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|dc_data_wr_port_addr[0]                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sdram_0:the_sdram_0|module_input1[16]                                                                                                                                                                                                                                                           ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[21]                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|A_WE_StdLogicVector                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|A_WE_StdLogicVector                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1|A_WE_StdLogicVector                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|A_WE_StdLogicVector                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave|A_WE_StdLogicVector                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave|A_WE_StdLogicVector                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|A_WE_StdLogicVector                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ECE423_soc|unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1|A_WE_StdLogicVector                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|D_dst_regnum[0]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|o0[1]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|o4[4]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|o2[5]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|o6[0]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|o1[1]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|o5[7]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|o3[2]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|o7[2]                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|D_dst_regnum[4]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|o1[7]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|o5[4]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|o3[7]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|o7[6]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|o0[7]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|o4[7]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|o2[3]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|o6[0]                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[1]                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|dc_data_wr_port_byte_en[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|dc_data_wr_port_byte_en[3]                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|readdata[1]                                                                                                                                                                                                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|E_alu_result[8]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|E_alu_result[10]                                                                                                                                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[23]                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|D_src2_reg[9]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|D_src2_reg[30]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_wr_data_unfiltered[22]                                                                                                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                        ;
; 9:1                ; 128 bits  ; 768 LEs       ; 768 LEs              ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|temp_workspace_input_vec[0][12]                                                                                                                                                          ;
; 9:1                ; 128 bits  ; 768 LEs       ; 768 LEs              ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|temp_workspace_input_vec[0][2]                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in[13]                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in[4]                                                                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|E_alu_result[25]                                                                                                                                                                                                                                                                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|E_alu_result[15]                                                                                                                                                                                                                                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|E_alu_result[27]                                                                                                                                                                                                                                                                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|E_alu_result[16]                                                                                                                                                                                                                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector                                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[5]                                                                                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |ECE423_soc|unnamed:inst|cpu_1:the_cpu_1|A_WE_StdLogicVector                                                                                                                                                                                                                                                             ;
; 21:1               ; 16 bits   ; 224 LEs       ; 144 LEs              ; 80 LEs                 ; No         ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|o_avalon_readdata[29]                                                                                                                     ;
; 21:1               ; 10 bits   ; 140 LEs       ; 100 LEs              ; 40 LEs                 ; No         ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|o_avalon_readdata[15]                                                                                                                     ;
; 21:1               ; 6 bits    ; 84 LEs        ; 60 LEs               ; 24 LEs                 ; No         ; |ECE423_soc|unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|o_avalon_readdata[1]                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4hf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_gef1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram|altsyncram_9pf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_a7f1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram|altsyncram_5hf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data|altsyncram:the_altsyncram|altsyncram_gef1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_d572:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for unnamed:inst|sdram_0:the_sdram_0 ;
+----------------------+-------+------+-------------------+
; Assignment           ; Value ; From ; To                ;
+----------------------+-------+------+-------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]        ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]        ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]        ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]        ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]        ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]        ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]        ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]        ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]        ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]          ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]          ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]          ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]          ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]          ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0   ;
+----------------------+-------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                 ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_f86:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_41c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_31c:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|altsyncram_1d81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                             ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for unnamed:inst|unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                             ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                                              ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDRESS_BUFFER   ; 00000000 ; Unsigned Binary                                                                                                                                                                   ;
; ADDRESS_CID      ; 10000000 ; Unsigned Binary                                                                                                                                                                   ;
; ADDRESS_CSD      ; 10000100 ; Unsigned Binary                                                                                                                                                                   ;
; ADDRESS_OCR      ; 10001000 ; Unsigned Binary                                                                                                                                                                   ;
; ADDRESS_SR       ; 10001001 ; Unsigned Binary                                                                                                                                                                   ;
; ADDRESS_RCA      ; 10001010 ; Unsigned Binary                                                                                                                                                                   ;
; ADDRESS_ARGUMENT ; 10001011 ; Unsigned Binary                                                                                                                                                                   ;
; ADDRESS_COMMAND  ; 10001100 ; Unsigned Binary                                                                                                                                                                   ;
; ADDRESS_ASR      ; 10001101 ; Unsigned Binary                                                                                                                                                                   ;
; ADDRESS_R1       ; 10001110 ; Unsigned Binary                                                                                                                                                                   ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator ;
+----------------------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value  ; Type                                                                                                                                                                                                                                                                      ;
+----------------------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; command_0_go_idle                ; 000000 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_2_all_send_cid           ; 000010 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_3_send_rca               ; 000011 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_4_set_dsr                ; 000100 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_6_switch_function        ; 000110 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_7_select_card            ; 000111 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_9_send_csd               ; 001001 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_10_send_cid              ; 001010 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_12_stop_transmission     ; 001100 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_13_send_status           ; 001101 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_15_go_inactive           ; 001111 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_16_set_block_length      ; 010000 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_17_read_block            ; 010001 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_18_read_multiple_blocks  ; 010010 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_24_write_block           ; 011000 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_25_write_multiple_blocks ; 011001 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_27_program_csd           ; 011011 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_28_set_write_protect     ; 011100 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_29_clear_write_protect   ; 011101 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_30_send_protected_groups ; 011110 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_32_erase_block_start     ; 100000 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_33_erase_block_end       ; 100001 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_38_erase_selected_groups ; 100110 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_42_lock_unlock           ; 101010 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_55_app_cmd               ; 110111 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; command_56_gen_cmd               ; 111000 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; acommand_6_set_bus_width         ; 000110 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; acommand_13_sd_status            ; 001101 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; acommand_22_send_num_wr_blocks   ; 010100 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; acommand_23_set_blk_erase_count  ; 010101 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; acommand_41_send_op_condition    ; 101001 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; acommand_42_set_clr_card_detect  ; 101010 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; acommand_51_send_scr             ; 110011 ; Unsigned Binary                                                                                                                                                                                                                                                           ;
; first_non_predefined_command     ; 1010   ; Unsigned Binary                                                                                                                                                                                                                                                           ;
+----------------------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver ;
+------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                                                                                                                                             ;
+------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout          ; 00111000 ; Unsigned Binary                                                                                                                                                                                                                                                                  ;
; busy_wait        ; 00110000 ; Unsigned Binary                                                                                                                                                                                                                                                                  ;
; processing_delay ; 00001000 ; Unsigned Binary                                                                                                                                                                                                                                                                  ;
+------------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; predefined_command_get_status ; 1001  ; Unsigned Binary                                                                                                                                                                                                                                            ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout        ; 1111111111111111 ; Unsigned Binary                                                                                                                                                                                                                                         ;
; busy_wait      ; 0000001111110000 ; Unsigned Binary                                                                                                                                                                                                                                         ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; initial_data.mif     ; Untyped                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_7n92      ; Untyped                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qed1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag ;
+----------------+----------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                               ;
+----------------+----------------------+--------------------------------------------------------------------+
; lpm_file       ; cpu_0_ic_tag_ram.mif ; String                                                             ;
+----------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 21                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 21                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; cpu_0_ic_tag_ram.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht ;
+----------------+-------------------+-----------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                            ;
+----------------+-------------------+-----------------------------------------------------------------+
; lpm_file       ; cpu_0_bht_ram.mif ; String                                                          ;
+----------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; cpu_0_bht_ram.mif    ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_8pf1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                   ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                 ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_87f1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                   ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                 ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_97f1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag ;
+----------------+----------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                               ;
+----------------+----------------------+--------------------------------------------------------------------+
; lpm_file       ; cpu_0_dc_tag_ram.mif ; String                                                             ;
+----------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 15                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 15                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; cpu_0_dc_tag_ram.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_4hf1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_gef1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_9vc1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                       ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                              ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                              ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                              ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                              ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                              ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                              ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                              ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                              ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                              ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                              ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                              ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                              ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                              ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                              ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                              ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                              ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                              ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                              ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                              ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                              ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                              ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                              ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                              ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                              ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                       ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                              ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                              ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                              ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                              ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                              ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                              ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                              ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                              ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                              ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                              ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                              ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                              ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                              ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                              ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                              ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                              ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                              ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                              ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                              ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                              ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                              ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                              ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                              ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                              ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                              ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                              ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                              ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                              ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                              ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                              ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                              ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                       ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                       ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                              ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                       ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                              ;
; CBXI_PARAMETER                        ; mult_add_4cr2     ; Untyped                                                                              ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                              ;
; WIDTH_C                               ; 22                ; Untyped                                                                              ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                              ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                              ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                              ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                              ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                              ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                              ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                              ;
; COEF0_0                               ; 0                 ; Untyped                                                                              ;
; COEF0_1                               ; 0                 ; Untyped                                                                              ;
; COEF0_2                               ; 0                 ; Untyped                                                                              ;
; COEF0_3                               ; 0                 ; Untyped                                                                              ;
; COEF0_4                               ; 0                 ; Untyped                                                                              ;
; COEF0_5                               ; 0                 ; Untyped                                                                              ;
; COEF0_6                               ; 0                 ; Untyped                                                                              ;
; COEF0_7                               ; 0                 ; Untyped                                                                              ;
; COEF1_0                               ; 0                 ; Untyped                                                                              ;
; COEF1_1                               ; 0                 ; Untyped                                                                              ;
; COEF1_2                               ; 0                 ; Untyped                                                                              ;
; COEF1_3                               ; 0                 ; Untyped                                                                              ;
; COEF1_4                               ; 0                 ; Untyped                                                                              ;
; COEF1_5                               ; 0                 ; Untyped                                                                              ;
; COEF1_6                               ; 0                 ; Untyped                                                                              ;
; COEF1_7                               ; 0                 ; Untyped                                                                              ;
; COEF2_0                               ; 0                 ; Untyped                                                                              ;
; COEF2_1                               ; 0                 ; Untyped                                                                              ;
; COEF2_2                               ; 0                 ; Untyped                                                                              ;
; COEF2_3                               ; 0                 ; Untyped                                                                              ;
; COEF2_4                               ; 0                 ; Untyped                                                                              ;
; COEF2_5                               ; 0                 ; Untyped                                                                              ;
; COEF2_6                               ; 0                 ; Untyped                                                                              ;
; COEF2_7                               ; 0                 ; Untyped                                                                              ;
; COEF3_0                               ; 0                 ; Untyped                                                                              ;
; COEF3_1                               ; 0                 ; Untyped                                                                              ;
; COEF3_2                               ; 0                 ; Untyped                                                                              ;
; COEF3_3                               ; 0                 ; Untyped                                                                              ;
; COEF3_4                               ; 0                 ; Untyped                                                                              ;
; COEF3_5                               ; 0                 ; Untyped                                                                              ;
; COEF3_6                               ; 0                 ; Untyped                                                                              ;
; COEF3_7                               ; 0                 ; Untyped                                                                              ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                              ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                       ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                              ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                              ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                              ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                              ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                              ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                              ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                              ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                              ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                              ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                              ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                              ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                              ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                              ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                              ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                              ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                              ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                              ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                              ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                              ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                              ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                              ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                              ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                              ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                              ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                       ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                              ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                              ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                              ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                              ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                              ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                              ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                              ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                              ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                              ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                              ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                              ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                              ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                              ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                              ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                              ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                              ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                              ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                              ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                              ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                              ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                              ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                              ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                              ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                              ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                              ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                              ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                              ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                              ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                              ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                              ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                              ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                       ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                       ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                              ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                       ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                              ;
; CBXI_PARAMETER                        ; mult_add_6cr2     ; Untyped                                                                              ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                              ;
; WIDTH_C                               ; 22                ; Untyped                                                                              ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                              ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                              ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                              ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                              ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                              ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                              ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                              ;
; COEF0_0                               ; 0                 ; Untyped                                                                              ;
; COEF0_1                               ; 0                 ; Untyped                                                                              ;
; COEF0_2                               ; 0                 ; Untyped                                                                              ;
; COEF0_3                               ; 0                 ; Untyped                                                                              ;
; COEF0_4                               ; 0                 ; Untyped                                                                              ;
; COEF0_5                               ; 0                 ; Untyped                                                                              ;
; COEF0_6                               ; 0                 ; Untyped                                                                              ;
; COEF0_7                               ; 0                 ; Untyped                                                                              ;
; COEF1_0                               ; 0                 ; Untyped                                                                              ;
; COEF1_1                               ; 0                 ; Untyped                                                                              ;
; COEF1_2                               ; 0                 ; Untyped                                                                              ;
; COEF1_3                               ; 0                 ; Untyped                                                                              ;
; COEF1_4                               ; 0                 ; Untyped                                                                              ;
; COEF1_5                               ; 0                 ; Untyped                                                                              ;
; COEF1_6                               ; 0                 ; Untyped                                                                              ;
; COEF1_7                               ; 0                 ; Untyped                                                                              ;
; COEF2_0                               ; 0                 ; Untyped                                                                              ;
; COEF2_1                               ; 0                 ; Untyped                                                                              ;
; COEF2_2                               ; 0                 ; Untyped                                                                              ;
; COEF2_3                               ; 0                 ; Untyped                                                                              ;
; COEF2_4                               ; 0                 ; Untyped                                                                              ;
; COEF2_5                               ; 0                 ; Untyped                                                                              ;
; COEF2_6                               ; 0                 ; Untyped                                                                              ;
; COEF2_7                               ; 0                 ; Untyped                                                                              ;
; COEF3_0                               ; 0                 ; Untyped                                                                              ;
; COEF3_1                               ; 0                 ; Untyped                                                                              ;
; COEF3_2                               ; 0                 ; Untyped                                                                              ;
; COEF3_3                               ; 0                 ; Untyped                                                                              ;
; COEF3_4                               ; 0                 ; Untyped                                                                              ;
; COEF3_5                               ; 0                 ; Untyped                                                                              ;
; COEF3_6                               ; 0                 ; Untyped                                                                              ;
; COEF3_7                               ; 0                 ; Untyped                                                                              ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                              ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                              ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                            ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                    ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_c572                   ; Untyped                                                                                                                                                                                 ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                    ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                    ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                    ;
; sld_instance_index      ; 1                      ; Signed Integer                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                            ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                            ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; const_bits     ; 13    ; Signed Integer                                                                                                                                         ;
; pass1_bits     ; 2     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qed1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag ;
+----------------+----------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                               ;
+----------------+----------------------+--------------------------------------------------------------------+
; lpm_file       ; cpu_1_ic_tag_ram.mif ; String                                                             ;
+----------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; cpu_1_ic_tag_ram.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_c5g1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht ;
+----------------+-------------------+-----------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                            ;
+----------------+-------------------+-----------------------------------------------------------------+
; lpm_file       ; cpu_1_bht_ram.mif ; String                                                          ;
+----------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; cpu_1_bht_ram.mif    ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_9pf1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                   ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
; lpm_file       ; cpu_1_rf_ram_a.mif ; String                                                                                 ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; cpu_1_rf_ram_a.mif   ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_a7f1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                   ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
; lpm_file       ; cpu_1_rf_ram_b.mif ; String                                                                                 ;
+----------------+--------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; cpu_1_rf_ram_b.mif   ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_b7f1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag ;
+----------------+----------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                               ;
+----------------+----------------------+--------------------------------------------------------------------+
; lpm_file       ; cpu_1_dc_tag_ram.mif ; String                                                             ;
+----------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 15                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 15                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; cpu_1_dc_tag_ram.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_5hf1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_gef1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_9vc1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                       ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                              ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                              ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                              ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                              ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                              ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                              ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                              ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                              ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                              ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                              ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                              ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                              ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                              ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                              ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                              ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                              ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                              ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                              ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                              ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                              ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                              ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                              ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                              ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                              ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                       ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                              ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                              ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                              ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                              ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                              ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                              ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                              ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                              ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                              ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                              ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                              ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                              ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                              ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                              ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                              ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                              ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                              ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                              ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                              ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                              ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                              ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                              ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                              ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                              ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                              ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                              ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                              ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                              ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                              ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                              ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                              ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                       ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                       ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                              ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                       ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                              ;
; CBXI_PARAMETER                        ; mult_add_4cr2     ; Untyped                                                                              ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                              ;
; WIDTH_C                               ; 22                ; Untyped                                                                              ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                              ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                              ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                              ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                              ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                              ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                              ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                              ;
; COEF0_0                               ; 0                 ; Untyped                                                                              ;
; COEF0_1                               ; 0                 ; Untyped                                                                              ;
; COEF0_2                               ; 0                 ; Untyped                                                                              ;
; COEF0_3                               ; 0                 ; Untyped                                                                              ;
; COEF0_4                               ; 0                 ; Untyped                                                                              ;
; COEF0_5                               ; 0                 ; Untyped                                                                              ;
; COEF0_6                               ; 0                 ; Untyped                                                                              ;
; COEF0_7                               ; 0                 ; Untyped                                                                              ;
; COEF1_0                               ; 0                 ; Untyped                                                                              ;
; COEF1_1                               ; 0                 ; Untyped                                                                              ;
; COEF1_2                               ; 0                 ; Untyped                                                                              ;
; COEF1_3                               ; 0                 ; Untyped                                                                              ;
; COEF1_4                               ; 0                 ; Untyped                                                                              ;
; COEF1_5                               ; 0                 ; Untyped                                                                              ;
; COEF1_6                               ; 0                 ; Untyped                                                                              ;
; COEF1_7                               ; 0                 ; Untyped                                                                              ;
; COEF2_0                               ; 0                 ; Untyped                                                                              ;
; COEF2_1                               ; 0                 ; Untyped                                                                              ;
; COEF2_2                               ; 0                 ; Untyped                                                                              ;
; COEF2_3                               ; 0                 ; Untyped                                                                              ;
; COEF2_4                               ; 0                 ; Untyped                                                                              ;
; COEF2_5                               ; 0                 ; Untyped                                                                              ;
; COEF2_6                               ; 0                 ; Untyped                                                                              ;
; COEF2_7                               ; 0                 ; Untyped                                                                              ;
; COEF3_0                               ; 0                 ; Untyped                                                                              ;
; COEF3_1                               ; 0                 ; Untyped                                                                              ;
; COEF3_2                               ; 0                 ; Untyped                                                                              ;
; COEF3_3                               ; 0                 ; Untyped                                                                              ;
; COEF3_4                               ; 0                 ; Untyped                                                                              ;
; COEF3_5                               ; 0                 ; Untyped                                                                              ;
; COEF3_6                               ; 0                 ; Untyped                                                                              ;
; COEF3_7                               ; 0                 ; Untyped                                                                              ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                              ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                       ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                              ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                              ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                              ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                              ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                              ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                              ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                              ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                              ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                              ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                              ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                              ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                              ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                              ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                              ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                              ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                              ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                              ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                              ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                              ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                              ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                              ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                              ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                              ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                              ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                              ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                              ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                              ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                              ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                              ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                              ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                              ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                       ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                              ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                              ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                              ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                              ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                              ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                              ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                              ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                              ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                              ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                              ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                              ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                              ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                              ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                              ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                              ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                              ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                              ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                              ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                              ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                              ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                              ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                              ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                              ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                              ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                              ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                              ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                              ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                              ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                              ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                              ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                              ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                              ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                              ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                              ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                              ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                              ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                       ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                       ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                              ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                       ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                              ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                              ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                              ;
; CBXI_PARAMETER                        ; mult_add_6cr2     ; Untyped                                                                              ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                              ;
; WIDTH_C                               ; 22                ; Untyped                                                                              ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                              ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                              ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                              ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                              ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                              ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                              ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                              ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                              ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                              ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                              ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                              ;
; COEF0_0                               ; 0                 ; Untyped                                                                              ;
; COEF0_1                               ; 0                 ; Untyped                                                                              ;
; COEF0_2                               ; 0                 ; Untyped                                                                              ;
; COEF0_3                               ; 0                 ; Untyped                                                                              ;
; COEF0_4                               ; 0                 ; Untyped                                                                              ;
; COEF0_5                               ; 0                 ; Untyped                                                                              ;
; COEF0_6                               ; 0                 ; Untyped                                                                              ;
; COEF0_7                               ; 0                 ; Untyped                                                                              ;
; COEF1_0                               ; 0                 ; Untyped                                                                              ;
; COEF1_1                               ; 0                 ; Untyped                                                                              ;
; COEF1_2                               ; 0                 ; Untyped                                                                              ;
; COEF1_3                               ; 0                 ; Untyped                                                                              ;
; COEF1_4                               ; 0                 ; Untyped                                                                              ;
; COEF1_5                               ; 0                 ; Untyped                                                                              ;
; COEF1_6                               ; 0                 ; Untyped                                                                              ;
; COEF1_7                               ; 0                 ; Untyped                                                                              ;
; COEF2_0                               ; 0                 ; Untyped                                                                              ;
; COEF2_1                               ; 0                 ; Untyped                                                                              ;
; COEF2_2                               ; 0                 ; Untyped                                                                              ;
; COEF2_3                               ; 0                 ; Untyped                                                                              ;
; COEF2_4                               ; 0                 ; Untyped                                                                              ;
; COEF2_5                               ; 0                 ; Untyped                                                                              ;
; COEF2_6                               ; 0                 ; Untyped                                                                              ;
; COEF2_7                               ; 0                 ; Untyped                                                                              ;
; COEF3_0                               ; 0                 ; Untyped                                                                              ;
; COEF3_1                               ; 0                 ; Untyped                                                                              ;
; COEF3_2                               ; 0                 ; Untyped                                                                              ;
; COEF3_3                               ; 0                 ; Untyped                                                                              ;
; COEF3_4                               ; 0                 ; Untyped                                                                              ;
; COEF3_5                               ; 0                 ; Untyped                                                                              ;
; COEF3_6                               ; 0                 ; Untyped                                                                              ;
; COEF3_7                               ; 0                 ; Untyped                                                                              ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                              ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                              ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_1_ociram_default_contents.mif ; String                                                                                                                                                                            ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                    ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; cpu_1_ociram_default_contents.mif ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d572                   ; Untyped                                                                                                                                                                                 ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                    ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                    ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                            ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                            ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; const_bits     ; 13    ; Signed Integer                                                                                                                                         ;
; pass1_bits     ; 2     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                     ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------+
; INSTANCE_ID             ; 1                                ; Signed Integer                                                           ;
; SLD_NODE_INFO           ; 00001100000000000110111000000001 ; Unsigned Binary                                                          ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                   ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                           ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                           ;
; RESERVED                ; 0                                ; Signed Integer                                                           ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                           ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                           ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                           ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                     ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                           ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                          ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                   ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                           ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                           ;
; RESERVED                ; 0                                ; Signed Integer                                                           ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                           ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                           ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                           ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0 ;
+----------------------+--------------------------+---------------------------------------------+
; Parameter Name       ; Value                    ; Type                                        ;
+----------------------+--------------------------+---------------------------------------------+
; DW                   ; 23                       ; Signed Integer                              ;
; EW                   ; 1                        ; Signed Integer                              ;
; WIDTH_IN             ; 280                      ; Signed Integer                              ;
; HEIGHT_IN            ; 200                      ; Signed Integer                              ;
; WW_IN                ; 8                        ; Signed Integer                              ;
; HW_IN                ; 7                        ; Signed Integer                              ;
; DROP_PIXELS_AT_START ; 0                        ; Signed Integer                              ;
; DROP_PIXELS_AT_END   ; 0                        ; Signed Integer                              ;
; DROP_LINES_AT_START  ; 0                        ; Signed Integer                              ;
; DROP_LINES_AT_END    ; 0                        ; Signed Integer                              ;
; WIDTH_OUT            ; 320                      ; Signed Integer                              ;
; HEIGHT_OUT           ; 240                      ; Signed Integer                              ;
; WW_OUT               ; 8                        ; Signed Integer                              ;
; HW_OUT               ; 7                        ; Signed Integer                              ;
; ADD_PIXELS_AT_START  ; 20                       ; Signed Integer                              ;
; ADD_PIXELS_AT_END    ; 20                       ; Signed Integer                              ;
; ADD_LINES_AT_START   ; 20                       ; Signed Integer                              ;
; ADD_LINES_AT_END     ; 20                       ; Signed Integer                              ;
; ADD_DATA             ; 000000000000000000000000 ; Unsigned Binary                             ;
+----------------------+--------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop ;
+----------------------+--------------------------+---------------------------------------------------------------------------------------+
; Parameter Name       ; Value                    ; Type                                                                                  ;
+----------------------+--------------------------+---------------------------------------------------------------------------------------+
; DW                   ; 23                       ; Signed Integer                                                                        ;
; EW                   ; 0                        ; Signed Integer                                                                        ;
; WIDTH                ; 280                      ; Signed Integer                                                                        ;
; HEIGHT               ; 200                      ; Signed Integer                                                                        ;
; WW                   ; 8                        ; Signed Integer                                                                        ;
; HW                   ; 7                        ; Signed Integer                                                                        ;
; DROP_PIXELS_AT_START ; 0                        ; Signed Integer                                                                        ;
; DROP_PIXELS_AT_END   ; 0                        ; Signed Integer                                                                        ;
; DROP_LINES_AT_START  ; 0                        ; Signed Integer                                                                        ;
; DROP_LINES_AT_END    ; 0                        ; Signed Integer                                                                        ;
; ADD_DATA             ; 000000000000000000000000 ; Unsigned Binary                                                                       ;
+----------------------+--------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 280   ; Signed Integer                                                                                                                                                        ;
; HEIGHT         ; 200   ; Signed Integer                                                                                                                                                        ;
; WW             ; 8     ; Signed Integer                                                                                                                                                        ;
; HW             ; 7     ; Signed Integer                                                                                                                                                        ;
; LEFT_OFFSET    ; 0     ; Signed Integer                                                                                                                                                        ;
; RIGHT_OFFSET   ; 0     ; Signed Integer                                                                                                                                                        ;
; TOP_OFFSET     ; 0     ; Signed Integer                                                                                                                                                        ;
; BOTTOM_OFFSET  ; 0     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add ;
+---------------------+--------------------------+--------------------------------------------------------------------------------------+
; Parameter Name      ; Value                    ; Type                                                                                 ;
+---------------------+--------------------------+--------------------------------------------------------------------------------------+
; DW                  ; 23                       ; Signed Integer                                                                       ;
; EW                  ; 0                        ; Signed Integer                                                                       ;
; WIDTH               ; 320                      ; Signed Integer                                                                       ;
; HEIGHT              ; 240                      ; Signed Integer                                                                       ;
; WW                  ; 8                        ; Signed Integer                                                                       ;
; HW                  ; 7                        ; Signed Integer                                                                       ;
; ADD_PIXELS_AT_START ; 20                       ; Signed Integer                                                                       ;
; ADD_PIXELS_AT_END   ; 20                       ; Signed Integer                                                                       ;
; ADD_LINES_AT_START  ; 20                       ; Signed Integer                                                                       ;
; ADD_LINES_AT_END    ; 20                       ; Signed Integer                                                                       ;
; ADD_DATA            ; 000000000000000000000000 ; Unsigned Binary                                                                      ;
+---------------------+--------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 320   ; Signed Integer                                                                                                                                                     ;
; HEIGHT         ; 240   ; Signed Integer                                                                                                                                                     ;
; WW             ; 8     ; Signed Integer                                                                                                                                                     ;
; HW             ; 7     ; Signed Integer                                                                                                                                                     ;
; LEFT_OFFSET    ; 20    ; Signed Integer                                                                                                                                                     ;
; RIGHT_OFFSET   ; 20    ; Signed Integer                                                                                                                                                     ;
; TOP_OFFSET     ; 20    ; Signed Integer                                                                                                                                                     ;
; BOTTOM_OFFSET  ; 20    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                           ;
; EW             ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                             ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_hpj1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0 ;
+--------------------------+----------------------------------+---------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                              ;
+--------------------------+----------------------------------+---------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000001000010000000000000000000 ; Unsigned Binary                                   ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000001000011000000000000000000 ; Unsigned Binary                                   ;
; AW                       ; 15                               ; Signed Integer                                    ;
; MW                       ; 31                               ; Signed Integer                                    ;
; DW                       ; 23                               ; Signed Integer                                    ;
; EW                       ; 1                                ; Signed Integer                                    ;
; PIXELS                   ; 280                              ; Signed Integer                                    ;
; LINES                    ; 200                              ; Signed Integer                                    ;
+--------------------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; lpm_width               ; 26          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                     ;
; ALMOST_FULL_VALUE       ; 96          ; Signed Integer                                                                              ;
; ALMOST_EMPTY_VALUE      ; 32          ; Signed Integer                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; scfifo_60a1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0 ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; IDW            ; 23         ; Signed Integer                                                              ;
; ODW            ; 29         ; Signed Integer                                                              ;
; IEW            ; 1          ; Signed Integer                                                              ;
; OEW            ; 1          ; Signed Integer                                                              ;
; ALPHA          ; 1111111111 ; Unsigned Binary                                                             ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_scaler_0:the_video_scaler_0 ;
+------------------+-------+------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                             ;
+------------------+-------+------------------------------------------------------------------+
; DW               ; 29    ; Signed Integer                                                   ;
; EW               ; 1     ; Signed Integer                                                   ;
; WIW              ; 8     ; Signed Integer                                                   ;
; HIW              ; 7     ; Signed Integer                                                   ;
; WIDTH_IN         ; 320   ; Signed Integer                                                   ;
; WIDTH_DROP_MASK  ; 0000  ; Unsigned Binary                                                  ;
; HEIGHT_DROP_MASK ; 0000  ; Unsigned Binary                                                  ;
; MH_WW            ; 8     ; Signed Integer                                                   ;
; MH_WIDTH_IN      ; 320   ; Signed Integer                                                   ;
; MH_CW            ; 0     ; Signed Integer                                                   ;
; MW_CW            ; 0     ; Signed Integer                                                   ;
+------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                            ;
; WW             ; 8     ; Signed Integer                                                                                                            ;
; WIDTH          ; 320   ; Signed Integer                                                                                                            ;
; CW             ; 0     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 321         ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_qd31 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                          ;
; CW             ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_vga_controller_0:the_video_vga_controller_0 ;
+---------------------------+------------+--------------------------------------------------------------------+
; Parameter Name            ; Value      ; Type                                                               ;
+---------------------------+------------+--------------------------------------------------------------------+
; CW                        ; 9          ; Signed Integer                                                     ;
; DW                        ; 29         ; Signed Integer                                                     ;
; R_UI                      ; 29         ; Signed Integer                                                     ;
; R_LI                      ; 20         ; Signed Integer                                                     ;
; G_UI                      ; 19         ; Signed Integer                                                     ;
; G_LI                      ; 10         ; Signed Integer                                                     ;
; B_UI                      ; 9          ; Signed Integer                                                     ;
; B_LI                      ; 0          ; Signed Integer                                                     ;
; H_ACTIVE                  ; 640        ; Signed Integer                                                     ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                                     ;
; H_SYNC                    ; 96         ; Signed Integer                                                     ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                                     ;
; H_TOTAL                   ; 800        ; Signed Integer                                                     ;
; V_ACTIVE                  ; 480        ; Signed Integer                                                     ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                                     ;
; V_SYNC                    ; 2          ; Signed Integer                                                     ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                                     ;
; V_TOTAL                   ; 525        ; Signed Integer                                                     ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                                     ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                                                    ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                                     ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                                                    ;
+---------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value      ; Type                                                                                                            ;
+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; CW                        ; 9          ; Signed Integer                                                                                                  ;
; H_ACTIVE                  ; 640        ; Signed Integer                                                                                                  ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                                                                                  ;
; H_SYNC                    ; 96         ; Signed Integer                                                                                                  ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                                                                                  ;
; H_TOTAL                   ; 800        ; Signed Integer                                                                                                  ;
; V_ACTIVE                  ; 480        ; Signed Integer                                                                                                  ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                                                                                  ;
; V_SYNC                    ; 2          ; Signed Integer                                                                                                  ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                                                                                  ;
; V_TOTAL                   ; 525        ; Signed Integer                                                                                                  ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                                                                                  ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                                                                                                 ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                                                                                  ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                                                                                                 ;
+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst2|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; -3000                 ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                                                             ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                                                            ; Type            ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                                                                                       ; Untyped         ;
; n_nodes                  ; 4                                                                                                                                ; Untyped         ;
; n_sel_bits               ; 3                                                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 6                                                                                                                                ; Untyped         ;
; node_info                ; 00001100000000000110111000000000000011000000000001101110000000010001100100010000010001100000000000011001000100000100011000000001 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                                                ; Signed Integer  ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 23         ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 23         ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 23         ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 23         ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult3 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 22         ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 22         ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult2 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 22         ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 22         ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_35t   ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 30         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 30         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_35t   ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 30         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 30         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10 ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                  ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                               ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                                               ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                                                                               ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                                                                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                               ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                               ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_55t   ; Untyped                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                               ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 18         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 33         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 33         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_85t   ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_35t   ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 13         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 29         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 29         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 33         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 33         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_75t   ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11 ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                  ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                               ;
; LPM_WIDTHB                                     ; 13         ; Untyped                                                                                                                               ;
; LPM_WIDTHP                                     ; 30         ; Untyped                                                                                                                               ;
; LPM_WIDTHR                                     ; 30         ; Untyped                                                                                                                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                               ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                               ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_15t   ; Untyped                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                               ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10 ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                  ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                               ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                                               ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                                                                               ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                                                                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                               ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                               ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_55t   ; Untyped                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                               ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 18         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 33         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 33         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_85t   ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 14         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_35t   ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 13         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 29         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 29         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 33         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 33         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_75t   ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11 ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                  ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTHA                                     ; 17         ; Untyped                                                                                                                               ;
; LPM_WIDTHB                                     ; 13         ; Untyped                                                                                                                               ;
; LPM_WIDTHP                                     ; 30         ; Untyped                                                                                                                               ;
; LPM_WIDTHR                                     ; 30         ; Untyped                                                                                                                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                               ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                               ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_15t   ; Untyped                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                               ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 31         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                                                                              ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                                                                              ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                              ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 21                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 15                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 15                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 20                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 20                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 15                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 15                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                           ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                               ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                                   ;
; Entity Instance                       ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                 ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                   ;
;     -- port_signa                     ; PORT_UNUSED                                                                                         ;
;     -- port_signb                     ; PORT_UNUSED                                                                                         ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                            ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                            ;
;     -- WIDTH_A                        ; 16                                                                                                  ;
;     -- WIDTH_B                        ; 16                                                                                                  ;
;     -- WIDTH_RESULT                   ; 32                                                                                                  ;
; Entity Instance                       ; unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                 ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                   ;
;     -- port_signa                     ; PORT_UNUSED                                                                                         ;
;     -- port_signb                     ; PORT_UNUSED                                                                                         ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                            ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                            ;
;     -- WIDTH_A                        ; 16                                                                                                  ;
;     -- WIDTH_B                        ; 16                                                                                                  ;
;     -- WIDTH_RESULT                   ; 16                                                                                                  ;
; Entity Instance                       ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                 ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                   ;
;     -- port_signa                     ; PORT_UNUSED                                                                                         ;
;     -- port_signb                     ; PORT_UNUSED                                                                                         ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                            ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                            ;
;     -- WIDTH_A                        ; 16                                                                                                  ;
;     -- WIDTH_B                        ; 16                                                                                                  ;
;     -- WIDTH_RESULT                   ; 32                                                                                                  ;
; Entity Instance                       ; unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                 ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                   ;
;     -- port_signa                     ; PORT_UNUSED                                                                                         ;
;     -- port_signb                     ; PORT_UNUSED                                                                                         ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                            ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                            ;
;     -- WIDTH_A                        ; 16                                                                                                  ;
;     -- WIDTH_B                        ; 16                                                                                                  ;
;     -- WIDTH_RESULT                   ; 16                                                                                                  ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                             ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                              ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 32                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0                            ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult0                            ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1                            ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 23                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult1                            ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 23                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3                            ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult3                            ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2                            ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult2                            ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 22                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 33                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 29                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 33                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 33                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 29                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 33                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
; Entity Instance                       ; unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                 ;
; Entity Instance            ; unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w|scfifo:wfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r|scfifo:rfifo                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer                                            ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 26                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 321                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                     ;
; Entity Instance            ; unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 32                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                    ;
;     -- USE_EAB             ; ON                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------+
; end_of_frame ; Output ; Info     ; Explicitly unconnected                                                                               ;
; vga_c_sync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; vga_data_en  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; vga_color    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_vga_controller_0:the_video_vga_controller_0"                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_scaler_0:the_video_scaler_0"                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0"                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0"                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0"                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                         ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; start_of_inner_frame ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; end_of_inner_frame   ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add"                                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; stream_out_empty ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; start_of_outer_frame ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop"                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; stream_out_empty ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|video_clipper_0:the_video_clipper_0"                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sysid:the_sysid" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; clock ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic"                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|jtag_uart_1_avalon_jtag_slave_arbitrator:the_jtag_uart_1_avalon_jtag_slave"                                           ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_1_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_1_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                           ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|cpu_1:the_cpu_1"                                                                      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_ci_multi_a        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_b        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_clock    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_estatus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_ipending ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_readra   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_readrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_reset    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_status   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_writerc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_a        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_b        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_estatus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_ipending ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_readra   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_readrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_status   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_writerc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|cpu_0:the_cpu_0"                                                                      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_ci_multi_a        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_b        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_clock    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_estatus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_ipending ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_readra   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_readrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_reset    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_status   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_writerc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_a        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_b        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_estatus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_ipending ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_readra   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_readrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_status   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_ci_combo_writerc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_b ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_crcout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_dsr ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                              ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Mar 28 14:15:49 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE423_soc -c ECE423_soc
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file ece423_soc.bdf
    Info: Found entity 1: ECE423_soc
Info: Found 1 design units, including 1 entities, in source file sram_0.v
    Info: Found entity 1: sram_0
Info: Found 1 design units, including 1 entities, in source file video_pixel_buffer_dma_0.v
    Info: Found entity 1: video_pixel_buffer_dma_0
Info: Found 1 design units, including 1 entities, in source file video_clipper_0.v
    Info: Found entity 1: video_clipper_0
Info: Found 1 design units, including 1 entities, in source file video_rgb_resampler_0.v
    Info: Found entity 1: video_rgb_resampler_0
Info: Found 1 design units, including 1 entities, in source file video_dual_clock_buffer_0.v
    Info: Found entity 1: video_dual_clock_buffer_0
Info: Found 1 design units, including 1 entities, in source file video_scaler_0.v
    Info: Found entity 1: video_scaler_0
Info: Found 1 design units, including 1 entities, in source file video_vga_controller_0.v
    Info: Found entity 1: video_vga_controller_0
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_avalon_interface.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Avalon_Interface
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_48_bit_command_generator.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl
    Info: Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_buffer.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Buffer-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Buffer
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_clock.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Clock-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Clock
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_control_fsm.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Control_FSM
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_interface.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Interface-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Interface
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_memory_block.vhd
    Info: Found design unit 1: altera_up_sd_card_memory_block-SYN
    Info: Found entity 1: Altera_UP_SD_Card_Memory_Block
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_response_receiver.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Response_Receiver
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc16_generator.vhd
    Info: Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl
    Info: Found entity 1: Altera_UP_SD_CRC16_Generator
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc7_generator.vhd
    Info: Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl
    Info: Found entity 1: Altera_UP_SD_CRC7_Generator
Info: Found 2 design units, including 1 entities, in source file /software/altera/10.1/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_signal_trigger.vhd
    Info: Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl
    Info: Found entity 1: Altera_UP_SD_Signal_Trigger
Info: Found 2 design units, including 1 entities, in source file altera_up_sd_card_avalon_interface_0.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Avalon_Interface_0-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Avalon_Interface_0
Info: Found 2 design units, including 1 entities, in source file lab2test/2d_interface.vhd
    Info: Found design unit 1: custominstruction_2d-customarchitecture_2d
    Info: Found entity 1: custominstruction_2d
Info: Found 2 design units, including 1 entities, in source file lab2test/1d_idct.vhd
    Info: Found design unit 1: idct_1D-a_idct_1D
    Info: Found entity 1: idct_1D
Info: Found 2 design units, including 1 entities, in source file cpu_0_2d_interface25_inst.vhd
    Info: Found design unit 1: cpu_0_2d_interface25_inst-rtl
    Info: Found entity 1: cpu_0_2d_interface25_inst
Info: Found 2 design units, including 1 entities, in source file cpu_1_2d_interface25_inst.vhd
    Info: Found design unit 1: cpu_1_2d_interface25_inst-rtl
    Info: Found entity 1: cpu_1_2d_interface25_inst
Info: Found 2 design units, including 1 entities, in source file ycbcr_to_rgb.vhd
    Info: Found design unit 1: ycbcr_to_rgb-a_ycbcr_to_rgb
    Info: Found entity 1: ycbcr_to_rgb
Info: Found 2 design units, including 1 entities, in source file cpu_0_ycbcr_to_rgb2_inst.vhd
    Info: Found design unit 1: cpu_0_ycbcr_to_rgb2_inst-rtl
    Info: Found entity 1: cpu_0_ycbcr_to_rgb2_inst
Info: Found 2 design units, including 1 entities, in source file cpu_1_ycbcr_to_rgb2_inst.vhd
    Info: Found design unit 1: cpu_1_ycbcr_to_rgb2_inst-rtl
    Info: Found entity 1: cpu_1_ycbcr_to_rgb2_inst
Info: Found 2 design units, including 1 entities, in source file pll.vhd
    Info: Found design unit 1: pll-SYN
    Info: Found entity 1: pll
Info: Elaborating entity "ECE423_soc" for the top level hierarchy
Warning: Using design file unnamed.vhd, which is not specified as a design file for the current project, but contains definitions for 92 design units and 46 entities in project
    Info: Found design unit 1: Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator-europa
    Info: Found design unit 2: button_pio_s1_arbitrator-europa
    Info: Found design unit 3: cpu_0_jtag_debug_module_arbitrator-europa
    Info: Found design unit 4: cpu_0_custom_instruction_master_arbitrator-europa
    Info: Found design unit 5: cpu_0_data_master_arbitrator-europa
    Info: Found design unit 6: cpu_0_instruction_master_arbitrator-europa
    Info: Found design unit 7: cpu_0_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator-europa
    Info: Found design unit 8: cpu_0_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0_arbitrator-europa
    Info: Found design unit 9: cpu_1_jtag_debug_module_arbitrator-europa
    Info: Found design unit 10: cpu_1_custom_instruction_master_arbitrator-europa
    Info: Found design unit 11: cpu_1_data_master_arbitrator-europa
    Info: Found design unit 12: cpu_1_instruction_master_arbitrator-europa
    Info: Found design unit 13: cpu_1_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator-europa
    Info: Found design unit 14: cpu_1_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0_arbitrator-europa
    Info: Found design unit 15: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 16: jtag_uart_1_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 17: mailbox_0_s1_arbitrator-europa
    Info: Found design unit 18: mailbox_1_s1_arbitrator-europa
    Info: Found design unit 19: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa
    Info: Found design unit 20: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa
    Info: Found design unit 21: rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module-europa
    Info: Found design unit 22: rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module-europa
    Info: Found design unit 23: sdram_0_s1_arbitrator-europa
    Info: Found design unit 24: rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module-europa
    Info: Found design unit 25: rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module-europa
    Info: Found design unit 26: rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module-europa
    Info: Found design unit 27: rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module-europa
    Info: Found design unit 28: sram_0_avalon_sram_slave_arbitrator-europa
    Info: Found design unit 29: sysid_control_slave_arbitrator-europa
    Info: Found design unit 30: timer_0_s1_arbitrator-europa
    Info: Found design unit 31: timer_1_s1_arbitrator-europa
    Info: Found design unit 32: video_clipper_0_avalon_clipper_sink_arbitrator-europa
    Info: Found design unit 33: video_clipper_0_avalon_clipper_source_arbitrator-europa
    Info: Found design unit 34: video_dual_clock_buffer_0_avalon_dc_buffer_sink_arbitrator-europa
    Info: Found design unit 35: video_dual_clock_buffer_0_avalon_dc_buffer_source_arbitrator-europa
    Info: Found design unit 36: video_pixel_buffer_dma_0_avalon_control_slave_arbitrator-europa
    Info: Found design unit 37: video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator-europa
    Info: Found design unit 38: video_pixel_buffer_dma_0_avalon_pixel_source_arbitrator-europa
    Info: Found design unit 39: video_rgb_resampler_0_avalon_rgb_sink_arbitrator-europa
    Info: Found design unit 40: video_rgb_resampler_0_avalon_rgb_source_arbitrator-europa
    Info: Found design unit 41: video_scaler_0_avalon_scaler_sink_arbitrator-europa
    Info: Found design unit 42: video_scaler_0_avalon_scaler_source_arbitrator-europa
    Info: Found design unit 43: video_vga_controller_0_avalon_vga_sink_arbitrator-europa
    Info: Found design unit 44: unnamed_reset_clk_0_domain_synch_module-europa
    Info: Found design unit 45: unnamed_reset_clk_1_domain_synch_module-europa
    Info: Found design unit 46: unnamed-europa
    Info: Found entity 1: Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator
    Info: Found entity 2: button_pio_s1_arbitrator
    Info: Found entity 3: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 4: cpu_0_custom_instruction_master_arbitrator
    Info: Found entity 5: cpu_0_data_master_arbitrator
    Info: Found entity 6: cpu_0_instruction_master_arbitrator
    Info: Found entity 7: cpu_0_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator
    Info: Found entity 8: cpu_0_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0_arbitrator
    Info: Found entity 9: cpu_1_jtag_debug_module_arbitrator
    Info: Found entity 10: cpu_1_custom_instruction_master_arbitrator
    Info: Found entity 11: cpu_1_data_master_arbitrator
    Info: Found entity 12: cpu_1_instruction_master_arbitrator
    Info: Found entity 13: cpu_1_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator
    Info: Found entity 14: cpu_1_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0_arbitrator
    Info: Found entity 15: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 16: jtag_uart_1_avalon_jtag_slave_arbitrator
    Info: Found entity 17: mailbox_0_s1_arbitrator
    Info: Found entity 18: mailbox_1_s1_arbitrator
    Info: Found entity 19: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info: Found entity 20: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info: Found entity 21: rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module
    Info: Found entity 22: rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module
    Info: Found entity 23: sdram_0_s1_arbitrator
    Info: Found entity 24: rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module
    Info: Found entity 25: rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module
    Info: Found entity 26: rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module
    Info: Found entity 27: rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module
    Info: Found entity 28: sram_0_avalon_sram_slave_arbitrator
    Info: Found entity 29: sysid_control_slave_arbitrator
    Info: Found entity 30: timer_0_s1_arbitrator
    Info: Found entity 31: timer_1_s1_arbitrator
    Info: Found entity 32: video_clipper_0_avalon_clipper_sink_arbitrator
    Info: Found entity 33: video_clipper_0_avalon_clipper_source_arbitrator
    Info: Found entity 34: video_dual_clock_buffer_0_avalon_dc_buffer_sink_arbitrator
    Info: Found entity 35: video_dual_clock_buffer_0_avalon_dc_buffer_source_arbitrator
    Info: Found entity 36: video_pixel_buffer_dma_0_avalon_control_slave_arbitrator
    Info: Found entity 37: video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator
    Info: Found entity 38: video_pixel_buffer_dma_0_avalon_pixel_source_arbitrator
    Info: Found entity 39: video_rgb_resampler_0_avalon_rgb_sink_arbitrator
    Info: Found entity 40: video_rgb_resampler_0_avalon_rgb_source_arbitrator
    Info: Found entity 41: video_scaler_0_avalon_scaler_sink_arbitrator
    Info: Found entity 42: video_scaler_0_avalon_scaler_source_arbitrator
    Info: Found entity 43: video_vga_controller_0_avalon_vga_sink_arbitrator
    Info: Found entity 44: unnamed_reset_clk_0_domain_synch_module
    Info: Found entity 45: unnamed_reset_clk_1_domain_synch_module
    Info: Found entity 46: unnamed
Info: Elaborating entity "unnamed" for hierarchy "unnamed:inst"
Info: Elaborating entity "Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "Altera_UP_SD_Card_Avalon_Interface_0" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0"
Info: Elaborating entity "Altera_UP_SD_Card_Avalon_Interface" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0"
Info: Elaborating entity "Altera_UP_SD_Card_Interface" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port"
Info: Elaborating entity "Altera_UP_SD_Card_48_bit_Command_Generator" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
Info: Elaborating entity "Altera_UP_SD_CRC7_Generator" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
Info: Elaborating entity "Altera_UP_SD_Card_Response_Receiver" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver"
Info: Elaborating entity "Altera_UP_SD_Card_Control_FSM" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM"
Info: Elaborating entity "Altera_UP_SD_Card_Clock" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator"
Info: Elaborating entity "Altera_UP_SD_Signal_Trigger" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger"
Info: Elaborating entity "Altera_UP_SD_Card_Buffer" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line"
Info: Elaborating entity "Altera_UP_SD_CRC16_Generator" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker"
Info: Elaborating entity "Altera_UP_SD_Card_Memory_Block" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info: Instantiated megafunction "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "initial_data.mif"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "4096"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "12"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7n92.tdf
    Info: Found entity 1: altsyncram_7n92
Info: Elaborating entity "altsyncram_7n92" for hierarchy "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated"
Info: Elaborating entity "button_pio_s1_arbitrator" for hierarchy "unnamed:inst|button_pio_s1_arbitrator:the_button_pio_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file button_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: button_pio-europa
    Info: Found entity 1: button_pio
Info: Elaborating entity "button_pio" for hierarchy "unnamed:inst|button_pio:the_button_pio"
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_custom_instruction_master_arbitrator" for hierarchy "unnamed:inst|cpu_0_custom_instruction_master_arbitrator:the_cpu_0_custom_instruction_master"
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "unnamed:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "unnamed:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Found 56 design units, including 28 entities, in source file cpu_0.vhd
    Info: Found design unit 1: cpu_0_ic_data_module-europa
    Info: Found design unit 2: cpu_0_ic_tag_module-europa
    Info: Found design unit 3: cpu_0_bht_module-europa
    Info: Found design unit 4: cpu_0_register_bank_a_module-europa
    Info: Found design unit 5: cpu_0_register_bank_b_module-europa
    Info: Found design unit 6: cpu_0_dc_tag_module-europa
    Info: Found design unit 7: cpu_0_dc_data_module-europa
    Info: Found design unit 8: cpu_0_dc_victim_module-europa
    Info: Found design unit 9: cpu_0_nios2_oci_debug-europa
    Info: Found design unit 10: cpu_0_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 11: cpu_0_nios2_ocimem-europa
    Info: Found design unit 12: cpu_0_nios2_avalon_reg-europa
    Info: Found design unit 13: cpu_0_nios2_oci_break-europa
    Info: Found design unit 14: cpu_0_nios2_oci_xbrk-europa
    Info: Found design unit 15: cpu_0_nios2_oci_dbrk-europa
    Info: Found design unit 16: cpu_0_nios2_oci_itrace-europa
    Info: Found design unit 17: cpu_0_nios2_oci_td_mode-europa
    Info: Found design unit 18: cpu_0_nios2_oci_dtrace-europa
    Info: Found design unit 19: cpu_0_nios2_oci_compute_tm_count-europa
    Info: Found design unit 20: cpu_0_nios2_oci_fifowp_inc-europa
    Info: Found design unit 21: cpu_0_nios2_oci_fifocount_inc-europa
    Info: Found design unit 22: cpu_0_nios2_oci_fifo-europa
    Info: Found design unit 23: cpu_0_nios2_oci_pib-europa
    Info: Found design unit 24: cpu_0_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 25: cpu_0_nios2_oci_im-europa
    Info: Found design unit 26: cpu_0_nios2_performance_monitors-europa
    Info: Found design unit 27: cpu_0_nios2_oci-europa
    Info: Found design unit 28: cpu_0-europa
    Info: Found entity 1: cpu_0_ic_data_module
    Info: Found entity 2: cpu_0_ic_tag_module
    Info: Found entity 3: cpu_0_bht_module
    Info: Found entity 4: cpu_0_register_bank_a_module
    Info: Found entity 5: cpu_0_register_bank_b_module
    Info: Found entity 6: cpu_0_dc_tag_module
    Info: Found entity 7: cpu_0_dc_data_module
    Info: Found entity 8: cpu_0_dc_victim_module
    Info: Found entity 9: cpu_0_nios2_oci_debug
    Info: Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_0_nios2_ocimem
    Info: Found entity 12: cpu_0_nios2_avalon_reg
    Info: Found entity 13: cpu_0_nios2_oci_break
    Info: Found entity 14: cpu_0_nios2_oci_xbrk
    Info: Found entity 15: cpu_0_nios2_oci_dbrk
    Info: Found entity 16: cpu_0_nios2_oci_itrace
    Info: Found entity 17: cpu_0_nios2_oci_td_mode
    Info: Found entity 18: cpu_0_nios2_oci_dtrace
    Info: Found entity 19: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_0_nios2_oci_fifo
    Info: Found entity 23: cpu_0_nios2_oci_pib
    Info: Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_0_nios2_oci_im
    Info: Found entity 26: cpu_0_nios2_performance_monitors
    Info: Found entity 27: cpu_0_nios2_oci
    Info: Found entity 28: cpu_0
Info: Elaborating entity "cpu_0" for hierarchy "unnamed:inst|cpu_0:the_cpu_0"
Warning: Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_test_bench-europa
    Info: Found entity 1: cpu_0_test_bench
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_ic_data_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info: Found entity 1: altsyncram_qed1
Info: Elaborating entity "altsyncram_qed1" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info: Elaborating entity "cpu_0_ic_tag_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "21"
    Info: Parameter "width_b" = "21"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info: Found entity 1: altsyncram_d5g1
Info: Elaborating entity "altsyncram_d5g1" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated"
Info: Elaborating entity "cpu_0_bht_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf
    Info: Found entity 1: altsyncram_8pf1
Info: Elaborating entity "altsyncram_8pf1" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_87f1.tdf
    Info: Found entity 1: altsyncram_87f1
Info: Elaborating entity "altsyncram_87f1" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_97f1.tdf
    Info: Found entity 1: altsyncram_97f1
Info: Elaborating entity "altsyncram_97f1" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated"
Info: Elaborating entity "cpu_0_dc_tag_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "15"
    Info: Parameter "width_b" = "15"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4hf1.tdf
    Info: Found entity 1: altsyncram_4hf1
Info: Elaborating entity "altsyncram_4hf1" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4hf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_data_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gef1.tdf
    Info: Found entity 1: altsyncram_gef1
Info: Elaborating entity "altsyncram_gef1" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_gef1:auto_generated"
Info: Elaborating entity "cpu_0_dc_victim_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf
    Info: Found entity 1: altsyncram_9vc1
Info: Elaborating entity "altsyncram_9vc1" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated"
Warning: Using design file cpu_0_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_mult_cell-europa
    Info: Found entity 1: cpu_0_mult_cell
Info: Elaborating entity "cpu_0_mult_cell" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "altmult_add" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info: Found entity 1: mult_add_4cr2
Info: Elaborating entity "mult_add_4cr2" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info: Found entity 1: ded_mult_2o81
Info: Elaborating entity "ded_mult_2o81" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info: Found entity 1: mult_add_6cr2
Info: Elaborating entity "mult_add_6cr2" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info: Found entity 1: altsyncram_c572
Info: Elaborating entity "altsyncram_c572" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_oci_test_bench-europa
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = ""
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range
Warning: Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_jtag_debug_module_tck-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Warning: Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Instantiated megafunction "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "1"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "cpu_0_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator" for hierarchy "unnamed:inst|cpu_0_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_0_2d_interface25_inst_nios_custom_instruction_slave_0"
Info: Elaborating entity "cpu_0_2d_interface25_inst" for hierarchy "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst"
Info: Elaborating entity "custominstruction_2d" for hierarchy "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst"
Warning (10036): Verilog HDL or VHDL warning at 2d_interface.vhd(102): object "i_o_step_int" assigned a value but never read
Warning (10492): VHDL Process Statement warning at 2d_interface.vhd(124): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at 2d_interface.vhd(124): signal "i_o_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "temp_workspace" into its bus
Info: Elaborating entity "idct_1D" for hierarchy "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1"
Info: Elaborating entity "cpu_0_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0_arbitrator" for hierarchy "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_0_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0"
Info: Elaborating entity "cpu_0_ycbcr_to_rgb2_inst" for hierarchy "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst"
Info: Elaborating entity "ycbcr_to_rgb" for hierarchy "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst"
Info: Elaborating entity "cpu_1_jtag_debug_module_arbitrator" for hierarchy "unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_1_custom_instruction_master_arbitrator" for hierarchy "unnamed:inst|cpu_1_custom_instruction_master_arbitrator:the_cpu_1_custom_instruction_master"
Info: Elaborating entity "cpu_1_data_master_arbitrator" for hierarchy "unnamed:inst|cpu_1_data_master_arbitrator:the_cpu_1_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_1_instruction_master_arbitrator" for hierarchy "unnamed:inst|cpu_1_instruction_master_arbitrator:the_cpu_1_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Found 56 design units, including 28 entities, in source file cpu_1.vhd
    Info: Found design unit 1: cpu_1_ic_data_module-europa
    Info: Found design unit 2: cpu_1_ic_tag_module-europa
    Info: Found design unit 3: cpu_1_bht_module-europa
    Info: Found design unit 4: cpu_1_register_bank_a_module-europa
    Info: Found design unit 5: cpu_1_register_bank_b_module-europa
    Info: Found design unit 6: cpu_1_dc_tag_module-europa
    Info: Found design unit 7: cpu_1_dc_data_module-europa
    Info: Found design unit 8: cpu_1_dc_victim_module-europa
    Info: Found design unit 9: cpu_1_nios2_oci_debug-europa
    Info: Found design unit 10: cpu_1_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 11: cpu_1_nios2_ocimem-europa
    Info: Found design unit 12: cpu_1_nios2_avalon_reg-europa
    Info: Found design unit 13: cpu_1_nios2_oci_break-europa
    Info: Found design unit 14: cpu_1_nios2_oci_xbrk-europa
    Info: Found design unit 15: cpu_1_nios2_oci_dbrk-europa
    Info: Found design unit 16: cpu_1_nios2_oci_itrace-europa
    Info: Found design unit 17: cpu_1_nios2_oci_td_mode-europa
    Info: Found design unit 18: cpu_1_nios2_oci_dtrace-europa
    Info: Found design unit 19: cpu_1_nios2_oci_compute_tm_count-europa
    Info: Found design unit 20: cpu_1_nios2_oci_fifowp_inc-europa
    Info: Found design unit 21: cpu_1_nios2_oci_fifocount_inc-europa
    Info: Found design unit 22: cpu_1_nios2_oci_fifo-europa
    Info: Found design unit 23: cpu_1_nios2_oci_pib-europa
    Info: Found design unit 24: cpu_1_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 25: cpu_1_nios2_oci_im-europa
    Info: Found design unit 26: cpu_1_nios2_performance_monitors-europa
    Info: Found design unit 27: cpu_1_nios2_oci-europa
    Info: Found design unit 28: cpu_1-europa
    Info: Found entity 1: cpu_1_ic_data_module
    Info: Found entity 2: cpu_1_ic_tag_module
    Info: Found entity 3: cpu_1_bht_module
    Info: Found entity 4: cpu_1_register_bank_a_module
    Info: Found entity 5: cpu_1_register_bank_b_module
    Info: Found entity 6: cpu_1_dc_tag_module
    Info: Found entity 7: cpu_1_dc_data_module
    Info: Found entity 8: cpu_1_dc_victim_module
    Info: Found entity 9: cpu_1_nios2_oci_debug
    Info: Found entity 10: cpu_1_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_1_nios2_ocimem
    Info: Found entity 12: cpu_1_nios2_avalon_reg
    Info: Found entity 13: cpu_1_nios2_oci_break
    Info: Found entity 14: cpu_1_nios2_oci_xbrk
    Info: Found entity 15: cpu_1_nios2_oci_dbrk
    Info: Found entity 16: cpu_1_nios2_oci_itrace
    Info: Found entity 17: cpu_1_nios2_oci_td_mode
    Info: Found entity 18: cpu_1_nios2_oci_dtrace
    Info: Found entity 19: cpu_1_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_1_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_1_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_1_nios2_oci_fifo
    Info: Found entity 23: cpu_1_nios2_oci_pib
    Info: Found entity 24: cpu_1_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_1_nios2_oci_im
    Info: Found entity 26: cpu_1_nios2_performance_monitors
    Info: Found entity 27: cpu_1_nios2_oci
    Info: Found entity 28: cpu_1
Info: Elaborating entity "cpu_1" for hierarchy "unnamed:inst|cpu_1:the_cpu_1"
Warning: Using design file cpu_1_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_1_test_bench-europa
    Info: Found entity 1: cpu_1_test_bench
Info: Elaborating entity "cpu_1_test_bench" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_test_bench:the_cpu_1_test_bench"
Info: Elaborating entity "cpu_1_ic_data_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_data_module:cpu_1_ic_data"
Info: Elaborating entity "cpu_1_ic_tag_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_1_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "20"
    Info: Parameter "width_b" = "20"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c5g1.tdf
    Info: Found entity 1: altsyncram_c5g1
Info: Elaborating entity "altsyncram_c5g1" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_ic_tag_module:cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated"
Info: Elaborating entity "cpu_1_bht_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_1_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9pf1.tdf
    Info: Found entity 1: altsyncram_9pf1
Info: Elaborating entity "altsyncram_9pf1" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_bht_module:cpu_1_bht|altsyncram:the_altsyncram|altsyncram_9pf1:auto_generated"
Info: Elaborating entity "cpu_1_register_bank_a_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_1_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a7f1.tdf
    Info: Found entity 1: altsyncram_a7f1
Info: Elaborating entity "altsyncram_a7f1" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_a_module:cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_a7f1:auto_generated"
Info: Elaborating entity "cpu_1_register_bank_b_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_1_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf
    Info: Found entity 1: altsyncram_b7f1
Info: Elaborating entity "altsyncram_b7f1" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_register_bank_b_module:cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated"
Info: Elaborating entity "cpu_1_dc_tag_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_1_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "15"
    Info: Parameter "width_b" = "15"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5hf1.tdf
    Info: Found entity 1: altsyncram_5hf1
Info: Elaborating entity "altsyncram_5hf1" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_tag_module:cpu_1_dc_tag|altsyncram:the_altsyncram|altsyncram_5hf1:auto_generated"
Info: Elaborating entity "cpu_1_dc_data_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_data_module:cpu_1_dc_data"
Info: Elaborating entity "cpu_1_dc_victim_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_dc_victim_module:cpu_1_dc_victim"
Warning: Using design file cpu_1_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_1_mult_cell-europa
    Info: Found entity 1: cpu_1_mult_cell
Info: Elaborating entity "cpu_1_mult_cell" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_mult_cell:the_cpu_1_mult_cell"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_1_nios2_oci" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci"
Info: Elaborating entity "cpu_1_nios2_oci_debug" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug"
Info: Elaborating entity "cpu_1_nios2_ocimem" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem"
Info: Elaborating entity "cpu_1_ociram_lpm_dram_bdp_component_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_1_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d572.tdf
    Info: Found entity 1: altsyncram_d572
Info: Elaborating entity "altsyncram_d572" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_ocimem:the_cpu_1_nios2_ocimem|cpu_1_ociram_lpm_dram_bdp_component_module:cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_d572:auto_generated"
Info: Elaborating entity "cpu_1_nios2_avalon_reg" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_avalon_reg:the_cpu_1_nios2_avalon_reg"
Info: Elaborating entity "cpu_1_nios2_oci_break" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_break:the_cpu_1_nios2_oci_break"
Info: Elaborating entity "cpu_1_nios2_oci_xbrk" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_xbrk:the_cpu_1_nios2_oci_xbrk"
Info: Elaborating entity "cpu_1_nios2_oci_dbrk" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_dbrk:the_cpu_1_nios2_oci_dbrk"
Info: Elaborating entity "cpu_1_nios2_oci_itrace" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace"
Info: Elaborating entity "cpu_1_nios2_oci_dtrace" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_dtrace:the_cpu_1_nios2_oci_dtrace"
Info: Elaborating entity "cpu_1_nios2_oci_td_mode" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_dtrace:the_cpu_1_nios2_oci_dtrace|cpu_1_nios2_oci_td_mode:cpu_1_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_1_nios2_oci_fifo" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_fifo:the_cpu_1_nios2_oci_fifo"
Info: Elaborating entity "cpu_1_nios2_oci_compute_tm_count" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_fifo:the_cpu_1_nios2_oci_fifo|cpu_1_nios2_oci_compute_tm_count:cpu_1_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_1_nios2_oci_fifowp_inc" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_fifo:the_cpu_1_nios2_oci_fifo|cpu_1_nios2_oci_fifowp_inc:cpu_1_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_1_nios2_oci_fifocount_inc" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_fifo:the_cpu_1_nios2_oci_fifo|cpu_1_nios2_oci_fifocount_inc:cpu_1_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_1_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_1_oci_test_bench-europa
    Info: Found entity 1: cpu_1_oci_test_bench
Info: Elaborating entity "cpu_1_oci_test_bench" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_fifo:the_cpu_1_nios2_oci_fifo|cpu_1_oci_test_bench:the_cpu_1_oci_test_bench"
Info: Elaborating entity "cpu_1_nios2_oci_pib" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_pib:the_cpu_1_nios2_oci_pib"
Info: Elaborating entity "cpu_1_nios2_oci_im" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im"
Info: Elaborating entity "cpu_1_traceram_lpm_dram_bdp_component_module" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component"
Warning: Using design file cpu_1_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_1_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_1_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_1_jtag_debug_module_wrapper" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_1_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range
Warning: Using design file cpu_1_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_1_jtag_debug_module_tck-europa
    Info: Found entity 1: cpu_1_jtag_debug_module_tck
Info: Elaborating entity "cpu_1_jtag_debug_module_tck" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck"
Warning: Using design file cpu_1_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_1_jtag_debug_module_sysclk-europa
    Info: Found entity 1: cpu_1_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_1_jtag_debug_module_sysclk" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_sysclk:the_cpu_1_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy"
Info: Instantiated megafunction "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_1_jtag_debug_module_phy"
Info: Elaborating entity "cpu_1_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator" for hierarchy "unnamed:inst|cpu_1_2d_interface25_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_1_2d_interface25_inst_nios_custom_instruction_slave_0"
Info: Elaborating entity "cpu_1_2d_interface25_inst" for hierarchy "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst"
Info: Elaborating entity "cpu_1_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0_arbitrator" for hierarchy "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_1_ycbcr_to_rgb2_inst_nios_custom_instruction_slave_0"
Info: Elaborating entity "cpu_1_ycbcr_to_rgb2_inst" for hierarchy "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "unnamed:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: jtag_uart_0_log_module-europa
    Info: Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_0_drom_module-europa
    Info: Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info: Found design unit 7: jtag_uart_0-europa
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Elaborating entity "jtag_uart_0" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "unnamed:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "1"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "jtag_uart_1_avalon_jtag_slave_arbitrator" for hierarchy "unnamed:inst|jtag_uart_1_avalon_jtag_slave_arbitrator:the_jtag_uart_1_avalon_jtag_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file jtag_uart_1.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: jtag_uart_1_log_module-europa
    Info: Found design unit 2: jtag_uart_1_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_1_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_1_drom_module-europa
    Info: Found design unit 5: jtag_uart_1_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_1_scfifo_r-europa
    Info: Found design unit 7: jtag_uart_1-europa
    Info: Found entity 1: jtag_uart_1_log_module
    Info: Found entity 2: jtag_uart_1_sim_scfifo_w
    Info: Found entity 3: jtag_uart_1_scfifo_w
    Info: Found entity 4: jtag_uart_1_drom_module
    Info: Found entity 5: jtag_uart_1_sim_scfifo_r
    Info: Found entity 6: jtag_uart_1_scfifo_r
    Info: Found entity 7: jtag_uart_1
Info: Elaborating entity "jtag_uart_1" for hierarchy "unnamed:inst|jtag_uart_1:the_jtag_uart_1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_1_scfifo_w" for hierarchy "unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_w:the_jtag_uart_1_scfifo_w"
Info: Elaborating entity "jtag_uart_1_scfifo_r" for hierarchy "unnamed:inst|jtag_uart_1:the_jtag_uart_1|jtag_uart_1_scfifo_r:the_jtag_uart_1_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic"
Info: Instantiated megafunction "unnamed:inst|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "mailbox_0_s1_arbitrator" for hierarchy "unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file mailbox_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mailbox_0-europa
    Info: Found entity 1: mailbox_0
Info: Elaborating entity "mailbox_0" for hierarchy "unnamed:inst|mailbox_0:the_mailbox_0"
Info: Elaborating entity "mailbox_1_s1_arbitrator" for hierarchy "unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file mailbox_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mailbox_1-europa
    Info: Found entity 1: mailbox_1
Info: Elaborating entity "mailbox_1" for hierarchy "unnamed:inst|mailbox_1:the_mailbox_1"
Info: Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module" for hierarchy "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_data_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module" for hierarchy "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_1_instruction_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info: Found design unit 1: sdram_0_input_efifo_module-europa
    Info: Found design unit 2: sdram_0-europa
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Elaborating entity "sdram_0" for hierarchy "unnamed:inst|sdram_0:the_sdram_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "unnamed:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sram_0_avalon_sram_slave_arbitrator" for hierarchy "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module" for hierarchy "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module" for hierarchy "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module" for hierarchy "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_1_data_master_to_sram_0_avalon_sram_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module" for hierarchy "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_sram_0_avalon_sram_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sram_0" for hierarchy "unnamed:inst|sram_0:the_sram_0"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sysid-europa
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "unnamed:inst|sysid:the_sysid"
Info: Elaborating entity "timer_0_s1_arbitrator" for hierarchy "unnamed:inst|timer_0_s1_arbitrator:the_timer_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file timer_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: timer_0-europa
    Info: Found entity 1: timer_0
Info: Elaborating entity "timer_0" for hierarchy "unnamed:inst|timer_0:the_timer_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "timer_1_s1_arbitrator" for hierarchy "unnamed:inst|timer_1_s1_arbitrator:the_timer_1_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file timer_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: timer_1-europa
    Info: Found entity 1: timer_1
Info: Elaborating entity "timer_1" for hierarchy "unnamed:inst|timer_1:the_timer_1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "video_clipper_0_avalon_clipper_sink_arbitrator" for hierarchy "unnamed:inst|video_clipper_0_avalon_clipper_sink_arbitrator:the_video_clipper_0_avalon_clipper_sink"
Info: Elaborating entity "video_clipper_0_avalon_clipper_source_arbitrator" for hierarchy "unnamed:inst|video_clipper_0_avalon_clipper_source_arbitrator:the_video_clipper_0_avalon_clipper_source"
Info: Elaborating entity "video_clipper_0" for hierarchy "unnamed:inst|video_clipper_0:the_video_clipper_0"
Warning: Using design file altera_up_video_clipper_drop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_video_clipper_drop
Info: Elaborating entity "altera_up_video_clipper_drop" for hierarchy "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop"
Warning: Using design file altera_up_video_clipper_counters.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_video_clipper_counters
Info: Elaborating entity "altera_up_video_clipper_counters" for hierarchy "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)
Warning: Using design file altera_up_video_clipper_add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_video_clipper_add
Info: Elaborating entity "altera_up_video_clipper_add" for hierarchy "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add"
Info: Elaborating entity "altera_up_video_clipper_counters" for hierarchy "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "video_dual_clock_buffer_0_avalon_dc_buffer_sink_arbitrator" for hierarchy "unnamed:inst|video_dual_clock_buffer_0_avalon_dc_buffer_sink_arbitrator:the_video_dual_clock_buffer_0_avalon_dc_buffer_sink"
Info: Elaborating entity "video_dual_clock_buffer_0_avalon_dc_buffer_source_arbitrator" for hierarchy "unnamed:inst|video_dual_clock_buffer_0_avalon_dc_buffer_source_arbitrator:the_video_dual_clock_buffer_0_avalon_dc_buffer_source"
Info: Elaborating entity "video_dual_clock_buffer_0" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0"
Info: Elaborating entity "dcfifo" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO"
Info: Elaborated megafunction instantiation "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO"
Info: Instantiated megafunction "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_hpj1.tdf
    Info: Found entity 1: dcfifo_hpj1
Info: Elaborating entity "dcfifo_hpj1" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf
    Info: Found entity 1: a_gray2bin_bcb
Info: Elaborating entity "a_gray2bin_bcb" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf
    Info: Found entity 1: a_graycounter_f86
Info: Elaborating entity "a_graycounter_f86" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_f86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf
    Info: Found entity 1: a_graycounter_41c
Info: Elaborating entity "a_graycounter_41c" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_41c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf
    Info: Found entity 1: a_graycounter_31c
Info: Elaborating entity "a_graycounter_31c" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|a_graycounter_31c:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf
    Info: Found entity 1: altsyncram_7ku
Info: Elaborating entity "altsyncram_7ku" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info: Found entity 1: dffpipe_c2e
Info: Elaborating entity "dffpipe_c2e" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_c2e:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf
    Info: Found entity 1: alt_synch_pipe_7u7
Info: Elaborating entity "alt_synch_pipe_7u7" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info: Found entity 1: dffpipe_1v8
Info: Elaborating entity "dffpipe_1v8" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info: Found entity 1: dffpipe_0v8
Info: Elaborating entity "dffpipe_0v8" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf
    Info: Found entity 1: alt_synch_pipe_8u7
Info: Elaborating entity "alt_synch_pipe_8u7" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info: Found entity 1: dffpipe_2v8
Info: Elaborating entity "dffpipe_2v8" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf
    Info: Found entity 1: cmpr_o16
Info: Elaborating entity "cmpr_o16" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|cmpr_o16:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf
    Info: Found entity 1: mux_1u7
Info: Elaborating entity "mux_1u7" for hierarchy "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "video_pixel_buffer_dma_0_avalon_control_slave_arbitrator" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0_avalon_control_slave_arbitrator:the_video_pixel_buffer_dma_0_avalon_control_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "video_pixel_buffer_dma_0_avalon_pixel_source_arbitrator" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0_avalon_pixel_source_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_source"
Info: Elaborating entity "video_pixel_buffer_dma_0" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0"
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma_0.v(253): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma_0.v(254): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma_0.v(259): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at video_pixel_buffer_dma_0.v(338): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "scfifo" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer"
Info: Elaborated megafunction instantiation "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer"
Info: Instantiated megafunction "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "almost_empty_value" = "32"
    Info: Parameter "almost_full_value" = "96"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "26"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_60a1.tdf
    Info: Found entity 1: scfifo_60a1
Info: Elaborating entity "scfifo_60a1" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_rn31.tdf
    Info: Found entity 1: a_dpfifo_rn31
Info: Elaborating entity "a_dpfifo_rn31" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1d81.tdf
    Info: Found entity 1: altsyncram_1d81
Info: Elaborating entity "altsyncram_1d81" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|altsyncram_1d81:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf
    Info: Found entity 1: cmpr_2o8
Info: Elaborating entity "cmpr_2o8" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cmpr_2o8:almost_full_comparer"
Info: Elaborating entity "cmpr_2o8" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cmpr_2o8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf
    Info: Found entity 1: cntr_d5b
Info: Elaborating entity "cntr_d5b" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_d5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf
    Info: Found entity 1: cntr_q57
Info: Elaborating entity "cntr_q57" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_q57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info: Found entity 1: cntr_e5b
Info: Elaborating entity "cntr_e5b" for hierarchy "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_60a1:auto_generated|a_dpfifo_rn31:dpfifo|cntr_e5b:wr_ptr"
Info: Elaborating entity "video_rgb_resampler_0_avalon_rgb_sink_arbitrator" for hierarchy "unnamed:inst|video_rgb_resampler_0_avalon_rgb_sink_arbitrator:the_video_rgb_resampler_0_avalon_rgb_sink"
Info: Elaborating entity "video_rgb_resampler_0_avalon_rgb_source_arbitrator" for hierarchy "unnamed:inst|video_rgb_resampler_0_avalon_rgb_source_arbitrator:the_video_rgb_resampler_0_avalon_rgb_source"
Info: Elaborating entity "video_rgb_resampler_0" for hierarchy "unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0"
Warning (10036): Verilog HDL or VHDL warning at video_rgb_resampler_0.v(125): object "a" assigned a value but never read
Info: Elaborating entity "video_scaler_0_avalon_scaler_sink_arbitrator" for hierarchy "unnamed:inst|video_scaler_0_avalon_scaler_sink_arbitrator:the_video_scaler_0_avalon_scaler_sink"
Info: Elaborating entity "video_scaler_0_avalon_scaler_source_arbitrator" for hierarchy "unnamed:inst|video_scaler_0_avalon_scaler_source_arbitrator:the_video_scaler_0_avalon_scaler_source"
Info: Elaborating entity "video_scaler_0" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0"
Warning: Using design file altera_up_video_scaler_multiply_height.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_video_scaler_multiply_height
Info: Elaborating entity "altera_up_video_scaler_multiply_height" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "scfifo" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO"
Info: Elaborated megafunction instantiation "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO"
Info: Instantiated megafunction "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "321"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_qd31.tdf
    Info: Found entity 1: scfifo_qd31
Info: Elaborating entity "scfifo_qd31" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_d531.tdf
    Info: Found entity 1: a_dpfifo_d531
Info: Elaborating entity "a_dpfifo_d531" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf
    Info: Found entity 1: altsyncram_pc81
Info: Elaborating entity "altsyncram_pc81" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf
    Info: Found entity 1: cmpr_4o8
Info: Elaborating entity "cmpr_4o8" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cmpr_4o8:almost_full_comparer"
Info: Elaborating entity "cmpr_4o8" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cmpr_4o8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf
    Info: Found entity 1: cntr_f5b
Info: Elaborating entity "cntr_f5b" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_f5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf
    Info: Found entity 1: cntr_s57
Info: Elaborating entity "cntr_s57" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf
    Info: Found entity 1: cntr_g5b
Info: Elaborating entity "cntr_g5b" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr"
Warning: Using design file altera_up_video_scaler_multiply_width.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_video_scaler_multiply_width
Info: Elaborating entity "altera_up_video_scaler_multiply_width" for hierarchy "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "video_vga_controller_0_avalon_vga_sink_arbitrator" for hierarchy "unnamed:inst|video_vga_controller_0_avalon_vga_sink_arbitrator:the_video_vga_controller_0_avalon_vga_sink"
Info: Elaborating entity "video_vga_controller_0" for hierarchy "unnamed:inst|video_vga_controller_0:the_video_vga_controller_0"
Warning: Using design file altera_up_avalon_video_vga_timing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_avalon_video_vga_timing
Info: Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "unnamed:inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(217): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "unnamed_reset_clk_0_domain_synch_module" for hierarchy "unnamed:inst|unnamed_reset_clk_0_domain_synch_module:unnamed_reset_clk_0_domain_synch"
Info: Elaborating entity "unnamed_reset_clk_1_domain_synch_module" for hierarchy "unnamed:inst|unnamed_reset_clk_1_domain_synch_module:unnamed_reset_clk_1_domain_synch"
Info: Elaborating entity "pll" for hierarchy "pll:inst2"
Info: Elaborating entity "altpll" for hierarchy "pll:inst2|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:inst2|altpll:altpll_component"
Info: Instantiated megafunction "pll:inst2|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "-3000"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "unnamed:inst|video_clipper_0:the_video_clipper_0|internal_empty[1]" is missing source, defaulting to GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|q_b[31]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|altsyncram_7ku:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|cpu_1_traceram_lpm_dram_bdp_component_module:cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info: Inferred 32 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult10"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult8"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult5"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult9"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult11"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult7"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|Mult6"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult10"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult8"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult5"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult9"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult11"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult7"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "unnamed:inst|cpu_1_2d_interface25_inst:the_cpu_1_2d_interface25_inst|custominstruction_2d:cpu_1_2d_interface25_inst|idct_1D:IDCT_1|Mult6"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0"
Info: Instantiated megafunction "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "24"
    Info: Parameter "LPM_WIDTHR" = "24"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pfh.tdf
    Info: Found entity 1: add_sub_pfh
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "unnamed:inst|cpu_0_ycbcr_to_rgb2_inst:the_cpu_0_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_0_ycbcr_to_rgb2_inst|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1"
Info: Instantiated megafunction "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "15"
    Info: Parameter "LPM_WIDTHP" = "23"
    Info: Parameter "LPM_WIDTHR" = "23"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_1gh.tdf
    Info: Found entity 1: add_sub_1gh
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3"
Info: Instantiated megafunction "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult3" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "24"
    Info: Parameter "LPM_WIDTHR" = "24"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2"
Info: Instantiated megafunction "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "22"
    Info: Parameter "LPM_WIDTHR" = "22"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_0gh.tdf
    Info: Found entity 1: add_sub_0gh
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "unnamed:inst|cpu_1_ycbcr_to_rgb2_inst:the_cpu_1_ycbcr_to_rgb2_inst|ycbcr_to_rgb:cpu_1_ycbcr_to_rgb2_inst|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "17"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "31"
    Info: Parameter "LPM_WIDTHR" = "31"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_35t.tdf
    Info: Found entity 1: mult_35t
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "30"
    Info: Parameter "LPM_WIDTHR" = "30"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_65h.tdf
    Info: Found entity 1: add_sub_65h
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf
    Info: Found entity 1: add_sub_rfh
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "15"
    Info: Parameter "LPM_WIDTHP" = "31"
    Info: Parameter "LPM_WIDTHR" = "31"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_75h.tdf
    Info: Found entity 1: add_sub_75h
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_sfh.tdf
    Info: Found entity 1: add_sub_sfh
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult10" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "17"
    Info: Parameter "LPM_WIDTHB" = "15"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_WIDTHR" = "32"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_55t.tdf
    Info: Found entity 1: mult_55t
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult3" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "18"
    Info: Parameter "LPM_WIDTHB" = "15"
    Info: Parameter "LPM_WIDTHP" = "33"
    Info: Parameter "LPM_WIDTHR" = "33"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_85t.tdf
    Info: Found entity 1: mult_85t
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult8" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "17"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "31"
    Info: Parameter "LPM_WIDTHR" = "31"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "13"
    Info: Parameter "LPM_WIDTHP" = "29"
    Info: Parameter "LPM_WIDTHR" = "29"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vfh.tdf
    Info: Found entity 1: add_sub_vfh
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_55h.tdf
    Info: Found entity 1: add_sub_55h
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_qfh.tdf
    Info: Found entity 1: add_sub_qfh
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult4"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_WIDTHR" = "32"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_v4h.tdf
    Info: Found entity 1: add_sub_v4h
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_tfh.tdf
    Info: Found entity 1: add_sub_tfh
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult9" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "17"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "33"
    Info: Parameter "LPM_WIDTHR" = "33"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_75t.tdf
    Info: Found entity 1: mult_75t
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult11" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "17"
    Info: Parameter "LPM_WIDTHB" = "13"
    Info: Parameter "LPM_WIDTHP" = "30"
    Info: Parameter "LPM_WIDTHR" = "30"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_15t.tdf
    Info: Found entity 1: mult_15t
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult7" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "15"
    Info: Parameter "LPM_WIDTHP" = "31"
    Info: Parameter "LPM_WIDTHR" = "31"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6"
Info: Instantiated megafunction "unnamed:inst|cpu_0_2d_interface25_inst:the_cpu_0_2d_interface25_inst|custominstruction_2d:cpu_0_2d_interface25_inst|idct_1D:IDCT_1|lpm_mult:Mult6" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_WIDTHR" = "32"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Warning: 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
Info: 149 registers lost all their fanouts during netlist optimizations. The first 149 are displayed below.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_itrace:the_cpu_1_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|endofpacket" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_endofpacket" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|video_scaler_0:the_video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_endofpacket" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|video_rgb_resampler_0:the_video_rgb_resampler_0|stream_out_endofpacket" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|video_clipper_0:the_video_clipper_0|altera_up_video_clipper_add:Clipper_Add|stream_out_endofpacket" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_im:the_cpu_1_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_bwp|dffe19a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|video_dual_clock_buffer_0:the_video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_hpj1:auto_generated|dffpipe_0v8:ws_brp|dffe19a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|last_cycle_cpu_1_data_master_granted_slave_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|last_cycle_cpu_0_data_master_granted_slave_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|last_cycle_cpu_1_instruction_master_granted_slave_cpu_1_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|last_cycle_cpu_1_data_master_granted_slave_cpu_1_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|last_cycle_cpu_0_data_master_granted_slave_mailbox_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|last_cycle_cpu_1_data_master_granted_slave_mailbox_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|last_cycle_cpu_0_data_master_granted_slave_mailbox_1_s1" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|last_cycle_cpu_1_data_master_granted_slave_mailbox_1_s1" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|last_cycle_cpu_0_data_master_granted_slave_sysid_control_slave" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|last_cycle_cpu_1_data_master_granted_slave_sysid_control_slave" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|d1_reasons_to_wait" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|cpu_1_jtag_debug_module_arbitrator:the_cpu_1_jtag_debug_module|cpu_1_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_0_s1_arbitrator:the_mailbox_0_s1|mailbox_0_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|sysid_control_slave_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "unnamed:inst|mailbox_1_s1_arbitrator:the_mailbox_1_s1|mailbox_1_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/c73chan/ECE423/Lab1/ECE423_soc.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "pll:inst2|altpll:altpll_component|pll"
Info: Implemented 21112 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 84 output pins
    Info: Implemented 35 bidirectional pins
    Info: Implemented 20370 logic cells
    Info: Implemented 580 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 32 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 204 warnings
    Info: Peak virtual memory: 703 megabytes
    Info: Processing ended: Sat Mar 28 14:17:49 2015
    Info: Elapsed time: 00:02:00
    Info: Total CPU time (on all processors): 00:01:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/c73chan/ECE423/Lab1/ECE423_soc.map.smsg.


