
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse aes_reg_pkg.sv aes_sbox_canright_pkg.sv entropy_src_pkg.sv entropy_src_reg_pkg.sv csrng_pkg.sv csrng_reg_pkg.sv edn_reg_pkg.sv edn_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv lc_ctrl_pkg.sv sha3_pkg.sv aes_pkg.sv top_pkg.sv tlul_pkg.sv aes_cipher_control.sv aes_cipher_control_fsm.sv aes_cipher_control_fsm_n.sv aes_cipher_control_fsm_p.sv aes_cipher_core.sv aes_key_expand.sv aes_mix_columns.sv aes_mix_single_column.sv aes_sbox.sv aes_sbox_canright.sv aes_sel_buf_chk.sv aes_shift_rows.sv aes_sub_bytes.sv csrng.sv csrng_block_encrypt.sv csrng_cmd_stage.sv csrng_core.sv csrng_ctr_drbg_cmd.sv csrng_ctr_drbg_gen.sv csrng_ctr_drbg_upd.sv csrng_main_sm.sv csrng_reg_top.sv csrng_state_db.sv csrng_track_sm.sv prim_alert_sender.sv prim_arbiter_ppc.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lc_sync.sv prim_packer_fifo.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2844.438 ; gain = 2.016 ; free physical = 52609 ; free virtual = 379891
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng" "*.svh"]] 
# }
# synth_design -top csrng \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top csrng -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49496
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:30]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2844.586 ; gain = 0.000 ; free physical = 44388 ; free virtual = 371674
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'csrng' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'csrng_reg_top' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_err.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001111 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 15'b000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000101 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized10' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized10' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized11' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized11' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_reg_top.sv:1822]
INFO: [Synth 8-6155] done synthesizing module 'csrng_reg_top' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'csrng_core' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_core.sv:9]
	Parameter SBoxImpl bound to: 1 - type: integer 
	Parameter NHwApps bound to: 32'sb00000000000000000000000000000010 
	Parameter RndCnstCsKeymgrDivNonProduction bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RndCnstCsKeymgrDivProduction bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'csrng_cmd_stage' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_cmd_stage.sv:8]
	Parameter CmdFifoWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter CmdFifoDepth bound to: 32'sb00000000000000000000000000000010 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_cmd' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_cmd_stage.sv:120]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_cmd' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_cmd_stage.sv:120]
INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000010011 
	Parameter OutSelDnCnt bound to: 1'b1 
	Parameter CntStyle bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
	Parameter Width bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
WARNING: [Synth 8-689] width (19) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_count.sv:98]
WARNING: [Synth 8-689] width (19) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000010011 
	Parameter ResetValue bound to: 19'b0000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000010011 
	Parameter ResetValue bound to: 19'b0000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_count' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_count.sv:36]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00011011 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00011011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00011011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_cmd_stage.sv:268]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000010000001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_genbits' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_cmd_stage.sv:369]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_genbits' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_cmd_stage.sv:369]
WARNING: [Synth 8-6014] Unused sequential element cmd_len_q_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_cmd_stage.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'csrng_cmd_stage' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_cmd_stage.sv:8]
INFO: [Synth 8-6157] synthesizing module 'csrng_track_sm' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_track_sm.sv:9]
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_track_sm.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'csrng_track_sm' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_track_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (27#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_intr_hw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000010000000 
	Parameter OutW bound to: 32'sb00000000000000000000000000100000 
	Parameter ClearOnRead bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_packer_fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_arbiter_ppc.sv:26]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter DW bound to: 32'b00000000000000000000000000000001 
	Parameter EnDataPort bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_arbiter_ppc.sv:26]
INFO: [Synth 8-6157] synthesizing module 'csrng_main_sm' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_main_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b01001110 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b01001110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 8'b01001110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_main_sm.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'csrng_main_sm' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_main_sm.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_packer_fifo.sv:42]
	Parameter InW bound to: 32'sb00000000000000000000000000100000 
	Parameter OutW bound to: 32'sb00000000000000000000000110000000 
	Parameter ClearOnRead bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo__parameterized0' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_packer_fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'csrng_state_db' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_state_db.sv:11]
	Parameter NApps bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000 
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'csrng_state_db' (31#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_state_db.sv:11]
INFO: [Synth 8-6157] synthesizing module 'csrng_ctr_drbg_cmd' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_cmd.sv:9]
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
	Parameter SeedLen bound to: 32'sb00000000000000000000000110000000 
	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000010010101001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (31#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_cmdreq' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_cmd.sv:146]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_cmdreq' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_cmd.sv:146]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000001100101001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (31#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_rcstage' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_cmd.sv:241]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_rcstage' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_cmd.sv:241]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_keyvrc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_cmd.sv:279]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_keyvrc' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_cmd.sv:279]
INFO: [Synth 8-6155] done synthesizing module 'csrng_ctr_drbg_cmd' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_cmd.sv:9]
INFO: [Synth 8-6157] synthesizing module 'csrng_ctr_drbg_upd' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:9]
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
	Parameter SeedLen bound to: 32'sb00000000000000000000000110000000 
	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b11000 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b11000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized3' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized1' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b110110 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b110110 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b110110 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized6' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized4' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized2' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000001100000111 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_updreq' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:280]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_updreq' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:280]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:350]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000110000111 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_bencreq' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:395]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_bencreq' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:395]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000010000111 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_bencack' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:436]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_bencack' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:436]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000110000000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized6' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_pdata' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:469]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_pdata' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:469]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:538]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_final' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:582]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_final' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:582]
INFO: [Synth 8-6155] done synthesizing module 'csrng_ctr_drbg_upd' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_upd.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_arbiter_ppc.sv:26]
	Parameter N bound to: 32'b00000000000000000000000000000010 
	Parameter DW bound to: 32'b00000000000000000000001100000111 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc__parameterized0' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_arbiter_ppc.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized7' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized7' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'csrng_block_encrypt' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_block_encrypt.sv:8]
	Parameter SBoxImpl bound to: 1 - type: integer 
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_core' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_core.sv:94]
	Parameter AES192Enable bound to: 1'b0 
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_shift_rows' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_shift_rows.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'aes_shift_rows' (35#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_shift_rows.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_columns' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_mix_columns.sv:7]
INFO: [Synth 8-6157] synthesizing module 'aes_mix_single_column' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_single_column' (36#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_mix_single_column.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_mix_columns' (37#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_mix_columns.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_core.sv:485]
INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sel_buf_chk.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (38#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sel_buf_chk.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
	Parameter Width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (38#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
WARNING: [Synth 8-689] width (2) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_core.sv:252]
WARNING: [Synth 8-689] width (2) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_core.sv:253]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_core.sv:265]
INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sub_bytes.sv:7]
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sbox.sv:8]
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox_canright' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sbox_canright.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox_canright' (39#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sbox_canright.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (40#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sbox.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'aes_sub_bytes' (41#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sub_bytes.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_core.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_core.sv:427]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_core.sv:446]
INFO: [Synth 8-6157] synthesizing module 'aes_key_expand' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_key_expand.sv:8]
	Parameter AES192Enable bound to: 1'b0 
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_key_expand.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_key_expand.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_key_expand.sv:175]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_key_expand.sv:261]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_key_expand.sv:271]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_key_expand.sv:354]
WARNING: [Synth 8-5856] 3D RAM regular_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'aes_key_expand' (42#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_key_expand.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_core.sv:505]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control.sv:10]
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_p' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_p.sv:10]
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
	Parameter Width bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (42#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
WARNING: [Synth 8-689] width (26) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_p.sv:144]
WARNING: [Synth 8-689] width (26) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_p.sv:145]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm.sv:10]
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm.sv:180]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized8' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001001 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized8' (42#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized5' (42#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized3' (42#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm' (43#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
	Parameter Width bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (43#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_buf.sv:16]
WARNING: [Synth 8-689] width (48) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_p.sv:360]
WARNING: [Synth 8-689] width (48) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_p.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_p' (44#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_p.sv:10]
INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_n' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_n.sv:14]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter Masking bound to: 1'b0 
	Parameter SBoxImpl bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (26) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_n.sv:148]
WARNING: [Synth 8-689] width (26) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_n.sv:149]
WARNING: [Synth 8-689] width (48) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_n.sv:370]
WARNING: [Synth 8-689] width (48) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_n.sv:371]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_n' (45#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control_fsm_n.sv:14]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b100 
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized9' (45#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized6' (45#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control' (46#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_cipher_control.sv:10]
	Parameter Num bound to: 32'sb00000000000000000000000000000011 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sel_buf_chk.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized0' (46#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sel_buf_chk.sv:13]
	Parameter Num bound to: 32'sb00000000000000000000000000000100 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sel_buf_chk.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized1' (46#1) [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/aes_sel_buf_chk.sv:13]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5856] 3D RAM key_words_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM state_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM add_round_key_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_full_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_full_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_dec_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_dec_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM round_key_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter Width bound to: 32'b00000000000000000000000000000111 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_blkenc' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_block_encrypt.sv:138]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_blkenc' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_block_encrypt.sv:138]
	Parameter N bound to: 32'b00000000000000000000000000000010 
	Parameter DW bound to: 32'b00000000000000000000000110000111 
	Parameter NApps bound to: 32'sb00000000000000000000000000000011 
	Parameter Cmd bound to: 32'sb00000000000000000000000000000011 
	Parameter StateId bound to: 32'sb00000000000000000000000000000100 
	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000 
	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000 
	Parameter SeedLen bound to: 32'sb00000000000000000000000110000000 
	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01101 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01101 
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01101 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_genreq' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:260]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_genreq' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:260]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:343]
	Parameter Width bound to: 32'b00000000000000000000000110100010 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_adstage' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:389]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_adstage' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:389]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_bencack' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:445]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_bencack' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:445]
	Parameter Width bound to: 32'b00000000000000000000001000101001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_rcstage' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:498]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_rcstage' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:498]
	Parameter Width bound to: 32'b00000000000000000000001000101000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b0 
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'u_prim_fifo_sync_genbits' [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:539]
WARNING: [Synth 8-7023] instance 'u_prim_fifo_sync_genbits' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/csrng_ctr_drbg_gen.sv:539]
WARNING: [Synth 8-7129] Port req_chk_i in module prim_arbiter_ppc__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sel_buf_chk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sel_buf_chk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_valid_i in module aes_cipher_control_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_i in module aes_cipher_control_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_valid_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_ready_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_valid_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[0] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[2] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[1] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[0] in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port crypt_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_key_gen_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_clear_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_clear_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel_err_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_enc_err_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port rnd_ctr_err_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_err_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port alert_fatal_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_ack_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port sub_bytes_out_req_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_expand_out_req_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port crypt_q_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_key_gen_q_ni in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_q_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_clear_q_i in module aes_cipher_control_fsm_n is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_valid_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_ready_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_valid_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[0] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[2] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[1] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_len_i[0] in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port crypt_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_key_gen_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_clear_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out_clear_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel_err_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_enc_err_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port rnd_ctr_err_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_err_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port alert_fatal_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_ack_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port sub_bytes_out_req_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_expand_out_req_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port crypt_q_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_key_gen_q_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port prng_reseed_q_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_clear_q_i in module aes_cipher_control_fsm_p is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_ack_i in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[7] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[6] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[5] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[4] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[3] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[2] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[1] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port mask_i[0] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[27] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[26] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[25] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[24] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[23] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[22] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[21] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[20] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[19] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[18] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[17] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[16] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[15] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[14] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[13] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[12] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[11] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[10] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[9] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[8] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[7] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[6] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[5] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[4] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[3] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[2] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[1] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port prd_i[0] in module aes_sbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_valid_i in module aes_key_expand is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_i[1] in module aes_cipher_core is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2844.586 ; gain = 0.000 ; free physical = 48612 ; free virtual = 375972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2844.586 ; gain = 0.000 ; free physical = 48824 ; free virtual = 376162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 48764 ; free virtual = 376107
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 47346 ; free virtual = 374756
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   20 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 46    
	   3 Input    2 Bit       Adders := 6     
	   3 Input    1 Bit       Adders := 34    
+---XORs : 
	   2 Input    384 Bit         XORs := 2     
	   2 Input    128 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 11    
	   2 Input      8 Bit         XORs := 113   
	   4 Input      8 Bit         XORs := 32    
	   2 Input      4 Bit         XORs := 40    
	   2 Input      3 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 262   
	   2 Input      1 Bit         XORs := 1029  
	   4 Input      1 Bit         XORs := 200   
	   5 Input      1 Bit         XORs := 80    
	   6 Input      1 Bit         XORs := 60    
	   3 Input      1 Bit         XORs := 260   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 240   
+---Registers : 
	             1193 Bit    Registers := 1     
	              809 Bit    Registers := 3     
	              775 Bit    Registers := 1     
	              553 Bit    Registers := 1     
	              552 Bit    Registers := 1     
	              418 Bit    Registers := 6     
	              391 Bit    Registers := 2     
	              384 Bit    Registers := 7     
	              135 Bit    Registers := 2     
	              129 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 26    
	               19 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 51    
	                1 Bit    Registers := 167   
+---Muxes : 
	   2 Input  809 Bit        Muxes := 2     
	   2 Input  775 Bit        Muxes := 2     
	   2 Input  552 Bit        Muxes := 1     
	   2 Input  418 Bit        Muxes := 6     
	   2 Input  391 Bit        Muxes := 2     
	   2 Input  384 Bit        Muxes := 8     
	   5 Input  384 Bit        Muxes := 1     
	   5 Input  256 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 3     
	   5 Input  128 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 26    
	   3 Input   32 Bit        Muxes := 36    
	   4 Input   32 Bit        Muxes := 9     
	   2 Input   19 Bit        Muxes := 15    
	   2 Input   12 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 84    
	   2 Input    8 Bit        Muxes := 159   
	   4 Input    8 Bit        Muxes := 35    
	  12 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 3     
	  49 Input    8 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 27    
	   5 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 21    
	   5 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 6     
	   9 Input    5 Bit        Muxes := 9     
	   7 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 14    
	   3 Input    4 Bit        Muxes := 3     
	  16 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 25    
	   5 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 3     
	  11 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 111   
	   9 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 4     
	  11 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 255   
	   5 Input    1 Bit        Muxes := 15    
	   9 Input    1 Bit        Muxes := 60    
	   6 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 29    
	   8 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'u_prim_fifo_cmd/gen_normal_fifo.storage_reg[0]' and it is trimmed from '32' to '31' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:123]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_prim_fifo_cmd/gen_normal_fifo.storage_reg[1]' and it is trimmed from '32' to '31' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:123]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_prim_fifo_cmd/gen_normal_fifo.storage_reg[0]' and it is trimmed from '32' to '31' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:123]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_prim_fifo_cmd/gen_normal_fifo.storage_reg[1]' and it is trimmed from '32' to '31' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:123]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_prim_fifo_cmd/gen_normal_fifo.storage_reg[0]' and it is trimmed from '32' to '31' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:123]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_prim_fifo_cmd/gen_normal_fifo.storage_reg[1]' and it is trimmed from '32' to '31' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/prim_fifo_sync.sv:123]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 51433 ; free virtual = 378862
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 51419 ; free virtual = 378848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 51511 ; free virtual = 378948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:56 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 53004 ; free virtual = 380420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:56 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 53005 ; free virtual = 380421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:56 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 53004 ; free virtual = 380420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:57 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 52993 ; free virtual = 380409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:57 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 52982 ; free virtual = 380398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:57 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 52981 ; free virtual = 380397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |    12|
|4     |LUT3 |     9|
|5     |LUT4 |    49|
|6     |LUT5 |    28|
|7     |LUT6 |    84|
|8     |FDCE |    91|
|9     |FDPE |    21|
|10    |IBUF |   112|
|11    |OBUF |   342|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------------+-------------------------------------------+------+
|      |Instance                                 |Module                                     |Cells |
+------+-----------------------------------------+-------------------------------------------+------+
|1     |top                                      |                                           |   753|
|2     |  \gen_alert_tx[0].u_prim_alert_sender   |prim_alert_sender                          |    41|
|3     |    i_decode_ack                         |prim_diff_decode_14                        |    16|
|4     |      \gen_async.i_sync_n                |prim_flop_2sync__parameterized0_24         |     4|
|5     |        \gen_generic.u_impl_generic      |prim_generic_flop_2sync__parameterized0_29 |     4|
|6     |          u_sync_1                       |prim_generic_flop__parameterized0_30       |     1|
|7     |          u_sync_2                       |prim_generic_flop__parameterized0_31       |     3|
|8     |      \gen_async.i_sync_p                |prim_flop_2sync_25                         |     7|
|9     |        \gen_generic.u_impl_generic      |prim_generic_flop_2sync_26                 |     7|
|10    |          u_sync_1                       |prim_generic_flop_27                       |     1|
|11    |          u_sync_2                       |prim_generic_flop_28                       |     6|
|12    |    i_decode_ping                        |prim_diff_decode_15                        |    19|
|13    |      \gen_async.i_sync_n                |prim_flop_2sync__parameterized0_16         |     3|
|14    |        \gen_generic.u_impl_generic      |prim_generic_flop_2sync__parameterized0_21 |     3|
|15    |          u_sync_1                       |prim_generic_flop__parameterized0_22       |     1|
|16    |          u_sync_2                       |prim_generic_flop__parameterized0_23       |     2|
|17    |      \gen_async.i_sync_p                |prim_flop_2sync_17                         |    12|
|18    |        \gen_generic.u_impl_generic      |prim_generic_flop_2sync_18                 |    12|
|19    |          u_sync_1                       |prim_generic_flop_19                       |     1|
|20    |          u_sync_2                       |prim_generic_flop_20                       |    11|
|21    |  \gen_alert_tx[1].u_prim_alert_sender   |prim_alert_sender__parameterized0          |    51|
|22    |    i_decode_ack                         |prim_diff_decode                           |    18|
|23    |      \gen_async.i_sync_n                |prim_flop_2sync__parameterized0_6          |     2|
|24    |        \gen_generic.u_impl_generic      |prim_generic_flop_2sync__parameterized0_11 |     2|
|25    |          u_sync_1                       |prim_generic_flop__parameterized0_12       |     1|
|26    |          u_sync_2                       |prim_generic_flop__parameterized0_13       |     1|
|27    |      \gen_async.i_sync_p                |prim_flop_2sync_7                          |    11|
|28    |        \gen_generic.u_impl_generic      |prim_generic_flop_2sync_8                  |    11|
|29    |          u_sync_1                       |prim_generic_flop_9                        |     1|
|30    |          u_sync_2                       |prim_generic_flop_10                       |    10|
|31    |    i_decode_ping                        |prim_diff_decode_3                         |    25|
|32    |      \gen_async.i_sync_n                |prim_flop_2sync__parameterized0            |    12|
|33    |        \gen_generic.u_impl_generic      |prim_generic_flop_2sync__parameterized0    |    12|
|34    |          u_sync_1                       |prim_generic_flop__parameterized0          |     1|
|35    |          u_sync_2                       |prim_generic_flop__parameterized0_5        |    11|
|36    |      \gen_async.i_sync_p                |prim_flop_2sync                            |     9|
|37    |        \gen_generic.u_impl_generic      |prim_generic_flop_2sync                    |     9|
|38    |          u_sync_1                       |prim_generic_flop                          |     1|
|39    |          u_sync_2                       |prim_generic_flop_4                        |     8|
|40    |  u_csrng_core                           |csrng_core                                 |    28|
|41    |    u_csrng_block_encrypt                |csrng_block_encrypt                        |     1|
|42    |      u_aes_cipher_core                  |aes_cipher_core                            |     1|
|43    |        u_aes_cipher_control             |aes_cipher_control                         |     1|
|44    |          u_crypt_regs                   |prim_flop__parameterized6                  |     1|
|45    |            \gen_generic.u_impl_generic  |prim_generic_flop__parameterized9          |     1|
|46    |    u_csrng_ctr_drbg_gen                 |csrng_ctr_drbg_gen                         |    11|
|47    |      u_state_regs                       |prim_sparse_fsm_flop__parameterized4       |    11|
|48    |        u_state_flop                     |prim_flop__parameterized7                  |    11|
|49    |          \gen_generic.u_impl_generic    |prim_generic_flop__parameterized10         |    11|
|50    |    u_csrng_ctr_drbg_upd                 |csrng_ctr_drbg_upd                         |    11|
|51    |      u_blk_enc_state_regs               |prim_sparse_fsm_flop__parameterized1       |    11|
|52    |        u_state_flop                     |prim_flop__parameterized3                  |    11|
|53    |          \gen_generic.u_impl_generic    |prim_generic_flop__parameterized5          |    11|
|54    |    u_csrng_state_db                     |csrng_state_db                             |     1|
|55    |  u_reg                                  |csrng_reg_top                              |   178|
|56    |    u_cmd_req                            |prim_subreg__parameterized3                |    64|
|57    |    u_intr_state_cs_cmd_req_done         |prim_subreg                                |     3|
|58    |    u_intr_state_cs_entropy_req          |prim_subreg_0                              |     1|
|59    |    u_intr_state_cs_fatal_err            |prim_subreg_1                              |     1|
|60    |    u_intr_state_cs_hw_inst_exc          |prim_subreg_2                              |     1|
|61    |    u_reg_if                             |tlul_adapter_reg                           |   102|
|62    |    u_sw_cmd_sts_cmd_rdy                 |prim_subreg__parameterized4                |     2|
+------+-----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:57 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 52990 ; free virtual = 380406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 475 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:01:57 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 53001 ; free virtual = 380417
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:57 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 53000 ; free virtual = 380416
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.547 ; gain = 0.000 ; free physical = 52751 ; free virtual = 380158
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.547 ; gain = 0.000 ; free physical = 52502 ; free virtual = 379909
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 82f6eb84
INFO: [Common 17-83] Releasing license: Synthesis
253 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 2873.547 ; gain = 29.109 ; free physical = 52704 ; free virtual = 380112
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/util_temp_csrng_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/timing_temp_csrng_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3001.184 ; gain = 127.637 ; free physical = 52159 ; free virtual = 379576
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/power_temp_csrng_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_10-06-2022T20-03-24/Golden_vivado_diff.json/csrng/power_temp_csrng_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Jun 10 20:06:14 2022...
real 170.46
user 163.45
sys 24.89
