<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <export preferredWidth="214" />
   <name preferredWidth="222" />
   <description preferredWidth="228" />
   <inputclock preferredWidth="112" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/DSP/Primitive DSP,Library/Processors and Peripherals/Inter-Process Communication,Library/Processors and Peripherals/Co-Processors,Library/Interface Protocols/PCI Express,Library/Interface Protocols/Transceiver PLL,Library,Library/Qsys Interconnect,Library/Qsys Interconnect/Memory-Mapped,Library/Basic Functions/DMA,Library/Memory Interfaces and Controllers/Memory Interfaces with ALTMEMPHY,Library/Basic Functions/Bridges and Adaptors/Interrupt,Library/Basic Functions/Configuration and Programming,Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Interface Protocols/Ethernet/Reference Design Components,Library/Memory Interfaces and Controllers,Library/Basic Functions/Simulation; Debug and Verification/Verification,Library/Basic Functions,Library/Interface Protocols/Transceiver PHY,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library/Interface Protocols/RapidIO,Library/Interface Protocols,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Interface Protocols/PCI Express/Example Design Components,Library/University Program/Audio &amp; Video/Video,Library/Processors and Peripherals/Co-Processors/Nios II Custom Instructions,Library/University Program/Audio &amp; Video,Library/University Program/Bridges,Library/Basic Functions/Bridges and Adaptors/Reset,Library/Tri-State Components,Library/Qsys Interconnect/Tri-State Components,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Processors and Peripherals/Hard Processor Components,Library/DSP/Video and Image Processing,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Basic Functions/Bridges and Adaptors,Library/Interface Protocols/Serial,Library/Interface Protocols/Ethernet/1G Multi-rate Ethernet,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/DSP,Library/University Program,Library/Basic Functions/DMA/mSGDMA Sub-core,Library/Interface Protocols/Ethernet,Library/Interface Protocols/Ethernet/10G to 1G Multi-rate Ethernet,Library/Basic Functions/Simulation; Debug and Verification,Library/Memory Interfaces and Controllers/Flash,Project,Library/Processors and Peripherals/Embedded Processors,Library/Processors and Peripherals,Library/Basic Functions/Bridges and Adaptors/Clock,Library/Basic Functions/On Chip Memory,Library/DSP/Error Detection and Correction,Library/Processors and Peripherals/Peripherals,Library/Memory Interfaces and Controllers/SDRAM,Library/Basic Functions/Clocks; PLLs and Resets,Library/Interface Protocols/SerialLite,Library/Interface Protocols/JESD,Library/Interface Protocols/Audio &amp; Video" />
 <window width="1293" height="743" x="67" y="25" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
