

================================================================
== Vitis HLS Report for 'solve_1_Pipeline_VITIS_LOOP_117_2'
================================================================
* Date:           Tue Apr  4 19:45:44 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  0.959 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        ?|  0.180 us|         ?|    3|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_117_2  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      20|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      31|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      97|    -|
|Register             |        -|     -|        5|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        5|     148|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_63_32_1_1_U626  |mux_63_32_1_1  |        0|   0|  0|  31|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  31|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_152_p2   |         +|   0|  0|  10|           3|           1|
    |ap_condition_71       |       and|   0|  0|   2|           1|           1|
    |icmp_ln117_fu_146_p2  |      icmp|   0|  0|   8|           3|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|           7|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |arr_1_out           |  14|          3|   32|         96|
    |arr_2_out           |  14|          3|   32|         96|
    |arr_3_out           |  14|          3|   32|         96|
    |arr_4_out           |  14|          3|   32|         96|
    |arr_out             |  14|          3|   32|         96|
    |i_5_fu_62           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  97|         21|  167|        494|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_5_fu_62    |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_117_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_117_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_117_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_117_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_117_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_117_2|  return value|
|n_offset          |   in|    3|     ap_none|                           n_offset|        scalar|
|index             |   in|   32|     ap_none|                              index|        scalar|
|index_1           |   in|   32|     ap_none|                            index_1|        scalar|
|index_2           |   in|   32|     ap_none|                            index_2|        scalar|
|index_3           |   in|   32|     ap_none|                            index_3|        scalar|
|index_4           |   in|   32|     ap_none|                            index_4|        scalar|
|index_5           |   in|   32|     ap_none|                            index_5|        scalar|
|arr_4_out         |  out|   32|      ap_vld|                          arr_4_out|       pointer|
|arr_4_out_ap_vld  |  out|    1|      ap_vld|                          arr_4_out|       pointer|
|arr_3_out         |  out|   32|      ap_vld|                          arr_3_out|       pointer|
|arr_3_out_ap_vld  |  out|    1|      ap_vld|                          arr_3_out|       pointer|
|arr_2_out         |  out|   32|      ap_vld|                          arr_2_out|       pointer|
|arr_2_out_ap_vld  |  out|    1|      ap_vld|                          arr_2_out|       pointer|
|arr_1_out         |  out|   32|      ap_vld|                          arr_1_out|       pointer|
|arr_1_out_ap_vld  |  out|    1|      ap_vld|                          arr_1_out|       pointer|
|arr_out           |  out|   32|      ap_vld|                            arr_out|       pointer|
|arr_out_ap_vld    |  out|    1|      ap_vld|                            arr_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------+--------------+

