$date
  Mon Apr 24 20:08:41 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_ffd $end
$var reg 1 ! ent_clk $end
$var reg 1 " ent_clk_enable $end
$var reg 1 # ent_r $end
$var reg 1 $ ent_s $end
$var reg 1 % ent_d $end
$var reg 1 & sai_q $end
$var reg 1 ' sai_not_q $end
$scope module dut $end
$var reg 1 ( s $end
$var reg 1 ) r $end
$var reg 1 * d $end
$var reg 1 + clk $end
$var reg 1 , q $end
$var reg 1 - not_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
1$
0%
U&
U'
1(
1)
0*
0+
U,
U-
#5000000
1!
0&
1'
1+
0,
1-
#10000000
0!
0+
#15000000
1!
1+
#20000000
0!
0#
0$
0(
0)
0+
#25000000
1!
1+
#30000000
0!
0+
#35000000
1!
1+
#40000000
0!
1%
1*
0+
#45000000
1!
1&
0'
1+
1,
0-
#50000000
0!
0+
#55000000
1!
1+
#60000000
0!
0+
#65000000
1!
1+
#70000000
0!
0+
#75000000
1!
1+
#80000000
0!
0+
#85000000
1!
1+
#90000000
0!
0+
#95000000
1!
1+
#100000000
0!
0%
0*
0+
#105000000
1!
0&
1'
1+
0,
1-
#110000000
0!
0+
#115000000
1!
1+
#120000000
0!
0+
#125000000
1!
1+
#130000000
0!
1%
1*
0+
#135000000
1!
1&
0'
1+
1,
0-
#140000000
0!
0+
#145000000
1!
1+
#150000000
0!
0+
#155000000
1!
1+
#160000000
0!
0+
#165000000
1!
1+
#170000000
0!
0+
#175000000
1!
1+
#180000000
0!
0+
#185000000
1!
1+
#190000000
0!
0+
#195000000
1!
1+
#200000000
0!
0"
0+
#205000000
