
Gameing101.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f48  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b10  080060e8  080060e8  000160e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bf8  08006bf8  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006bf8  08006bf8  00016bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c00  08006c00  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c00  08006c00  00016c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c04  08006c04  00016c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006c08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000078  08006c80  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001e4  08006c80  000201e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d561  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e9  00000000  00000000  0002d609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d48  00000000  00000000  0002f7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c30  00000000  00000000  00030540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178e0  00000000  00000000  00031170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eaa9  00000000  00000000  00048a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f1d7  00000000  00000000  000574f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e66d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042fc  00000000  00000000  000e6720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080060d0 	.word	0x080060d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	080060d0 	.word	0x080060d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2f>:
 8000bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd4:	bf24      	itt	cs
 8000bd6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bda:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bde:	d90d      	bls.n	8000bfc <__aeabi_d2f+0x30>
 8000be0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf4:	bf08      	it	eq
 8000bf6:	f020 0001 	biceq.w	r0, r0, #1
 8000bfa:	4770      	bx	lr
 8000bfc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c00:	d121      	bne.n	8000c46 <__aeabi_d2f+0x7a>
 8000c02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c06:	bfbc      	itt	lt
 8000c08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	4770      	bxlt	lr
 8000c0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c16:	f1c2 0218 	rsb	r2, r2, #24
 8000c1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c22:	fa20 f002 	lsr.w	r0, r0, r2
 8000c26:	bf18      	it	ne
 8000c28:	f040 0001 	orrne.w	r0, r0, #1
 8000c2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c38:	ea40 000c 	orr.w	r0, r0, ip
 8000c3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c44:	e7cc      	b.n	8000be0 <__aeabi_d2f+0x14>
 8000c46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4a:	d107      	bne.n	8000c5c <__aeabi_d2f+0x90>
 8000c4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c50:	bf1e      	ittt	ne
 8000c52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c5a:	4770      	bxne	lr
 8000c5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__aeabi_uldivmod>:
 8000c6c:	b953      	cbnz	r3, 8000c84 <__aeabi_uldivmod+0x18>
 8000c6e:	b94a      	cbnz	r2, 8000c84 <__aeabi_uldivmod+0x18>
 8000c70:	2900      	cmp	r1, #0
 8000c72:	bf08      	it	eq
 8000c74:	2800      	cmpeq	r0, #0
 8000c76:	bf1c      	itt	ne
 8000c78:	f04f 31ff 	movne.w	r1, #4294967295
 8000c7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c80:	f000 b974 	b.w	8000f6c <__aeabi_idiv0>
 8000c84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c8c:	f000 f806 	bl	8000c9c <__udivmoddi4>
 8000c90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c98:	b004      	add	sp, #16
 8000c9a:	4770      	bx	lr

08000c9c <__udivmoddi4>:
 8000c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca0:	9d08      	ldr	r5, [sp, #32]
 8000ca2:	4604      	mov	r4, r0
 8000ca4:	468e      	mov	lr, r1
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d14d      	bne.n	8000d46 <__udivmoddi4+0xaa>
 8000caa:	428a      	cmp	r2, r1
 8000cac:	4694      	mov	ip, r2
 8000cae:	d969      	bls.n	8000d84 <__udivmoddi4+0xe8>
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	b152      	cbz	r2, 8000ccc <__udivmoddi4+0x30>
 8000cb6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cba:	f1c2 0120 	rsb	r1, r2, #32
 8000cbe:	fa20 f101 	lsr.w	r1, r0, r1
 8000cc2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc6:	ea41 0e03 	orr.w	lr, r1, r3
 8000cca:	4094      	lsls	r4, r2
 8000ccc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd0:	0c21      	lsrs	r1, r4, #16
 8000cd2:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd6:	fa1f f78c 	uxth.w	r7, ip
 8000cda:	fb08 e316 	mls	r3, r8, r6, lr
 8000cde:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ce2:	fb06 f107 	mul.w	r1, r6, r7
 8000ce6:	4299      	cmp	r1, r3
 8000ce8:	d90a      	bls.n	8000d00 <__udivmoddi4+0x64>
 8000cea:	eb1c 0303 	adds.w	r3, ip, r3
 8000cee:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cf2:	f080 811f 	bcs.w	8000f34 <__udivmoddi4+0x298>
 8000cf6:	4299      	cmp	r1, r3
 8000cf8:	f240 811c 	bls.w	8000f34 <__udivmoddi4+0x298>
 8000cfc:	3e02      	subs	r6, #2
 8000cfe:	4463      	add	r3, ip
 8000d00:	1a5b      	subs	r3, r3, r1
 8000d02:	b2a4      	uxth	r4, r4
 8000d04:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d08:	fb08 3310 	mls	r3, r8, r0, r3
 8000d0c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d10:	fb00 f707 	mul.w	r7, r0, r7
 8000d14:	42a7      	cmp	r7, r4
 8000d16:	d90a      	bls.n	8000d2e <__udivmoddi4+0x92>
 8000d18:	eb1c 0404 	adds.w	r4, ip, r4
 8000d1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d20:	f080 810a 	bcs.w	8000f38 <__udivmoddi4+0x29c>
 8000d24:	42a7      	cmp	r7, r4
 8000d26:	f240 8107 	bls.w	8000f38 <__udivmoddi4+0x29c>
 8000d2a:	4464      	add	r4, ip
 8000d2c:	3802      	subs	r0, #2
 8000d2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d32:	1be4      	subs	r4, r4, r7
 8000d34:	2600      	movs	r6, #0
 8000d36:	b11d      	cbz	r5, 8000d40 <__udivmoddi4+0xa4>
 8000d38:	40d4      	lsrs	r4, r2
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	e9c5 4300 	strd	r4, r3, [r5]
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	428b      	cmp	r3, r1
 8000d48:	d909      	bls.n	8000d5e <__udivmoddi4+0xc2>
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	f000 80ef 	beq.w	8000f2e <__udivmoddi4+0x292>
 8000d50:	2600      	movs	r6, #0
 8000d52:	e9c5 0100 	strd	r0, r1, [r5]
 8000d56:	4630      	mov	r0, r6
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	fab3 f683 	clz	r6, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d14a      	bne.n	8000dfc <__udivmoddi4+0x160>
 8000d66:	428b      	cmp	r3, r1
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xd4>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 80f9 	bhi.w	8000f62 <__udivmoddi4+0x2c6>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb61 0303 	sbc.w	r3, r1, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	469e      	mov	lr, r3
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e0      	beq.n	8000d40 <__udivmoddi4+0xa4>
 8000d7e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d82:	e7dd      	b.n	8000d40 <__udivmoddi4+0xa4>
 8000d84:	b902      	cbnz	r2, 8000d88 <__udivmoddi4+0xec>
 8000d86:	deff      	udf	#255	; 0xff
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	2a00      	cmp	r2, #0
 8000d8e:	f040 8092 	bne.w	8000eb6 <__udivmoddi4+0x21a>
 8000d92:	eba1 010c 	sub.w	r1, r1, ip
 8000d96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d9a:	fa1f fe8c 	uxth.w	lr, ip
 8000d9e:	2601      	movs	r6, #1
 8000da0:	0c20      	lsrs	r0, r4, #16
 8000da2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da6:	fb07 1113 	mls	r1, r7, r3, r1
 8000daa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dae:	fb0e f003 	mul.w	r0, lr, r3
 8000db2:	4288      	cmp	r0, r1
 8000db4:	d908      	bls.n	8000dc8 <__udivmoddi4+0x12c>
 8000db6:	eb1c 0101 	adds.w	r1, ip, r1
 8000dba:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dbe:	d202      	bcs.n	8000dc6 <__udivmoddi4+0x12a>
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	f200 80cb 	bhi.w	8000f5c <__udivmoddi4+0x2c0>
 8000dc6:	4643      	mov	r3, r8
 8000dc8:	1a09      	subs	r1, r1, r0
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd0:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd8:	fb0e fe00 	mul.w	lr, lr, r0
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x156>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de8:	d202      	bcs.n	8000df0 <__udivmoddi4+0x154>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	f200 80bb 	bhi.w	8000f66 <__udivmoddi4+0x2ca>
 8000df0:	4608      	mov	r0, r1
 8000df2:	eba4 040e 	sub.w	r4, r4, lr
 8000df6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dfa:	e79c      	b.n	8000d36 <__udivmoddi4+0x9a>
 8000dfc:	f1c6 0720 	rsb	r7, r6, #32
 8000e00:	40b3      	lsls	r3, r6
 8000e02:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e06:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e0a:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0e:	fa01 f306 	lsl.w	r3, r1, r6
 8000e12:	431c      	orrs	r4, r3
 8000e14:	40f9      	lsrs	r1, r7
 8000e16:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e1a:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e22:	0c20      	lsrs	r0, r4, #16
 8000e24:	fa1f fe8c 	uxth.w	lr, ip
 8000e28:	fb09 1118 	mls	r1, r9, r8, r1
 8000e2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e30:	fb08 f00e 	mul.w	r0, r8, lr
 8000e34:	4288      	cmp	r0, r1
 8000e36:	fa02 f206 	lsl.w	r2, r2, r6
 8000e3a:	d90b      	bls.n	8000e54 <__udivmoddi4+0x1b8>
 8000e3c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e40:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e44:	f080 8088 	bcs.w	8000f58 <__udivmoddi4+0x2bc>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f240 8085 	bls.w	8000f58 <__udivmoddi4+0x2bc>
 8000e4e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e52:	4461      	add	r1, ip
 8000e54:	1a09      	subs	r1, r1, r0
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e5c:	fb09 1110 	mls	r1, r9, r0, r1
 8000e60:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e64:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e68:	458e      	cmp	lr, r1
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x1e2>
 8000e6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e70:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e74:	d26c      	bcs.n	8000f50 <__udivmoddi4+0x2b4>
 8000e76:	458e      	cmp	lr, r1
 8000e78:	d96a      	bls.n	8000f50 <__udivmoddi4+0x2b4>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	4461      	add	r1, ip
 8000e7e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e82:	fba0 9402 	umull	r9, r4, r0, r2
 8000e86:	eba1 010e 	sub.w	r1, r1, lr
 8000e8a:	42a1      	cmp	r1, r4
 8000e8c:	46c8      	mov	r8, r9
 8000e8e:	46a6      	mov	lr, r4
 8000e90:	d356      	bcc.n	8000f40 <__udivmoddi4+0x2a4>
 8000e92:	d053      	beq.n	8000f3c <__udivmoddi4+0x2a0>
 8000e94:	b15d      	cbz	r5, 8000eae <__udivmoddi4+0x212>
 8000e96:	ebb3 0208 	subs.w	r2, r3, r8
 8000e9a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9e:	fa01 f707 	lsl.w	r7, r1, r7
 8000ea2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea6:	40f1      	lsrs	r1, r6
 8000ea8:	431f      	orrs	r7, r3
 8000eaa:	e9c5 7100 	strd	r7, r1, [r5]
 8000eae:	2600      	movs	r6, #0
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb6:	f1c2 0320 	rsb	r3, r2, #32
 8000eba:	40d8      	lsrs	r0, r3
 8000ebc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec0:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec4:	4091      	lsls	r1, r2
 8000ec6:	4301      	orrs	r1, r0
 8000ec8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed8:	0c0b      	lsrs	r3, r1, #16
 8000eda:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ede:	fb00 f60e 	mul.w	r6, r0, lr
 8000ee2:	429e      	cmp	r6, r3
 8000ee4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee8:	d908      	bls.n	8000efc <__udivmoddi4+0x260>
 8000eea:	eb1c 0303 	adds.w	r3, ip, r3
 8000eee:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ef2:	d22f      	bcs.n	8000f54 <__udivmoddi4+0x2b8>
 8000ef4:	429e      	cmp	r6, r3
 8000ef6:	d92d      	bls.n	8000f54 <__udivmoddi4+0x2b8>
 8000ef8:	3802      	subs	r0, #2
 8000efa:	4463      	add	r3, ip
 8000efc:	1b9b      	subs	r3, r3, r6
 8000efe:	b289      	uxth	r1, r1
 8000f00:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f04:	fb07 3316 	mls	r3, r7, r6, r3
 8000f08:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f0c:	fb06 f30e 	mul.w	r3, r6, lr
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x28a>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f1c:	d216      	bcs.n	8000f4c <__udivmoddi4+0x2b0>
 8000f1e:	428b      	cmp	r3, r1
 8000f20:	d914      	bls.n	8000f4c <__udivmoddi4+0x2b0>
 8000f22:	3e02      	subs	r6, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	1ac9      	subs	r1, r1, r3
 8000f28:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f2c:	e738      	b.n	8000da0 <__udivmoddi4+0x104>
 8000f2e:	462e      	mov	r6, r5
 8000f30:	4628      	mov	r0, r5
 8000f32:	e705      	b.n	8000d40 <__udivmoddi4+0xa4>
 8000f34:	4606      	mov	r6, r0
 8000f36:	e6e3      	b.n	8000d00 <__udivmoddi4+0x64>
 8000f38:	4618      	mov	r0, r3
 8000f3a:	e6f8      	b.n	8000d2e <__udivmoddi4+0x92>
 8000f3c:	454b      	cmp	r3, r9
 8000f3e:	d2a9      	bcs.n	8000e94 <__udivmoddi4+0x1f8>
 8000f40:	ebb9 0802 	subs.w	r8, r9, r2
 8000f44:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f48:	3801      	subs	r0, #1
 8000f4a:	e7a3      	b.n	8000e94 <__udivmoddi4+0x1f8>
 8000f4c:	4646      	mov	r6, r8
 8000f4e:	e7ea      	b.n	8000f26 <__udivmoddi4+0x28a>
 8000f50:	4620      	mov	r0, r4
 8000f52:	e794      	b.n	8000e7e <__udivmoddi4+0x1e2>
 8000f54:	4640      	mov	r0, r8
 8000f56:	e7d1      	b.n	8000efc <__udivmoddi4+0x260>
 8000f58:	46d0      	mov	r8, sl
 8000f5a:	e77b      	b.n	8000e54 <__udivmoddi4+0x1b8>
 8000f5c:	3b02      	subs	r3, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	e732      	b.n	8000dc8 <__udivmoddi4+0x12c>
 8000f62:	4630      	mov	r0, r6
 8000f64:	e709      	b.n	8000d7a <__udivmoddi4+0xde>
 8000f66:	4464      	add	r4, ip
 8000f68:	3802      	subs	r0, #2
 8000f6a:	e742      	b.n	8000df2 <__udivmoddi4+0x156>

08000f6c <__aeabi_idiv0>:
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <smallRbit>:
static uint8_t SendBuf[2];

//This buffer holds 1 Character bitmap image (8x8)
//static uint8_t chBuf[8];

uint8_t smallRbit(uint8_t re) {
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
	return (uint8_t) (__RBIT(re) >> 24);
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	fa93 f3a3 	rbit	r3, r3
 8000f84:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	0e1b      	lsrs	r3, r3, #24
 8000f8a:	b2db      	uxtb	r3, r3
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <modulo>:

int modulo(int x, int N) {
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
	return (x % N + N) % N;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	fb93 f2f2 	sdiv	r2, r3, r2
 8000faa:	6839      	ldr	r1, [r7, #0]
 8000fac:	fb01 f202 	mul.w	r2, r1, r2
 8000fb0:	1a9a      	subs	r2, r3, r2
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	fb93 f2f2 	sdiv	r2, r3, r2
 8000fbc:	6839      	ldr	r1, [r7, #0]
 8000fbe:	fb01 f202 	mul.w	r2, r1, r2
 8000fc2:	1a9b      	subs	r3, r3, r2
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <LCD_Init>:

// Display Initialization
void LCD_Init(LS013B4DN04 *MemDisp, SPI_HandleTypeDef *Bus,
		GPIO_TypeDef *dispGPIO, uint16_t LCDcs) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
 8000fdc:	807b      	strh	r3, [r7, #2]

	//Store params into our struct
	MemDisp->Bus = Bus;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	68ba      	ldr	r2, [r7, #8]
 8000fe2:	601a      	str	r2, [r3, #0]
	MemDisp->dispGPIO = dispGPIO;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	605a      	str	r2, [r3, #4]
	MemDisp->LCDcs = LCDcs;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	887a      	ldrh	r2, [r7, #2]
 8000fee:	811a      	strh	r2, [r3, #8]

	DispBuf = malloc(1152);
 8000ff0:	f44f 6090 	mov.w	r0, #1152	; 0x480
 8000ff4:	f003 fef8 	bl	8004de8 <malloc>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4b21      	ldr	r3, [pc, #132]	; (8001084 <LCD_Init+0xb4>)
 8000ffe:	601a      	str	r2, [r3, #0]
	DispBuf2 = malloc(1152);
 8001000:	f44f 6090 	mov.w	r0, #1152	; 0x480
 8001004:	f003 fef0 	bl	8004de8 <malloc>
 8001008:	4603      	mov	r3, r0
 800100a:	461a      	mov	r2, r3
 800100c:	4b1e      	ldr	r3, [pc, #120]	; (8001088 <LCD_Init+0xb8>)
 800100e:	601a      	str	r2, [r3, #0]
	TextBuf = malloc(8);
 8001010:	2008      	movs	r0, #8
 8001012:	f003 fee9 	bl	8004de8 <malloc>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	4b1c      	ldr	r3, [pc, #112]	; (800108c <LCD_Init+0xbc>)
 800101c:	601a      	str	r2, [r3, #0]

	memset(DispBuf, 0x00, 1152);
 800101e:	4b19      	ldr	r3, [pc, #100]	; (8001084 <LCD_Init+0xb4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001026:	2100      	movs	r1, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f003 fee5 	bl	8004df8 <memset>
	memset(DispBuf2, 0x00, 1152);
 800102e:	4b16      	ldr	r3, [pc, #88]	; (8001088 <LCD_Init+0xb8>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001036:	2100      	movs	r1, #0
 8001038:	4618      	mov	r0, r3
 800103a:	f003 fedd 	bl	8004df8 <memset>
	memset(TextBuf, 0x00, 1152);
 800103e:	4b13      	ldr	r3, [pc, #76]	; (800108c <LCD_Init+0xbc>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001046:	2100      	movs	r1, #0
 8001048:	4618      	mov	r0, r3
 800104a:	f003 fed5 	bl	8004df8 <memset>

	//At lease 3 + 13 clock is needed for Display clear (16 Clock = 8x2 bit = 2 byte)
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	6858      	ldr	r0, [r3, #4]
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	891b      	ldrh	r3, [r3, #8]
 8001056:	2201      	movs	r2, #1
 8001058:	4619      	mov	r1, r3
 800105a:	f002 fb2d 	bl	80036b8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, (uint8_t*) clearCMD, 2, 150); //According to data sheet
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6818      	ldr	r0, [r3, #0]
 8001062:	2396      	movs	r3, #150	; 0x96
 8001064:	2202      	movs	r2, #2
 8001066:	490a      	ldr	r1, [pc, #40]	; (8001090 <LCD_Init+0xc0>)
 8001068:	f003 f847 	bl	80040fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6858      	ldr	r0, [r3, #4]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	891b      	ldrh	r3, [r3, #8]
 8001074:	2200      	movs	r2, #0
 8001076:	4619      	mov	r1, r3
 8001078:	f002 fb1e 	bl	80036b8 <HAL_GPIO_WritePin>
}
 800107c:	bf00      	nop
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000098 	.word	0x20000098
 8001088:	2000009c 	.word	0x2000009c
 800108c:	200000a0 	.word	0x200000a0
 8001090:	20000000 	.word	0x20000000

08001094 <LCD_UpdateFull>:

// Display update (Transmit data)
void LCD_UpdateFull(LS013B4DN04 *MemDisp) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	SendBuf[0] |= printCMD[0]; // M0 High, M2 Low
 800109c:	4b31      	ldr	r3, [pc, #196]	; (8001164 <LCD_UpdateFull+0xd0>)
 800109e:	781a      	ldrb	r2, [r3, #0]
 80010a0:	4b31      	ldr	r3, [pc, #196]	; (8001168 <LCD_UpdateFull+0xd4>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b2da      	uxtb	r2, r3
 80010a8:	4b2e      	ldr	r3, [pc, #184]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010aa:	701a      	strb	r2, [r3, #0]
	SendBuf[0] ^= 1 << 6;
 80010ac:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4b2b      	ldr	r3, [pc, #172]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010b8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET); // Begin
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6858      	ldr	r0, [r3, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	891b      	ldrh	r3, [r3, #8]
 80010c2:	2201      	movs	r2, #1
 80010c4:	4619      	mov	r1, r3
 80010c6:	f002 faf7 	bl	80036b8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf, 1, 150);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6818      	ldr	r0, [r3, #0]
 80010ce:	2396      	movs	r3, #150	; 0x96
 80010d0:	2201      	movs	r2, #1
 80010d2:	4924      	ldr	r1, [pc, #144]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010d4:	f003 f811 	bl	80040fa <HAL_SPI_Transmit>

	for (uint8_t row = 0; row < 96; row++) {
 80010d8:	2300      	movs	r3, #0
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e02b      	b.n	8001136 <LCD_UpdateFull+0xa2>
		SendBuf[1] = smallRbit(row + 1); // counting from row number 1 to row number 96
 80010de:	7bfb      	ldrb	r3, [r7, #15]
 80010e0:	3301      	adds	r3, #1
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff43 	bl	8000f70 <smallRbit>
 80010ea:	4603      	mov	r3, r0
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010f0:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(MemDisp->Bus, SendBuf + 1, 1, 150);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6818      	ldr	r0, [r3, #0]
 80010f6:	491d      	ldr	r1, [pc, #116]	; (800116c <LCD_UpdateFull+0xd8>)
 80010f8:	2396      	movs	r3, #150	; 0x96
 80010fa:	2201      	movs	r2, #1
 80010fc:	f002 fffd 	bl	80040fa <HAL_SPI_Transmit>

		uint16_t offset = row * 12;
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	b29b      	uxth	r3, r3
 8001104:	461a      	mov	r2, r3
 8001106:	0052      	lsls	r2, r2, #1
 8001108:	4413      	add	r3, r2
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	81bb      	strh	r3, [r7, #12]
		HAL_SPI_Transmit(MemDisp->Bus, DispBuf + offset, 12, 150);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6818      	ldr	r0, [r3, #0]
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <LCD_UpdateFull+0xdc>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	89bb      	ldrh	r3, [r7, #12]
 8001118:	18d1      	adds	r1, r2, r3
 800111a:	2396      	movs	r3, #150	; 0x96
 800111c:	220c      	movs	r2, #12
 800111e:	f002 ffec 	bl	80040fa <HAL_SPI_Transmit>

		HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6818      	ldr	r0, [r3, #0]
 8001126:	2396      	movs	r3, #150	; 0x96
 8001128:	2201      	movs	r2, #1
 800112a:	4912      	ldr	r1, [pc, #72]	; (8001174 <LCD_UpdateFull+0xe0>)
 800112c:	f002 ffe5 	bl	80040fa <HAL_SPI_Transmit>
	for (uint8_t row = 0; row < 96; row++) {
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	3301      	adds	r3, #1
 8001134:	73fb      	strb	r3, [r7, #15]
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	2b5f      	cmp	r3, #95	; 0x5f
 800113a:	d9d0      	bls.n	80010de <LCD_UpdateFull+0x4a>
	}

	HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6818      	ldr	r0, [r3, #0]
 8001140:	2396      	movs	r3, #150	; 0x96
 8001142:	2201      	movs	r2, #1
 8001144:	490b      	ldr	r1, [pc, #44]	; (8001174 <LCD_UpdateFull+0xe0>)
 8001146:	f002 ffd8 	bl	80040fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET); // Done
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6858      	ldr	r0, [r3, #4]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	891b      	ldrh	r3, [r3, #8]
 8001152:	2200      	movs	r2, #0
 8001154:	4619      	mov	r1, r3
 8001156:	f002 faaf 	bl	80036b8 <HAL_GPIO_WritePin>
}
 800115a:	bf00      	nop
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200000a4 	.word	0x200000a4
 8001168:	20000004 	.word	0x20000004
 800116c:	200000a5 	.word	0x200000a5
 8001170:	20000098 	.word	0x20000098
 8001174:	20000094 	.word	0x20000094

08001178 <LCD_UpdateLine>:

// Display update (Transmit data)
void LCD_UpdateLine(LS013B4DN04 *MemDisp, uint8_t lineNum) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	70fb      	strb	r3, [r7, #3]
	SendBuf[0] |= printCMD[0]; // M0 High, M2 Low
 8001184:	4b29      	ldr	r3, [pc, #164]	; (800122c <LCD_UpdateLine+0xb4>)
 8001186:	781a      	ldrb	r2, [r3, #0]
 8001188:	4b29      	ldr	r3, [pc, #164]	; (8001230 <LCD_UpdateLine+0xb8>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4313      	orrs	r3, r2
 800118e:	b2da      	uxtb	r2, r3
 8001190:	4b26      	ldr	r3, [pc, #152]	; (800122c <LCD_UpdateLine+0xb4>)
 8001192:	701a      	strb	r2, [r3, #0]
	SendBuf[0] ^= 1 << 6;
 8001194:	4b25      	ldr	r3, [pc, #148]	; (800122c <LCD_UpdateLine+0xb4>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 800119c:	b2da      	uxtb	r2, r3
 800119e:	4b23      	ldr	r3, [pc, #140]	; (800122c <LCD_UpdateLine+0xb4>)
 80011a0:	701a      	strb	r2, [r3, #0]
	// CS On
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET); // Begin
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6858      	ldr	r0, [r3, #4]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	891b      	ldrh	r3, [r3, #8]
 80011aa:	2201      	movs	r2, #1
 80011ac:	4619      	mov	r1, r3
 80011ae:	f002 fa83 	bl	80036b8 <HAL_GPIO_WritePin>

	// Command
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf, 1, 150);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6818      	ldr	r0, [r3, #0]
 80011b6:	2396      	movs	r3, #150	; 0x96
 80011b8:	2201      	movs	r2, #1
 80011ba:	491c      	ldr	r1, [pc, #112]	; (800122c <LCD_UpdateLine+0xb4>)
 80011bc:	f002 ff9d 	bl	80040fa <HAL_SPI_Transmit>

	// Line num
	SendBuf[1] = smallRbit(lineNum + 1); // counting from row number 1 to row number 96
 80011c0:	78fb      	ldrb	r3, [r7, #3]
 80011c2:	3301      	adds	r3, #1
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff fed2 	bl	8000f70 <smallRbit>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b16      	ldr	r3, [pc, #88]	; (800122c <LCD_UpdateLine+0xb4>)
 80011d2:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf + 1, 1, 150);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6818      	ldr	r0, [r3, #0]
 80011d8:	4916      	ldr	r1, [pc, #88]	; (8001234 <LCD_UpdateLine+0xbc>)
 80011da:	2396      	movs	r3, #150	; 0x96
 80011dc:	2201      	movs	r2, #1
 80011de:	f002 ff8c 	bl	80040fa <HAL_SPI_Transmit>

	uint16_t offset = lineNum * 12;
 80011e2:	78fb      	ldrb	r3, [r7, #3]
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	461a      	mov	r2, r3
 80011e8:	0052      	lsls	r2, r2, #1
 80011ea:	4413      	add	r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	81fb      	strh	r3, [r7, #14]
	HAL_SPI_Transmit(MemDisp->Bus, DispBuf + offset, 12, 150);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6818      	ldr	r0, [r3, #0]
 80011f4:	4b10      	ldr	r3, [pc, #64]	; (8001238 <LCD_UpdateLine+0xc0>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	89fb      	ldrh	r3, [r7, #14]
 80011fa:	18d1      	adds	r1, r2, r3
 80011fc:	2396      	movs	r3, #150	; 0x96
 80011fe:	220c      	movs	r2, #12
 8001200:	f002 ff7b 	bl	80040fa <HAL_SPI_Transmit>

	// Trailer
	HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 2, 150);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6818      	ldr	r0, [r3, #0]
 8001208:	2396      	movs	r3, #150	; 0x96
 800120a:	2202      	movs	r2, #2
 800120c:	490b      	ldr	r1, [pc, #44]	; (800123c <LCD_UpdateLine+0xc4>)
 800120e:	f002 ff74 	bl	80040fa <HAL_SPI_Transmit>

	// Cs Off
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET); // Done
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6858      	ldr	r0, [r3, #4]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	891b      	ldrh	r3, [r3, #8]
 800121a:	2200      	movs	r2, #0
 800121c:	4619      	mov	r1, r3
 800121e:	f002 fa4b 	bl	80036b8 <HAL_GPIO_WritePin>
}
 8001222:	bf00      	nop
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	200000a4 	.word	0x200000a4
 8001230:	20000004 	.word	0x20000004
 8001234:	200000a5 	.word	0x200000a5
 8001238:	20000098 	.word	0x20000098
 800123c:	20000094 	.word	0x20000094

08001240 <LCD_LoadObjs>:
void LCD_LoadFull(uint8_t *BMP) {
	memcpy(DispBuf, BMP, 1152);
}

void LCD_LoadObjs(GameObj *header, uint8_t drawMode, uint8_t repeatMode,
bool flip) {
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b087      	sub	sp, #28
 8001244:	af02      	add	r7, sp, #8
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	4608      	mov	r0, r1
 800124a:	4611      	mov	r1, r2
 800124c:	461a      	mov	r2, r3
 800124e:	4603      	mov	r3, r0
 8001250:	70fb      	strb	r3, [r7, #3]
 8001252:	460b      	mov	r3, r1
 8001254:	70bb      	strb	r3, [r7, #2]
 8001256:	4613      	mov	r3, r2
 8001258:	707b      	strb	r3, [r7, #1]
	GameObj *ptr = header;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	60fb      	str	r3, [r7, #12]

	if (!ptr->full)
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	7b9b      	ldrb	r3, [r3, #14]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d128      	bne.n	80012be <LCD_LoadObjs+0x7e>
		return;

	for (;;) {
		LCD_LoadObj(ptr->bmp, ptr->x, ptr->y, ptr->width, ptr->height, drawMode,
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	6818      	ldr	r0, [r3, #0]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	edd3 7a01 	vldr	s15, [r3, #4]
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	ed93 7a02 	vldr	s14, [r3, #8]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	7b19      	ldrb	r1, [r3, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	7b5a      	ldrb	r2, [r3, #13]
 8001284:	78fc      	ldrb	r4, [r7, #3]
 8001286:	787b      	ldrb	r3, [r7, #1]
 8001288:	9301      	str	r3, [sp, #4]
 800128a:	78bb      	ldrb	r3, [r7, #2]
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	4623      	mov	r3, r4
 8001290:	eef0 0a47 	vmov.f32	s1, s14
 8001294:	eeb0 0a67 	vmov.f32	s0, s15
 8001298:	f000 f818 	bl	80012cc <LCD_LoadObj>
				repeatMode, flip);

		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == header)
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	691b      	ldr	r3, [r3, #16]
 80012a0:	7b9b      	ldrb	r3, [r3, #14]
 80012a2:	f083 0301 	eor.w	r3, r3, #1
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d10a      	bne.n	80012c2 <LCD_LoadObjs+0x82>
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d005      	beq.n	80012c2 <LCD_LoadObjs+0x82>
			return;
		ptr = ptr->next;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	691b      	ldr	r3, [r3, #16]
 80012ba:	60fb      	str	r3, [r7, #12]
		LCD_LoadObj(ptr->bmp, ptr->x, ptr->y, ptr->width, ptr->height, drawMode,
 80012bc:	e7d6      	b.n	800126c <LCD_LoadObjs+0x2c>
		return;
 80012be:	bf00      	nop
 80012c0:	e000      	b.n	80012c4 <LCD_LoadObjs+0x84>
			return;
 80012c2:	bf00      	nop
	}
}
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd90      	pop	{r4, r7, pc}
	...

080012cc <LCD_LoadObj>:

void LCD_LoadObj(uint8_t *bmp, float posX, float posY, uint8_t width,
		uint8_t height, uint8_t drawMode, uint8_t repeatMode, bool flip) {
 80012cc:	b5b0      	push	{r4, r5, r7, lr}
 80012ce:	b08a      	sub	sp, #40	; 0x28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	ed87 0a02 	vstr	s0, [r7, #8]
 80012d8:	edc7 0a01 	vstr	s1, [r7, #4]
 80012dc:	4608      	mov	r0, r1
 80012de:	4611      	mov	r1, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	4603      	mov	r3, r0
 80012e4:	70fb      	strb	r3, [r7, #3]
 80012e6:	460b      	mov	r3, r1
 80012e8:	70bb      	strb	r3, [r7, #2]
 80012ea:	4613      	mov	r3, r2
 80012ec:	707b      	strb	r3, [r7, #1]
	short displayRow;
	short displayRowOffset;

	//Counting from Y origin point to bmpH using for loop
	for (uint8_t y = 0; y < height; y++) {
 80012ee:	2300      	movs	r3, #0
 80012f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80012f4:	e185      	b.n	8001602 <LCD_LoadObj+0x336>
		displayRow = modulo(floor(posY) + y, 96);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff f92e 	bl	8000558 <__aeabi_f2d>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	ec43 2b10 	vmov	d0, r2, r3
 8001304:	f004 fe64 	bl	8005fd0 <floor>
 8001308:	ec55 4b10 	vmov	r4, r5, d0
 800130c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff f90f 	bl	8000534 <__aeabi_i2d>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4620      	mov	r0, r4
 800131c:	4629      	mov	r1, r5
 800131e:	f7fe ffbd 	bl	800029c <__adddf3>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	4610      	mov	r0, r2
 8001328:	4619      	mov	r1, r3
 800132a:	f7ff fc07 	bl	8000b3c <__aeabi_d2iz>
 800132e:	4603      	mov	r3, r0
 8001330:	2160      	movs	r1, #96	; 0x60
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fe30 	bl	8000f98 <modulo>
 8001338:	4603      	mov	r3, r0
 800133a:	847b      	strh	r3, [r7, #34]	; 0x22

		if ((repeatMode == REPEATMODE_NONE)
 800133c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001340:	2b00      	cmp	r3, #0
 8001342:	d109      	bne.n	8001358 <LCD_LoadObj+0x8c>
				&& (displayRow < 0 || displayRow >= 96)) {
 8001344:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001348:	2b00      	cmp	r3, #0
 800134a:	f2c0 8154 	blt.w	80015f6 <LCD_LoadObj+0x32a>
 800134e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001352:	2b5f      	cmp	r3, #95	; 0x5f
 8001354:	f300 814f 	bgt.w	80015f6 <LCD_LoadObj+0x32a>
			continue;
		}

		displayRowOffset = displayRow * 12;
 8001358:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800135a:	461a      	mov	r2, r3
 800135c:	0052      	lsls	r2, r2, #1
 800135e:	4413      	add	r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	b29b      	uxth	r3, r3
 8001364:	843b      	strh	r3, [r7, #32]

		int firstXByte = floor(floor(posX) / 8);
 8001366:	68b8      	ldr	r0, [r7, #8]
 8001368:	f7ff f8f6 	bl	8000558 <__aeabi_f2d>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	ec43 2b10 	vmov	d0, r2, r3
 8001374:	f004 fe2c 	bl	8005fd0 <floor>
 8001378:	ec51 0b10 	vmov	r0, r1, d0
 800137c:	f04f 0200 	mov.w	r2, #0
 8001380:	4ba5      	ldr	r3, [pc, #660]	; (8001618 <LCD_LoadObj+0x34c>)
 8001382:	f7ff fa6b 	bl	800085c <__aeabi_ddiv>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	ec43 2b17 	vmov	d7, r2, r3
 800138e:	eeb0 0a47 	vmov.f32	s0, s14
 8001392:	eef0 0a67 	vmov.f32	s1, s15
 8001396:	f004 fe1b 	bl	8005fd0 <floor>
 800139a:	ec53 2b10 	vmov	r2, r3, d0
 800139e:	4610      	mov	r0, r2
 80013a0:	4619      	mov	r1, r3
 80013a2:	f7ff fbcb 	bl	8000b3c <__aeabi_d2iz>
 80013a6:	4603      	mov	r3, r0
 80013a8:	61fb      	str	r3, [r7, #28]
		uint8_t leftOffset = modulo(floor(posX), 8);
 80013aa:	68b8      	ldr	r0, [r7, #8]
 80013ac:	f7ff f8d4 	bl	8000558 <__aeabi_f2d>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	ec43 2b10 	vmov	d0, r2, r3
 80013b8:	f004 fe0a 	bl	8005fd0 <floor>
 80013bc:	ec53 2b10 	vmov	r2, r3, d0
 80013c0:	4610      	mov	r0, r2
 80013c2:	4619      	mov	r1, r3
 80013c4:	f7ff fbba 	bl	8000b3c <__aeabi_d2iz>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2108      	movs	r1, #8
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff fde3 	bl	8000f98 <modulo>
 80013d2:	4603      	mov	r3, r0
 80013d4:	76fb      	strb	r3, [r7, #27]

		uint8_t v1 = 0x00, v2 = 0x00;
 80013d6:	2300      	movs	r3, #0
 80013d8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80013dc:	2300      	movs	r3, #0
 80013de:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		uint8_t *currentEditingBuf;

		for (uint8_t j = 0; j < width + 1; j++) {
 80013e2:	2300      	movs	r3, #0
 80013e4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80013e8:	e0fe      	b.n	80015e8 <LCD_LoadObj+0x31c>
			if (j == width)
 80013ea:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80013ee:	78fb      	ldrb	r3, [r7, #3]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d103      	bne.n	80013fc <LCD_LoadObj+0x130>
				v2 = 0x00;
 80013f4:	2300      	movs	r3, #0
 80013f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80013fa:	e00d      	b.n	8001418 <LCD_LoadObj+0x14c>
			else
				v2 = *(bmp + width * y + j);
 80013fc:	78fb      	ldrb	r3, [r7, #3]
 80013fe:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001402:	fb02 f303 	mul.w	r3, r2, r3
 8001406:	461a      	mov	r2, r3
 8001408:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800140c:	4413      	add	r3, r2
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	4413      	add	r3, r2
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

			if (repeatMode == REPEATMODE_NONE
 8001418:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800141c:	2b00      	cmp	r3, #0
 800141e:	d110      	bne.n	8001442 <LCD_LoadObj+0x176>
					&& (firstXByte + j < 0 || firstXByte + j > 11)) {
 8001420:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	4413      	add	r3, r2
 8001428:	2b00      	cmp	r3, #0
 800142a:	db05      	blt.n	8001438 <LCD_LoadObj+0x16c>
 800142c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	4413      	add	r3, r2
 8001434:	2b0b      	cmp	r3, #11
 8001436:	dd04      	ble.n	8001442 <LCD_LoadObj+0x176>
				v1 = v2;
 8001438:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800143c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				continue;
 8001440:	e0cd      	b.n	80015de <LCD_LoadObj+0x312>
			}

			currentEditingBuf = DispBuf + displayRowOffset
					+ (firstXByte + j) % 12;
 8001442:	4b76      	ldr	r3, [pc, #472]	; (800161c <LCD_LoadObj+0x350>)
 8001444:	6818      	ldr	r0, [r3, #0]
 8001446:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 800144a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	441a      	add	r2, r3
 8001452:	4b73      	ldr	r3, [pc, #460]	; (8001620 <LCD_LoadObj+0x354>)
 8001454:	fb83 1302 	smull	r1, r3, r3, r2
 8001458:	1059      	asrs	r1, r3, #1
 800145a:	17d3      	asrs	r3, r2, #31
 800145c:	1ac9      	subs	r1, r1, r3
 800145e:	460b      	mov	r3, r1
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	440b      	add	r3, r1
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	1ad1      	subs	r1, r2, r3
 8001468:	460b      	mov	r3, r1
 800146a:	4423      	add	r3, r4
			currentEditingBuf = DispBuf + displayRowOffset
 800146c:	4403      	add	r3, r0
 800146e:	617b      	str	r3, [r7, #20]

			if (flip) {
 8001470:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001474:	2b00      	cmp	r3, #0
 8001476:	d057      	beq.n	8001528 <LCD_LoadObj+0x25c>
				switch (drawMode) {
 8001478:	787b      	ldrb	r3, [r7, #1]
 800147a:	2b02      	cmp	r3, #2
 800147c:	d03b      	beq.n	80014f6 <LCD_LoadObj+0x22a>
 800147e:	2b02      	cmp	r3, #2
 8001480:	f300 80a9 	bgt.w	80015d6 <LCD_LoadObj+0x30a>
 8001484:	2b00      	cmp	r3, #0
 8001486:	d002      	beq.n	800148e <LCD_LoadObj+0x1c2>
 8001488:	2b01      	cmp	r3, #1
 800148a:	d01b      	beq.n	80014c4 <LCD_LoadObj+0x1f8>
 800148c:	e0a3      	b.n	80015d6 <LCD_LoadObj+0x30a>
				case DRAWMODE_ADD:
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	b25a      	sxtb	r2, r3
 8001494:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001498:	7efb      	ldrb	r3, [r7, #27]
 800149a:	f1c3 0308 	rsb	r3, r3, #8
 800149e:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80014a2:	b259      	sxtb	r1, r3
 80014a4:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80014a8:	7efb      	ldrb	r3, [r7, #27]
 80014aa:	fa40 f303 	asr.w	r3, r0, r3
 80014ae:	b25b      	sxtb	r3, r3
 80014b0:	430b      	orrs	r3, r1
 80014b2:	b25b      	sxtb	r3, r3
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 80014b4:	43db      	mvns	r3, r3
 80014b6:	b25b      	sxtb	r3, r3
 80014b8:	4013      	ands	r3, r2
 80014ba:	b25b      	sxtb	r3, r3
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	701a      	strb	r2, [r3, #0]
					break;
 80014c2:	e088      	b.n	80015d6 <LCD_LoadObj+0x30a>
				case DRAWMODE_CULL:
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	b25a      	sxtb	r2, r3
 80014ca:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80014ce:	7efb      	ldrb	r3, [r7, #27]
 80014d0:	f1c3 0308 	rsb	r3, r3, #8
 80014d4:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80014d8:	b259      	sxtb	r1, r3
 80014da:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80014de:	7efb      	ldrb	r3, [r7, #27]
 80014e0:	fa40 f303 	asr.w	r3, r0, r3
 80014e4:	b25b      	sxtb	r3, r3
 80014e6:	430b      	orrs	r3, r1
 80014e8:	b25b      	sxtb	r3, r3
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 80014ea:	4313      	orrs	r3, r2
 80014ec:	b25b      	sxtb	r3, r3
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	701a      	strb	r2, [r3, #0]
					break;
 80014f4:	e06f      	b.n	80015d6 <LCD_LoadObj+0x30a>
				case DRAWMODE_TOGGLE:
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	b25a      	sxtb	r2, r3
 80014fc:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001500:	7efb      	ldrb	r3, [r7, #27]
 8001502:	f1c3 0308 	rsb	r3, r3, #8
 8001506:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 800150a:	b259      	sxtb	r1, r3
 800150c:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001510:	7efb      	ldrb	r3, [r7, #27]
 8001512:	fa40 f303 	asr.w	r3, r0, r3
 8001516:	b25b      	sxtb	r3, r3
 8001518:	430b      	orrs	r3, r1
 800151a:	b25b      	sxtb	r3, r3
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 800151c:	4053      	eors	r3, r2
 800151e:	b25b      	sxtb	r3, r3
 8001520:	b2da      	uxtb	r2, r3
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	701a      	strb	r2, [r3, #0]
					break;
 8001526:	e056      	b.n	80015d6 <LCD_LoadObj+0x30a>
				}
			} else {
				switch (drawMode) {
 8001528:	787b      	ldrb	r3, [r7, #1]
 800152a:	2b02      	cmp	r3, #2
 800152c:	d03a      	beq.n	80015a4 <LCD_LoadObj+0x2d8>
 800152e:	2b02      	cmp	r3, #2
 8001530:	dc51      	bgt.n	80015d6 <LCD_LoadObj+0x30a>
 8001532:	2b00      	cmp	r3, #0
 8001534:	d002      	beq.n	800153c <LCD_LoadObj+0x270>
 8001536:	2b01      	cmp	r3, #1
 8001538:	d019      	beq.n	800156e <LCD_LoadObj+0x2a2>
 800153a:	e04c      	b.n	80015d6 <LCD_LoadObj+0x30a>
				case DRAWMODE_ADD:
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	b25a      	sxtb	r2, r3
 8001542:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001546:	7efb      	ldrb	r3, [r7, #27]
 8001548:	f1c3 0308 	rsb	r3, r3, #8
 800154c:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 8001550:	b259      	sxtb	r1, r3
 8001552:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001556:	7efb      	ldrb	r3, [r7, #27]
 8001558:	fa40 f303 	asr.w	r3, r0, r3
 800155c:	b25b      	sxtb	r3, r3
 800155e:	430b      	orrs	r3, r1
 8001560:	b25b      	sxtb	r3, r3
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 8001562:	4313      	orrs	r3, r2
 8001564:	b25b      	sxtb	r3, r3
 8001566:	b2da      	uxtb	r2, r3
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	701a      	strb	r2, [r3, #0]
					break;
 800156c:	e033      	b.n	80015d6 <LCD_LoadObj+0x30a>
				case DRAWMODE_CULL:
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	b25a      	sxtb	r2, r3
 8001574:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001578:	7efb      	ldrb	r3, [r7, #27]
 800157a:	f1c3 0308 	rsb	r3, r3, #8
 800157e:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 8001582:	b259      	sxtb	r1, r3
 8001584:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001588:	7efb      	ldrb	r3, [r7, #27]
 800158a:	fa40 f303 	asr.w	r3, r0, r3
 800158e:	b25b      	sxtb	r3, r3
 8001590:	430b      	orrs	r3, r1
 8001592:	b25b      	sxtb	r3, r3
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 8001594:	43db      	mvns	r3, r3
 8001596:	b25b      	sxtb	r3, r3
 8001598:	4013      	ands	r3, r2
 800159a:	b25b      	sxtb	r3, r3
 800159c:	b2da      	uxtb	r2, r3
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	701a      	strb	r2, [r3, #0]
					break;
 80015a2:	e018      	b.n	80015d6 <LCD_LoadObj+0x30a>
				case DRAWMODE_TOGGLE:
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	b25a      	sxtb	r2, r3
 80015aa:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80015ae:	7efb      	ldrb	r3, [r7, #27]
 80015b0:	f1c3 0308 	rsb	r3, r3, #8
 80015b4:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80015b8:	b259      	sxtb	r1, r3
 80015ba:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80015be:	7efb      	ldrb	r3, [r7, #27]
 80015c0:	fa40 f303 	asr.w	r3, r0, r3
 80015c4:	b25b      	sxtb	r3, r3
 80015c6:	430b      	orrs	r3, r1
 80015c8:	b25b      	sxtb	r3, r3
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 80015ca:	4053      	eors	r3, r2
 80015cc:	b25b      	sxtb	r3, r3
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	701a      	strb	r2, [r3, #0]
					break;
 80015d4:	bf00      	nop
				}
			}

			v1 = v2;
 80015d6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		for (uint8_t j = 0; j < width + 1; j++) {
 80015de:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015e2:	3301      	adds	r3, #1
 80015e4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80015e8:	78fa      	ldrb	r2, [r7, #3]
 80015ea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015ee:	429a      	cmp	r2, r3
 80015f0:	f4bf aefb 	bcs.w	80013ea <LCD_LoadObj+0x11e>
 80015f4:	e000      	b.n	80015f8 <LCD_LoadObj+0x32c>
			continue;
 80015f6:	bf00      	nop
	for (uint8_t y = 0; y < height; y++) {
 80015f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015fc:	3301      	adds	r3, #1
 80015fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001602:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001606:	78bb      	ldrb	r3, [r7, #2]
 8001608:	429a      	cmp	r2, r3
 800160a:	f4ff ae74 	bcc.w	80012f6 <LCD_LoadObj+0x2a>
		}
	}
}
 800160e:	bf00      	nop
 8001610:	bf00      	nop
 8001612:	3728      	adds	r7, #40	; 0x28
 8001614:	46bd      	mov	sp, r7
 8001616:	bdb0      	pop	{r4, r5, r7, pc}
 8001618:	40200000 	.word	0x40200000
 800161c:	20000098 	.word	0x20000098
 8001620:	2aaaaaab 	.word	0x2aaaaaab

08001624 <LCD_DrawLine>:

void LCD_DrawLine(uint8_t startingRow, int startingPoint, uint8_t length,
		uint8_t drawMode, bool flip) {
 8001624:	b480      	push	{r7}
 8001626:	b087      	sub	sp, #28
 8001628:	af00      	add	r7, sp, #0
 800162a:	6039      	str	r1, [r7, #0]
 800162c:	4611      	mov	r1, r2
 800162e:	461a      	mov	r2, r3
 8001630:	4603      	mov	r3, r0
 8001632:	71fb      	strb	r3, [r7, #7]
 8001634:	460b      	mov	r3, r1
 8001636:	71bb      	strb	r3, [r7, #6]
 8001638:	4613      	mov	r3, r2
 800163a:	717b      	strb	r3, [r7, #5]
	uint16_t rowOffset = (startingRow % 96) * 12;
 800163c:	79fa      	ldrb	r2, [r7, #7]
 800163e:	4b78      	ldr	r3, [pc, #480]	; (8001820 <LCD_DrawLine+0x1fc>)
 8001640:	fba3 1302 	umull	r1, r3, r3, r2
 8001644:	0999      	lsrs	r1, r3, #6
 8001646:	460b      	mov	r3, r1
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	440b      	add	r3, r1
 800164c:	015b      	lsls	r3, r3, #5
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	b2db      	uxtb	r3, r3
 8001652:	b29b      	uxth	r3, r3
 8001654:	461a      	mov	r2, r3
 8001656:	0052      	lsls	r2, r2, #1
 8001658:	4413      	add	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	82bb      	strh	r3, [r7, #20]

	for (uint8_t j = 0; j < length; j++) {
 800165e:	2300      	movs	r3, #0
 8001660:	75fb      	strb	r3, [r7, #23]
 8001662:	e0d1      	b.n	8001808 <LCD_DrawLine+0x1e4>
		if (startingPoint + j < 0 || startingPoint + j > 95)
 8001664:	7dfa      	ldrb	r2, [r7, #23]
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	4413      	add	r3, r2
 800166a:	2b00      	cmp	r3, #0
 800166c:	f2c0 80c8 	blt.w	8001800 <LCD_DrawLine+0x1dc>
 8001670:	7dfa      	ldrb	r2, [r7, #23]
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	4413      	add	r3, r2
 8001676:	2b5f      	cmp	r3, #95	; 0x5f
 8001678:	f300 80c2 	bgt.w	8001800 <LCD_DrawLine+0x1dc>
			continue;
		uint8_t additionalOffset = ((startingPoint + j) % 96) / 8;
 800167c:	7dfa      	ldrb	r2, [r7, #23]
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	441a      	add	r2, r3
 8001682:	4b68      	ldr	r3, [pc, #416]	; (8001824 <LCD_DrawLine+0x200>)
 8001684:	fb83 1302 	smull	r1, r3, r3, r2
 8001688:	1119      	asrs	r1, r3, #4
 800168a:	17d3      	asrs	r3, r2, #31
 800168c:	1ac9      	subs	r1, r1, r3
 800168e:	460b      	mov	r3, r1
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	440b      	add	r3, r1
 8001694:	015b      	lsls	r3, r3, #5
 8001696:	1ad1      	subs	r1, r2, r3
 8001698:	460b      	mov	r3, r1
 800169a:	2b00      	cmp	r3, #0
 800169c:	da00      	bge.n	80016a0 <LCD_DrawLine+0x7c>
 800169e:	3307      	adds	r3, #7
 80016a0:	10db      	asrs	r3, r3, #3
 80016a2:	74fb      	strb	r3, [r7, #19]

		uint8_t *currentEditingBuf = DispBuf + rowOffset + additionalOffset;
 80016a4:	4b60      	ldr	r3, [pc, #384]	; (8001828 <LCD_DrawLine+0x204>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	8ab9      	ldrh	r1, [r7, #20]
 80016aa:	7cfb      	ldrb	r3, [r7, #19]
 80016ac:	440b      	add	r3, r1
 80016ae:	4413      	add	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
		if (flip) {
 80016b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d051      	beq.n	800175e <LCD_DrawLine+0x13a>
			switch (drawMode) {
 80016ba:	797b      	ldrb	r3, [r7, #5]
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d037      	beq.n	8001730 <LCD_DrawLine+0x10c>
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	f300 809e 	bgt.w	8001802 <LCD_DrawLine+0x1de>
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d002      	beq.n	80016d0 <LCD_DrawLine+0xac>
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d019      	beq.n	8001702 <LCD_DrawLine+0xde>
 80016ce:	e098      	b.n	8001802 <LCD_DrawLine+0x1de>
			case DRAWMODE_ADD:
				*currentEditingBuf &= ~(0x80 >> ((startingPoint + j) % 8));
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b25a      	sxtb	r2, r3
 80016d6:	7df9      	ldrb	r1, [r7, #23]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	440b      	add	r3, r1
 80016dc:	4259      	negs	r1, r3
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	f001 0107 	and.w	r1, r1, #7
 80016e6:	bf58      	it	pl
 80016e8:	424b      	negpl	r3, r1
 80016ea:	2180      	movs	r1, #128	; 0x80
 80016ec:	fa41 f303 	asr.w	r3, r1, r3
 80016f0:	b25b      	sxtb	r3, r3
 80016f2:	43db      	mvns	r3, r3
 80016f4:	b25b      	sxtb	r3, r3
 80016f6:	4013      	ands	r3, r2
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	701a      	strb	r2, [r3, #0]
				break;
 8001700:	e07f      	b.n	8001802 <LCD_DrawLine+0x1de>
			case DRAWMODE_CULL:
				*currentEditingBuf |= (0x80 >> ((startingPoint + j) % 8));
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	b25a      	sxtb	r2, r3
 8001708:	7df9      	ldrb	r1, [r7, #23]
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	440b      	add	r3, r1
 800170e:	4259      	negs	r1, r3
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	f001 0107 	and.w	r1, r1, #7
 8001718:	bf58      	it	pl
 800171a:	424b      	negpl	r3, r1
 800171c:	2180      	movs	r1, #128	; 0x80
 800171e:	fa41 f303 	asr.w	r3, r1, r3
 8001722:	b25b      	sxtb	r3, r3
 8001724:	4313      	orrs	r3, r2
 8001726:	b25b      	sxtb	r3, r3
 8001728:	b2da      	uxtb	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	701a      	strb	r2, [r3, #0]
				break;
 800172e:	e068      	b.n	8001802 <LCD_DrawLine+0x1de>
			case DRAWMODE_TOGGLE:
				*currentEditingBuf ^= (0x80 >> ((startingPoint + j) % 8));
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	b25a      	sxtb	r2, r3
 8001736:	7df9      	ldrb	r1, [r7, #23]
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	440b      	add	r3, r1
 800173c:	4259      	negs	r1, r3
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	f001 0107 	and.w	r1, r1, #7
 8001746:	bf58      	it	pl
 8001748:	424b      	negpl	r3, r1
 800174a:	2180      	movs	r1, #128	; 0x80
 800174c:	fa41 f303 	asr.w	r3, r1, r3
 8001750:	b25b      	sxtb	r3, r3
 8001752:	4053      	eors	r3, r2
 8001754:	b25b      	sxtb	r3, r3
 8001756:	b2da      	uxtb	r2, r3
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	701a      	strb	r2, [r3, #0]
				break;
 800175c:	e051      	b.n	8001802 <LCD_DrawLine+0x1de>
			}
		} else {
			switch (drawMode) {
 800175e:	797b      	ldrb	r3, [r7, #5]
 8001760:	2b02      	cmp	r3, #2
 8001762:	d036      	beq.n	80017d2 <LCD_DrawLine+0x1ae>
 8001764:	2b02      	cmp	r3, #2
 8001766:	dc4c      	bgt.n	8001802 <LCD_DrawLine+0x1de>
 8001768:	2b00      	cmp	r3, #0
 800176a:	d002      	beq.n	8001772 <LCD_DrawLine+0x14e>
 800176c:	2b01      	cmp	r3, #1
 800176e:	d017      	beq.n	80017a0 <LCD_DrawLine+0x17c>
 8001770:	e047      	b.n	8001802 <LCD_DrawLine+0x1de>
			case DRAWMODE_ADD:
				*currentEditingBuf |= (0x80 >> ((startingPoint + j) % 8));
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	b25a      	sxtb	r2, r3
 8001778:	7df9      	ldrb	r1, [r7, #23]
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	440b      	add	r3, r1
 800177e:	4259      	negs	r1, r3
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	f001 0107 	and.w	r1, r1, #7
 8001788:	bf58      	it	pl
 800178a:	424b      	negpl	r3, r1
 800178c:	2180      	movs	r1, #128	; 0x80
 800178e:	fa41 f303 	asr.w	r3, r1, r3
 8001792:	b25b      	sxtb	r3, r3
 8001794:	4313      	orrs	r3, r2
 8001796:	b25b      	sxtb	r3, r3
 8001798:	b2da      	uxtb	r2, r3
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	701a      	strb	r2, [r3, #0]
				break;
 800179e:	e030      	b.n	8001802 <LCD_DrawLine+0x1de>
			case DRAWMODE_CULL:
				*currentEditingBuf &= ~(0x80 >> ((startingPoint + j) % 8));
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	b25a      	sxtb	r2, r3
 80017a6:	7df9      	ldrb	r1, [r7, #23]
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	440b      	add	r3, r1
 80017ac:	4259      	negs	r1, r3
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	f001 0107 	and.w	r1, r1, #7
 80017b6:	bf58      	it	pl
 80017b8:	424b      	negpl	r3, r1
 80017ba:	2180      	movs	r1, #128	; 0x80
 80017bc:	fa41 f303 	asr.w	r3, r1, r3
 80017c0:	b25b      	sxtb	r3, r3
 80017c2:	43db      	mvns	r3, r3
 80017c4:	b25b      	sxtb	r3, r3
 80017c6:	4013      	ands	r3, r2
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	b2da      	uxtb	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	701a      	strb	r2, [r3, #0]
				break;
 80017d0:	e017      	b.n	8001802 <LCD_DrawLine+0x1de>
			case DRAWMODE_TOGGLE:
				*currentEditingBuf ^= (0x80 >> ((startingPoint + j) % 8));
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	b25a      	sxtb	r2, r3
 80017d8:	7df9      	ldrb	r1, [r7, #23]
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	440b      	add	r3, r1
 80017de:	4259      	negs	r1, r3
 80017e0:	f003 0307 	and.w	r3, r3, #7
 80017e4:	f001 0107 	and.w	r1, r1, #7
 80017e8:	bf58      	it	pl
 80017ea:	424b      	negpl	r3, r1
 80017ec:	2180      	movs	r1, #128	; 0x80
 80017ee:	fa41 f303 	asr.w	r3, r1, r3
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	4053      	eors	r3, r2
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	701a      	strb	r2, [r3, #0]
				break;
 80017fe:	e000      	b.n	8001802 <LCD_DrawLine+0x1de>
			continue;
 8001800:	bf00      	nop
	for (uint8_t j = 0; j < length; j++) {
 8001802:	7dfb      	ldrb	r3, [r7, #23]
 8001804:	3301      	adds	r3, #1
 8001806:	75fb      	strb	r3, [r7, #23]
 8001808:	7dfa      	ldrb	r2, [r7, #23]
 800180a:	79bb      	ldrb	r3, [r7, #6]
 800180c:	429a      	cmp	r2, r3
 800180e:	f4ff af29 	bcc.w	8001664 <LCD_DrawLine+0x40>
			}
		}

	}
}
 8001812:	bf00      	nop
 8001814:	bf00      	nop
 8001816:	371c      	adds	r7, #28
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	aaaaaaab 	.word	0xaaaaaaab
 8001824:	2aaaaaab 	.word	0x2aaaaaab
 8001828:	20000098 	.word	0x20000098

0800182c <LCD_Invert>:

// Inverts color, WILL CAUSE PERFORMANCE LOSS
void LCD_Invert(void) {
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
	uint16_t invt = 1152;
 8001832:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8001836:	80fb      	strh	r3, [r7, #6]
	do {
		invt--;
 8001838:	88fb      	ldrh	r3, [r7, #6]
 800183a:	3b01      	subs	r3, #1
 800183c:	80fb      	strh	r3, [r7, #6]
		DispBuf[invt] = ~DispBuf[invt];
 800183e:	4b0b      	ldr	r3, [pc, #44]	; (800186c <LCD_Invert+0x40>)
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	88fb      	ldrh	r3, [r7, #6]
 8001844:	4413      	add	r3, r2
 8001846:	781a      	ldrb	r2, [r3, #0]
 8001848:	4b08      	ldr	r3, [pc, #32]	; (800186c <LCD_Invert+0x40>)
 800184a:	6819      	ldr	r1, [r3, #0]
 800184c:	88fb      	ldrh	r3, [r7, #6]
 800184e:	440b      	add	r3, r1
 8001850:	43d2      	mvns	r2, r2
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	701a      	strb	r2, [r3, #0]
	} while (invt);
 8001856:	88fb      	ldrh	r3, [r7, #6]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1ed      	bne.n	8001838 <LCD_Invert+0xc>
}
 800185c:	bf00      	nop
 800185e:	bf00      	nop
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000098 	.word	0x20000098

08001870 <LCD_Fill>:

//Fill screen with either black or white color
void LCD_Fill(bool flip) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
	memset(DispBuf, (flip ? 0xFF : 0x00), 1152);
 800187a:	4b08      	ldr	r3, [pc, #32]	; (800189c <LCD_Fill+0x2c>)
 800187c:	6818      	ldr	r0, [r3, #0]
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <LCD_Fill+0x18>
 8001884:	23ff      	movs	r3, #255	; 0xff
 8001886:	e000      	b.n	800188a <LCD_Fill+0x1a>
 8001888:	2300      	movs	r3, #0
 800188a:	f44f 6290 	mov.w	r2, #1152	; 0x480
 800188e:	4619      	mov	r1, r3
 8001890:	f003 fab2 	bl	8004df8 <memset>
}
 8001894:	bf00      	nop
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	20000098 	.word	0x20000098

080018a0 <LCD_Print>:
	}

}

void LCD_Print(char *str, short xPos, short yPos, uint8_t drawMode,
		uint8_t repeatMode, bool flip) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08a      	sub	sp, #40	; 0x28
 80018a4:	af02      	add	r7, sp, #8
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	4608      	mov	r0, r1
 80018aa:	4611      	mov	r1, r2
 80018ac:	461a      	mov	r2, r3
 80018ae:	4603      	mov	r3, r0
 80018b0:	817b      	strh	r3, [r7, #10]
 80018b2:	460b      	mov	r3, r1
 80018b4:	813b      	strh	r3, [r7, #8]
 80018b6:	4613      	mov	r3, r2
 80018b8:	71fb      	strb	r3, [r7, #7]
	short strLength = strlen(str);
 80018ba:	68f8      	ldr	r0, [r7, #12]
 80018bc:	f7fe fc90 	bl	80001e0 <strlen>
 80018c0:	4603      	mov	r3, r0
 80018c2:	833b      	strh	r3, [r7, #24]
	short lineSpacing = 1;
 80018c4:	2301      	movs	r3, #1
 80018c6:	82fb      	strh	r3, [r7, #22]
	short charSpacing = -1;
 80018c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018cc:	82bb      	strh	r3, [r7, #20]
	short spaceSpacing = 1;
 80018ce:	2301      	movs	r3, #1
 80018d0:	827b      	strh	r3, [r7, #18]
	short tabSpacing = 8 + charSpacing;
 80018d2:	8abb      	ldrh	r3, [r7, #20]
 80018d4:	3308      	adds	r3, #8
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	823b      	strh	r3, [r7, #16]

	short lineOff = 0;
 80018da:	2300      	movs	r3, #0
 80018dc:	83fb      	strh	r3, [r7, #30]
	short charOff = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	83bb      	strh	r3, [r7, #28]

	for (short i = 0; i < strLength; i++) {
 80018e2:	2300      	movs	r3, #0
 80018e4:	837b      	strh	r3, [r7, #26]
 80018e6:	e065      	b.n	80019b4 <LCD_Print+0x114>
		if (str[i] == '\n') {
 80018e8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80018ec:	68fa      	ldr	r2, [r7, #12]
 80018ee:	4413      	add	r3, r2
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b0a      	cmp	r3, #10
 80018f4:	d109      	bne.n	800190a <LCD_Print+0x6a>
			lineOff += (8 + lineSpacing);
 80018f6:	8afa      	ldrh	r2, [r7, #22]
 80018f8:	8bfb      	ldrh	r3, [r7, #30]
 80018fa:	4413      	add	r3, r2
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	3308      	adds	r3, #8
 8001900:	b29b      	uxth	r3, r3
 8001902:	83fb      	strh	r3, [r7, #30]
			charOff = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	83bb      	strh	r3, [r7, #28]
			continue;
 8001908:	e04e      	b.n	80019a8 <LCD_Print+0x108>
		}
		if (str[i] == ' ') {
 800190a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	4413      	add	r3, r2
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b20      	cmp	r3, #32
 8001916:	d105      	bne.n	8001924 <LCD_Print+0x84>
			charOff += spaceSpacing;
 8001918:	8bba      	ldrh	r2, [r7, #28]
 800191a:	8a7b      	ldrh	r3, [r7, #18]
 800191c:	4413      	add	r3, r2
 800191e:	b29b      	uxth	r3, r3
 8001920:	83bb      	strh	r3, [r7, #28]
			continue;
 8001922:	e041      	b.n	80019a8 <LCD_Print+0x108>
		}
		if (str[i] == '\t') {
 8001924:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001928:	68fa      	ldr	r2, [r7, #12]
 800192a:	4413      	add	r3, r2
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	2b09      	cmp	r3, #9
 8001930:	d105      	bne.n	800193e <LCD_Print+0x9e>
			charOff += tabSpacing;
 8001932:	8bba      	ldrh	r2, [r7, #28]
 8001934:	8a3b      	ldrh	r3, [r7, #16]
 8001936:	4413      	add	r3, r2
 8001938:	b29b      	uxth	r3, r3
 800193a:	83bb      	strh	r3, [r7, #28]
			continue;
 800193c:	e034      	b.n	80019a8 <LCD_Print+0x108>
		}

		FetchText(TextBuf, str[i]);
 800193e:	4b23      	ldr	r3, [pc, #140]	; (80019cc <LCD_Print+0x12c>)
 8001940:	6818      	ldr	r0, [r3, #0]
 8001942:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	4413      	add	r3, r2
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4619      	mov	r1, r3
 800194e:	f001 f933 	bl	8002bb8 <FetchText>
		LCD_LoadObj(TextBuf, xPos + charOff, yPos + lineOff, 1, 8, drawMode,
 8001952:	4b1e      	ldr	r3, [pc, #120]	; (80019cc <LCD_Print+0x12c>)
 8001954:	6818      	ldr	r0, [r3, #0]
 8001956:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800195a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800195e:	4413      	add	r3, r2
 8001960:	ee07 3a90 	vmov	s15, r3
 8001964:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001968:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800196c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001970:	4413      	add	r3, r2
 8001972:	ee07 3a10 	vmov	s14, r3
 8001976:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800197a:	79fa      	ldrb	r2, [r7, #7]
 800197c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	4613      	mov	r3, r2
 800198a:	2208      	movs	r2, #8
 800198c:	2101      	movs	r1, #1
 800198e:	eef0 0a47 	vmov.f32	s1, s14
 8001992:	eeb0 0a67 	vmov.f32	s0, s15
 8001996:	f7ff fc99 	bl	80012cc <LCD_LoadObj>
				repeatMode, flip);
		charOff += (8 + charSpacing);
 800199a:	8aba      	ldrh	r2, [r7, #20]
 800199c:	8bbb      	ldrh	r3, [r7, #28]
 800199e:	4413      	add	r3, r2
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	3308      	adds	r3, #8
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	83bb      	strh	r3, [r7, #28]
	for (short i = 0; i < strLength; i++) {
 80019a8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	3301      	adds	r3, #1
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	837b      	strh	r3, [r7, #26]
 80019b4:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80019b8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80019bc:	429a      	cmp	r2, r3
 80019be:	db93      	blt.n	80018e8 <LCD_Print+0x48>
	}
}
 80019c0:	bf00      	nop
 80019c2:	bf00      	nop
 80019c4:	3720      	adds	r7, #32
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200000a0 	.word	0x200000a0

080019d0 <LookupKeyState>:

static uint8_t KeyBuffer[4] = { 0, 0, 0, 0 };
static bool KeyStates[4] = { 0, 0, 0, 0 };
static bool KeysUsedToBeLow[4] = { 0, 0, 0, 0 };

uint8_t LookupKeyState(uint8_t n) {
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	71fb      	strb	r3, [r7, #7]
	if (HAL_GPIO_ReadPin(KEYS_GPIO_Port, KeyPins[n])) {
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	4a08      	ldr	r2, [pc, #32]	; (8001a00 <LookupKeyState+0x30>)
 80019de:	5cd3      	ldrb	r3, [r2, r3]
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	4619      	mov	r1, r3
 80019e4:	4807      	ldr	r0, [pc, #28]	; (8001a04 <LookupKeyState+0x34>)
 80019e6:	f001 fe4f 	bl	8003688 <HAL_GPIO_ReadPin>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <LookupKeyState+0x24>
		return 0xff;
 80019f0:	23ff      	movs	r3, #255	; 0xff
 80019f2:	e000      	b.n	80019f6 <LookupKeyState+0x26>
	}
	return 0x00;
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	08006110 	.word	0x08006110
 8001a04:	40020800 	.word	0x40020800

08001a08 <KeyScan>:

void KeyScan() {
 8001a08:	b590      	push	{r4, r7, lr}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
	for (uint8_t j = 0; j < 4; j++) {
 8001a0e:	2300      	movs	r3, #0
 8001a10:	71fb      	strb	r3, [r7, #7]
 8001a12:	e02f      	b.n	8001a74 <KeyScan+0x6c>
		KeyBuffer[j] = ((KeyBuffer[j] << 1) | (LookupKeyState(j) & 0x01));
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	4a1b      	ldr	r2, [pc, #108]	; (8001a84 <KeyScan+0x7c>)
 8001a18:	5cd3      	ldrb	r3, [r2, r3]
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	b25c      	sxtb	r4, r3
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff ffd5 	bl	80019d0 <LookupKeyState>
 8001a26:	4603      	mov	r3, r0
 8001a28:	b25b      	sxtb	r3, r3
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	b25b      	sxtb	r3, r3
 8001a30:	4323      	orrs	r3, r4
 8001a32:	b25a      	sxtb	r2, r3
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	b2d1      	uxtb	r1, r2
 8001a38:	4a12      	ldr	r2, [pc, #72]	; (8001a84 <KeyScan+0x7c>)
 8001a3a:	54d1      	strb	r1, [r2, r3]

		if ((KeyBuffer[j] | 0xf0) == 0xff) {
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	4a11      	ldr	r2, [pc, #68]	; (8001a84 <KeyScan+0x7c>)
 8001a40:	5cd3      	ldrb	r3, [r2, r3]
 8001a42:	f063 030f 	orn	r3, r3, #15
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	2bff      	cmp	r3, #255	; 0xff
 8001a4a:	d104      	bne.n	8001a56 <KeyScan+0x4e>
			KeyStates[j] = 1;
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	4a0e      	ldr	r2, [pc, #56]	; (8001a88 <KeyScan+0x80>)
 8001a50:	2101      	movs	r1, #1
 8001a52:	54d1      	strb	r1, [r2, r3]
 8001a54:	e00b      	b.n	8001a6e <KeyScan+0x66>
		} else if ((KeyBuffer[j] | 0xf0) == 0xf0) {
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <KeyScan+0x7c>)
 8001a5a:	5cd3      	ldrb	r3, [r2, r3]
 8001a5c:	f063 030f 	orn	r3, r3, #15
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2bf0      	cmp	r3, #240	; 0xf0
 8001a64:	d103      	bne.n	8001a6e <KeyScan+0x66>
			KeyStates[j] = 0;
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	4a07      	ldr	r2, [pc, #28]	; (8001a88 <KeyScan+0x80>)
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 4; j++) {
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	3301      	adds	r3, #1
 8001a72:	71fb      	strb	r3, [r7, #7]
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	2b03      	cmp	r3, #3
 8001a78:	d9cc      	bls.n	8001a14 <KeyScan+0xc>
		}
	}
}
 8001a7a:	bf00      	nop
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd90      	pop	{r4, r7, pc}
 8001a84:	200000a8 	.word	0x200000a8
 8001a88:	200000ac 	.word	0x200000ac

08001a8c <GetButtonDown>:
	// To machine index
	buttonIndex--;
	return KeyStates[buttonIndex];
}

bool GetButtonDown(uint8_t buttonIndex) {
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	71fb      	strb	r3, [r7, #7]
	// To machine index
	buttonIndex--;
 8001a96:	79fb      	ldrb	r3, [r7, #7]
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	71fb      	strb	r3, [r7, #7]

	if(!KeyStates[buttonIndex]){
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	4a11      	ldr	r2, [pc, #68]	; (8001ae4 <GetButtonDown+0x58>)
 8001aa0:	5cd3      	ldrb	r3, [r2, r3]
 8001aa2:	f083 0301 	eor.w	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d003      	beq.n	8001ab4 <GetButtonDown+0x28>
		KeysUsedToBeLow[buttonIndex] = true;
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	4a0e      	ldr	r2, [pc, #56]	; (8001ae8 <GetButtonDown+0x5c>)
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	54d1      	strb	r1, [r2, r3]
	}

	if (KeyStates[buttonIndex] && KeysUsedToBeLow[buttonIndex]) {
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	4a0b      	ldr	r2, [pc, #44]	; (8001ae4 <GetButtonDown+0x58>)
 8001ab8:	5cd3      	ldrb	r3, [r2, r3]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d00a      	beq.n	8001ad4 <GetButtonDown+0x48>
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	4a09      	ldr	r2, [pc, #36]	; (8001ae8 <GetButtonDown+0x5c>)
 8001ac2:	5cd3      	ldrb	r3, [r2, r3]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d005      	beq.n	8001ad4 <GetButtonDown+0x48>
		KeysUsedToBeLow[buttonIndex] = false;
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	4a07      	ldr	r2, [pc, #28]	; (8001ae8 <GetButtonDown+0x5c>)
 8001acc:	2100      	movs	r1, #0
 8001ace:	54d1      	strb	r1, [r2, r3]
		return 1;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e000      	b.n	8001ad6 <GetButtonDown+0x4a>
	}
	return 0;
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	200000ac 	.word	0x200000ac
 8001ae8:	200000b0 	.word	0x200000b0

08001aec <IsOverlapping>:
 */

#include "gamelogic.h"

bool IsOverlapping(short x1, short y1, short x2, short y2, short x3, short y3,
		short x4, short y4) {
 8001aec:	b490      	push	{r4, r7}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4604      	mov	r4, r0
 8001af4:	4608      	mov	r0, r1
 8001af6:	4611      	mov	r1, r2
 8001af8:	461a      	mov	r2, r3
 8001afa:	4623      	mov	r3, r4
 8001afc:	80fb      	strh	r3, [r7, #6]
 8001afe:	4603      	mov	r3, r0
 8001b00:	80bb      	strh	r3, [r7, #4]
 8001b02:	460b      	mov	r3, r1
 8001b04:	807b      	strh	r3, [r7, #2]
 8001b06:	4613      	mov	r3, r2
 8001b08:	803b      	strh	r3, [r7, #0]
	if (x1 > x4 || x3 > x2 || y1 > y4 || y3 > y2) {
 8001b0a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b0e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	dc11      	bgt.n	8001b3a <IsOverlapping+0x4e>
 8001b16:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001b1a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	dc0b      	bgt.n	8001b3a <IsOverlapping+0x4e>
 8001b22:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b26:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	dc05      	bgt.n	8001b3a <IsOverlapping+0x4e>
 8001b2e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001b32:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	dd01      	ble.n	8001b3e <IsOverlapping+0x52>
		return false;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e000      	b.n	8001b40 <IsOverlapping+0x54>
	}
	return true;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc90      	pop	{r4, r7}
 8001b48:	4770      	bx	lr

08001b4a <IsFadedOutOfScene>:

bool IsFadedOutOfScene(GameObj *obj) {
 8001b4a:	b480      	push	{r7}
 8001b4c:	b083      	sub	sp, #12
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
	if (obj->x + obj->width * 8 < 0) {
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	7b1b      	ldrb	r3, [r3, #12]
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	ee07 3a90 	vmov	s15, r3
 8001b62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b72:	d501      	bpl.n	8001b78 <IsFadedOutOfScene+0x2e>
		return true;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <IsFadedOutOfScene+0x30>
	} else {
		return false;
 8001b78:	2300      	movs	r3, #0
	}
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <Append>:

// Append buffer in loop, if buffers are all occupied, use the first buffer
GameObj* Append(GameObj *header, short xPos, short yPos) {
 8001b86:	b480      	push	{r7}
 8001b88:	b085      	sub	sp, #20
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
 8001b8e:	460b      	mov	r3, r1
 8001b90:	807b      	strh	r3, [r7, #2]
 8001b92:	4613      	mov	r3, r2
 8001b94:	803b      	strh	r3, [r7, #0]
	GameObj *ptr = header;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	60fb      	str	r3, [r7, #12]

	// If the current pointer is occupied, look for the next pos
	while (ptr->full) {
 8001b9a:	e02a      	b.n	8001bf2 <Append+0x6c>
		ptr = ptr->next;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	60fb      	str	r3, [r7, #12]
		// Have cycled for a whole loop
		if (ptr == header) {
 8001ba2:	68fa      	ldr	r2, [r7, #12]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d123      	bne.n	8001bf2 <Append+0x6c>
			ptr->bmp = header->bmp;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	601a      	str	r2, [r3, #0]
			ptr->x = xPos;
 8001bb2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bb6:	ee07 3a90 	vmov	s15, r3
 8001bba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	edc3 7a01 	vstr	s15, [r3, #4]
			ptr->y = yPos;
 8001bc4:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001bc8:	ee07 3a90 	vmov	s15, r3
 8001bcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	edc3 7a02 	vstr	s15, [r3, #8]
			ptr->width = header->width;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	7b1a      	ldrb	r2, [r3, #12]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	731a      	strb	r2, [r3, #12]
			ptr->height = header->height;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7b5a      	ldrb	r2, [r3, #13]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	735a      	strb	r2, [r3, #13]
			ptr->full = 1;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2201      	movs	r2, #1
 8001bea:	739a      	strb	r2, [r3, #14]
			return header->next;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	691b      	ldr	r3, [r3, #16]
 8001bf0:	e025      	b.n	8001c3e <Append+0xb8>
	while (ptr->full) {
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	7b9b      	ldrb	r3, [r3, #14]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1d0      	bne.n	8001b9c <Append+0x16>
		}
	}

	ptr->bmp = header->bmp;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	601a      	str	r2, [r3, #0]
	ptr->x = xPos;
 8001c02:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c06:	ee07 3a90 	vmov	s15, r3
 8001c0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	edc3 7a01 	vstr	s15, [r3, #4]
	ptr->y = yPos;
 8001c14:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c18:	ee07 3a90 	vmov	s15, r3
 8001c1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	edc3 7a02 	vstr	s15, [r3, #8]
	ptr->width = header->width;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	7b1a      	ldrb	r2, [r3, #12]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	731a      	strb	r2, [r3, #12]
	ptr->height = header->height;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	7b5a      	ldrb	r2, [r3, #13]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	735a      	strb	r2, [r3, #13]
	ptr->full = 1;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	739a      	strb	r2, [r3, #14]
	return header;
 8001c3c:	687b      	ldr	r3, [r7, #4]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <GenLoopBuf>:
			return;
	}
}

// Generate loop buffer given certain size
GameObj* GenLoopBuf(uint8_t size) {
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b086      	sub	sp, #24
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	4603      	mov	r3, r0
 8001c52:	71fb      	strb	r3, [r7, #7]
	GameObj *head = NULL, *cyclic = NULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	60fb      	str	r3, [r7, #12]
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
	head = (GameObj*) malloc(sizeof(GameObj));
 8001c5c:	2014      	movs	r0, #20
 8001c5e:	f003 f8c3 	bl	8004de8 <malloc>
 8001c62:	4603      	mov	r3, r0
 8001c64:	60fb      	str	r3, [r7, #12]
	head->full = 0;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	739a      	strb	r2, [r3, #14]
	cyclic = head;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 8001c70:	2301      	movs	r3, #1
 8001c72:	613b      	str	r3, [r7, #16]
 8001c74:	e00f      	b.n	8001c96 <GenLoopBuf+0x4c>
		GameObj *body = (GameObj*) malloc(sizeof(GameObj));
 8001c76:	2014      	movs	r0, #20
 8001c78:	f003 f8b6 	bl	8004de8 <malloc>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	60bb      	str	r3, [r7, #8]
		body->full = 0;
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	2200      	movs	r2, #0
 8001c84:	739a      	strb	r2, [r3, #14]
		cyclic->next = body;
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	611a      	str	r2, [r3, #16]
		cyclic = body;
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	3301      	adds	r3, #1
 8001c94:	613b      	str	r3, [r7, #16]
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	dbeb      	blt.n	8001c76 <GenLoopBuf+0x2c>
	}
	cyclic->next = head;
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	68fa      	ldr	r2, [r7, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
	return head;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HeaderInit>:

// Initializes the head pointer with the given values, n resets other buffers
void HeaderInit(GameObj *header, uint8_t *bmp, uint8_t width, uint8_t height) {
 8001cae:	b480      	push	{r7}
 8001cb0:	b087      	sub	sp, #28
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	60f8      	str	r0, [r7, #12]
 8001cb6:	60b9      	str	r1, [r7, #8]
 8001cb8:	4611      	mov	r1, r2
 8001cba:	461a      	mov	r2, r3
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	71fb      	strb	r3, [r7, #7]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	71bb      	strb	r3, [r7, #6]
	GameObj *ptr = header;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	617b      	str	r3, [r7, #20]

	ptr->bmp = bmp;
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	68ba      	ldr	r2, [r7, #8]
 8001ccc:	601a      	str	r2, [r3, #0]
	ptr->x = 0;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	f04f 0200 	mov.w	r2, #0
 8001cd4:	605a      	str	r2, [r3, #4]
	ptr->y = 0;
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	f04f 0200 	mov.w	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
	ptr->width = width;
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	79fa      	ldrb	r2, [r7, #7]
 8001ce2:	731a      	strb	r2, [r3, #12]
	ptr->height = height;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	79ba      	ldrb	r2, [r7, #6]
 8001ce8:	735a      	strb	r2, [r3, #13]
	ptr->full = 0;
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	2200      	movs	r2, #0
 8001cee:	739a      	strb	r2, [r3, #14]

	for (;;) {
		if (ptr->next == header)
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d006      	beq.n	8001d08 <HeaderInit+0x5a>
			return;
		ptr = ptr->next;
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	617b      	str	r3, [r7, #20]
		ptr->full = 0;
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	2200      	movs	r2, #0
 8001d04:	739a      	strb	r2, [r3, #14]
		if (ptr->next == header)
 8001d06:	e7f3      	b.n	8001cf0 <HeaderInit+0x42>
			return;
 8001d08:	bf00      	nop
	}
}
 8001d0a:	371c      	adds	r7, #28
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <ShiftX>:

// Shift all buffers and return the first active pointer
GameObj* ShiftX(GameObj *header, float byX) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	ed87 0a00 	vstr	s0, [r7]
	GameObj *ptr = header;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	60fb      	str	r3, [r7, #12]

	// Cycle through all valid buffers once and apply the drift
	for (;;) {
		if (ptr->full) {
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	7b9b      	ldrb	r3, [r3, #14]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d009      	beq.n	8001d40 <ShiftX+0x2c>
			ptr->x += byX;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d32:	edd7 7a00 	vldr	s15, [r7]
 8001d36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	edc3 7a01 	vstr	s15, [r3, #4]
		}
		// Have cycled through the buffer
		if (!ptr->next->full || ptr->next == header)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	691b      	ldr	r3, [r3, #16]
 8001d44:	7b9b      	ldrb	r3, [r3, #14]
 8001d46:	f083 0301 	eor.w	r3, r3, #1
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d108      	bne.n	8001d62 <ShiftX+0x4e>
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	691b      	ldr	r3, [r3, #16]
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d003      	beq.n	8001d62 <ShiftX+0x4e>
			break;
		ptr = ptr->next;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	60fb      	str	r3, [r7, #12]
		if (ptr->full) {
 8001d60:	e7e0      	b.n	8001d24 <ShiftX+0x10>
	}

	ptr = header;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	60fb      	str	r3, [r7, #12]
	// Return the first available buffer, if no buf is available, return header
	while (IsFadedOutOfScene(ptr)) {
 8001d66:	e012      	b.n	8001d8e <ShiftX+0x7a>
		ptr->full = 0;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	739a      	strb	r2, [r3, #14]
		if (!ptr->next->full || ptr->next == header) {
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	7b9b      	ldrb	r3, [r3, #14]
 8001d74:	f083 0301 	eor.w	r3, r3, #1
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d10d      	bne.n	8001d9a <ShiftX+0x86>
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d008      	beq.n	8001d9a <ShiftX+0x86>
			break;
		}
		ptr = ptr->next;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	691b      	ldr	r3, [r3, #16]
 8001d8c:	60fb      	str	r3, [r7, #12]
	while (IsFadedOutOfScene(ptr)) {
 8001d8e:	68f8      	ldr	r0, [r7, #12]
 8001d90:	f7ff fedb 	bl	8001b4a <IsFadedOutOfScene>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1e6      	bne.n	8001d68 <ShiftX+0x54>
	}
	return ptr;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <Random>:

short Random(unsigned long seed, short lowerLim, short upperLim) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	807b      	strh	r3, [r7, #2]
 8001db0:	4613      	mov	r3, r2
 8001db2:	803b      	strh	r3, [r7, #0]
	srand(seed);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f003 f907 	bl	8004fc8 <srand>
	return rand() % (upperLim - lowerLim + 1) + lowerLim;
 8001dba:	f003 f933 	bl	8005024 <rand>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001dc4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001dc8:	1acb      	subs	r3, r1, r3
 8001dca:	3301      	adds	r3, #1
 8001dcc:	fb92 f1f3 	sdiv	r1, r2, r3
 8001dd0:	fb01 f303 	mul.w	r3, r1, r3
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	887b      	ldrh	r3, [r7, #2]
 8001dda:	4413      	add	r3, r2
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	b21b      	sxth	r3, r3
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dea:	b08d      	sub	sp, #52	; 0x34
 8001dec:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001dee:	f001 f91f 	bl	8003030 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001df2:	f000 fcf9 	bl	80027e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001df6:	f000 fe35 	bl	8002a64 <MX_GPIO_Init>
	MX_SPI1_Init();
 8001dfa:	f000 fd5f 	bl	80028bc <MX_SPI1_Init>
	MX_TIM1_Init();
 8001dfe:	f000 fd93 	bl	8002928 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001e02:	f000 fde3 	bl	80029cc <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim1);
 8001e06:	48b3      	ldr	r0, [pc, #716]	; (80020d4 <main+0x2ec>)
 8001e08:	f002 fbce 	bl	80045a8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8001e0c:	48b2      	ldr	r0, [pc, #712]	; (80020d8 <main+0x2f0>)
 8001e0e:	f002 fbcb 	bl	80045a8 <HAL_TIM_Base_Start_IT>

	// ALL GPIO AND BUSES MUST BE INITED BEFORE CALL THIS FUNCTION
	LCD_Init(&MemDisp, &hspi1, GPIOA, CS_Pin);
 8001e12:	2310      	movs	r3, #16
 8001e14:	4ab1      	ldr	r2, [pc, #708]	; (80020dc <main+0x2f4>)
 8001e16:	49b2      	ldr	r1, [pc, #712]	; (80020e0 <main+0x2f8>)
 8001e18:	48b2      	ldr	r0, [pc, #712]	; (80020e4 <main+0x2fc>)
 8001e1a:	f7ff f8d9 	bl	8000fd0 <LCD_Init>

	GameObj *dinoHeader = GenLoopBuf(1);
 8001e1e:	2001      	movs	r0, #1
 8001e20:	f7ff ff13 	bl	8001c4a <GenLoopBuf>
 8001e24:	61f8      	str	r0, [r7, #28]
	GameObj *fireHeader = GenLoopBuf(1);
 8001e26:	2001      	movs	r0, #1
 8001e28:	f7ff ff0f 	bl	8001c4a <GenLoopBuf>
 8001e2c:	61b8      	str	r0, [r7, #24]
	GameObj *groundFireHeader = GenLoopBuf(2);
 8001e2e:	2002      	movs	r0, #2
 8001e30:	f7ff ff0b 	bl	8001c4a <GenLoopBuf>
 8001e34:	6178      	str	r0, [r7, #20]
	GameObj *cloudHeader = GenLoopBuf(2);
 8001e36:	2002      	movs	r0, #2
 8001e38:	f7ff ff07 	bl	8001c4a <GenLoopBuf>
 8001e3c:	6138      	str	r0, [r7, #16]
	GameObj *plantHeader = GenLoopBuf(2);
 8001e3e:	2002      	movs	r0, #2
 8001e40:	f7ff ff03 	bl	8001c4a <GenLoopBuf>
 8001e44:	60f8      	str	r0, [r7, #12]
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		isJumping = 0, flipStatus = 0;
 8001e46:	4ba8      	ldr	r3, [pc, #672]	; (80020e8 <main+0x300>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
 8001e4c:	4ba7      	ldr	r3, [pc, #668]	; (80020ec <main+0x304>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	701a      	strb	r2, [r3, #0]
		jumpTick = 0, nextPlantTickDel = 0, nextCloudTickDel = 0;
 8001e52:	4ba7      	ldr	r3, [pc, #668]	; (80020f0 <main+0x308>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	801a      	strh	r2, [r3, #0]
 8001e58:	4ba6      	ldr	r3, [pc, #664]	; (80020f4 <main+0x30c>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	801a      	strh	r2, [r3, #0]
 8001e5e:	4ba6      	ldr	r3, [pc, #664]	; (80020f8 <main+0x310>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	801a      	strh	r2, [r3, #0]
		plantSubTick = 0, cloudSubTick = 0;
 8001e64:	4ba5      	ldr	r3, [pc, #660]	; (80020fc <main+0x314>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	4ba5      	ldr	r3, [pc, #660]	; (8002100 <main+0x318>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
		groundLength = 29;
 8001e70:	4ba4      	ldr	r3, [pc, #656]	; (8002104 <main+0x31c>)
 8001e72:	221d      	movs	r2, #29
 8001e74:	701a      	strb	r2, [r3, #0]
		tick = -JumpTickMax - 10;
 8001e76:	eddf 7aa4 	vldr	s15, [pc, #656]	; 8002108 <main+0x320>
 8001e7a:	eef1 7a67 	vneg.f32	s15, s15
 8001e7e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001e82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e8a:	ee17 2a90 	vmov	r2, s15
 8001e8e:	4b9f      	ldr	r3, [pc, #636]	; (800210c <main+0x324>)
 8001e90:	601a      	str	r2, [r3, #0]
		overallSpeed = 1;
 8001e92:	4b9f      	ldr	r3, [pc, #636]	; (8002110 <main+0x328>)
 8001e94:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001e98:	601a      	str	r2, [r3, #0]

		HeaderInit(dinoHeader, NULL, 3, 22);
 8001e9a:	2316      	movs	r3, #22
 8001e9c:	2203      	movs	r2, #3
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	69f8      	ldr	r0, [r7, #28]
 8001ea2:	f7ff ff04 	bl	8001cae <HeaderInit>
		HeaderInit(fireHeader, NULL, 9, 25);
 8001ea6:	2319      	movs	r3, #25
 8001ea8:	2209      	movs	r2, #9
 8001eaa:	2100      	movs	r1, #0
 8001eac:	69b8      	ldr	r0, [r7, #24]
 8001eae:	f7ff fefe 	bl	8001cae <HeaderInit>
		HeaderInit(groundFireHeader, NULL, 12, 7);
 8001eb2:	2307      	movs	r3, #7
 8001eb4:	220c      	movs	r2, #12
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	6978      	ldr	r0, [r7, #20]
 8001eba:	f7ff fef8 	bl	8001cae <HeaderInit>
		HeaderInit(cloudHeader, (uint8_t*) Cloud, 6, 14);
 8001ebe:	230e      	movs	r3, #14
 8001ec0:	2206      	movs	r2, #6
 8001ec2:	4994      	ldr	r1, [pc, #592]	; (8002114 <main+0x32c>)
 8001ec4:	6938      	ldr	r0, [r7, #16]
 8001ec6:	f7ff fef2 	bl	8001cae <HeaderInit>
		HeaderInit(plantHeader, (uint8_t*) Plant1[0], 2, 22);
 8001eca:	2316      	movs	r3, #22
 8001ecc:	2202      	movs	r2, #2
 8001ece:	4992      	ldr	r1, [pc, #584]	; (8002118 <main+0x330>)
 8001ed0:	68f8      	ldr	r0, [r7, #12]
 8001ed2:	f7ff feec 	bl	8001cae <HeaderInit>

		dinoHeader = Append(dinoHeader, 4, DinoGroundPos);
 8001ed6:	eddf 7a91 	vldr	s15, [pc, #580]	; 800211c <main+0x334>
 8001eda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ede:	ee17 3a90 	vmov	r3, s15
 8001ee2:	b21b      	sxth	r3, r3
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	2104      	movs	r1, #4
 8001ee8:	69f8      	ldr	r0, [r7, #28]
 8001eea:	f7ff fe4c 	bl	8001b86 <Append>
 8001eee:	61f8      	str	r0, [r7, #28]
		fireHeader = Append(fireHeader, 24, 52);
 8001ef0:	2234      	movs	r2, #52	; 0x34
 8001ef2:	2118      	movs	r1, #24
 8001ef4:	69b8      	ldr	r0, [r7, #24]
 8001ef6:	f7ff fe46 	bl	8001b86 <Append>
 8001efa:	61b8      	str	r0, [r7, #24]

		LCD_Fill(flipStatus);
 8001efc:	4b7b      	ldr	r3, [pc, #492]	; (80020ec <main+0x304>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff fcb5 	bl	8001870 <LCD_Fill>
		LCD_DrawLine(77, 0, 29, DRAWMODE_ADD, flipStatus);
 8001f06:	4b79      	ldr	r3, [pc, #484]	; (80020ec <main+0x304>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	221d      	movs	r2, #29
 8001f10:	2100      	movs	r1, #0
 8001f12:	204d      	movs	r0, #77	; 0x4d
 8001f14:	f7ff fb86 	bl	8001624 <LCD_DrawLine>
		dinoHeader->bmp = (uint8_t*) DinoNormalS;
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	4a81      	ldr	r2, [pc, #516]	; (8002120 <main+0x338>)
 8001f1c:	601a      	str	r2, [r3, #0]
		LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10, DRAWMODE_CULL,
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f24:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8001f28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f30:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f34:	793b      	ldrb	r3, [r7, #4]
 8001f36:	b2d8      	uxtb	r0, r3
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f3e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001f42:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f4a:	4b68      	ldr	r3, [pc, #416]	; (80020ec <main+0x304>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	9300      	str	r3, [sp, #0]
 8001f50:	2301      	movs	r3, #1
 8001f52:	220a      	movs	r2, #10
 8001f54:	ee17 1a90 	vmov	r1, s15
 8001f58:	f7ff fb64 	bl	8001624 <LCD_DrawLine>
				flipStatus);
		LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 8001f5c:	4b63      	ldr	r3, [pc, #396]	; (80020ec <main+0x304>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	2200      	movs	r2, #0
 8001f62:	2100      	movs	r1, #0
 8001f64:	69f8      	ldr	r0, [r7, #28]
 8001f66:	f7ff f96b 	bl	8001240 <LCD_LoadObjs>
		LCD_Print("dino\tcan\trun\nreal\tfast!", 2, 4, DRAWMODE_ADD,
 8001f6a:	4b60      	ldr	r3, [pc, #384]	; (80020ec <main+0x304>)
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	9301      	str	r3, [sp, #4]
 8001f70:	2300      	movs	r3, #0
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	2300      	movs	r3, #0
 8001f76:	2204      	movs	r2, #4
 8001f78:	2102      	movs	r1, #2
 8001f7a:	486a      	ldr	r0, [pc, #424]	; (8002124 <main+0x33c>)
 8001f7c:	f7ff fc90 	bl	80018a0 <LCD_Print>
		REPEATMODE_NONE, flipStatus);
		LCD_Print("\t\t\t\tdev\tbuild", 2, 86, DRAWMODE_ADD,
 8001f80:	4b5a      	ldr	r3, [pc, #360]	; (80020ec <main+0x304>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	9301      	str	r3, [sp, #4]
 8001f86:	2300      	movs	r3, #0
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	2256      	movs	r2, #86	; 0x56
 8001f8e:	2102      	movs	r1, #2
 8001f90:	4865      	ldr	r0, [pc, #404]	; (8002128 <main+0x340>)
 8001f92:	f7ff fc85 	bl	80018a0 <LCD_Print>
				REPEATMODE_NONE, flipStatus);

		while (!GetButtonDown(JUMP_BUTTON))
 8001f96:	e002      	b.n	8001f9e <main+0x1b6>
			LCD_UpdateFull(&MemDisp);
 8001f98:	4852      	ldr	r0, [pc, #328]	; (80020e4 <main+0x2fc>)
 8001f9a:	f7ff f87b 	bl	8001094 <LCD_UpdateFull>
		while (!GetButtonDown(JUMP_BUTTON))
 8001f9e:	2004      	movs	r0, #4
 8001fa0:	f7ff fd74 	bl	8001a8c <GetButtonDown>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	f083 0301 	eor.w	r3, r3, #1
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1f3      	bne.n	8001f98 <main+0x1b0>
		isJumping = 1;
 8001fb0:	4b4d      	ldr	r3, [pc, #308]	; (80020e8 <main+0x300>)
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	701a      	strb	r2, [r3, #0]

		/// THE TICK LOOP
		while (1) {
			// Day and night invertion
			flipStatus = ((tick / 800) % 3 == 2) ? 1 : 0;
 8001fb6:	4b55      	ldr	r3, [pc, #340]	; (800210c <main+0x324>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a5c      	ldr	r2, [pc, #368]	; (800212c <main+0x344>)
 8001fbc:	fb82 1203 	smull	r1, r2, r2, r3
 8001fc0:	1212      	asrs	r2, r2, #8
 8001fc2:	17db      	asrs	r3, r3, #31
 8001fc4:	1ad1      	subs	r1, r2, r3
 8001fc6:	4b5a      	ldr	r3, [pc, #360]	; (8002130 <main+0x348>)
 8001fc8:	fb83 3201 	smull	r3, r2, r3, r1
 8001fcc:	17cb      	asrs	r3, r1, #31
 8001fce:	1ad2      	subs	r2, r2, r3
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	4413      	add	r3, r2
 8001fd6:	1aca      	subs	r2, r1, r3
 8001fd8:	2a02      	cmp	r2, #2
 8001fda:	bf0c      	ite	eq
 8001fdc:	2301      	moveq	r3, #1
 8001fde:	2300      	movne	r3, #0
 8001fe0:	b2da      	uxtb	r2, r3
 8001fe2:	4b42      	ldr	r3, [pc, #264]	; (80020ec <main+0x304>)
 8001fe4:	701a      	strb	r2, [r3, #0]

			if (GetButtonDown(JUMP_BUTTON) && !isJumping)
 8001fe6:	2004      	movs	r0, #4
 8001fe8:	f7ff fd50 	bl	8001a8c <GetButtonDown>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d009      	beq.n	8002006 <main+0x21e>
 8001ff2:	4b3d      	ldr	r3, [pc, #244]	; (80020e8 <main+0x300>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	f083 0301 	eor.w	r3, r3, #1
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d002      	beq.n	8002006 <main+0x21e>
				isJumping = 1;
 8002000:	4b39      	ldr	r3, [pc, #228]	; (80020e8 <main+0x300>)
 8002002:	2201      	movs	r2, #1
 8002004:	701a      	strb	r2, [r3, #0]

			dinoVerticalMovement = DinoGroundPos;
 8002006:	eddf 7a45 	vldr	s15, [pc, #276]	; 800211c <main+0x334>
 800200a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800200e:	ee17 3a90 	vmov	r3, s15
 8002012:	b21a      	sxth	r2, r3
 8002014:	4b47      	ldr	r3, [pc, #284]	; (8002134 <main+0x34c>)
 8002016:	801a      	strh	r2, [r3, #0]
			if (isJumping) {
 8002018:	4b33      	ldr	r3, [pc, #204]	; (80020e8 <main+0x300>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	f000 8093 	beq.w	8002148 <main+0x360>
				if (jumpTick < JumpTickMax / overallSpeed - 1) {
 8002022:	4b33      	ldr	r3, [pc, #204]	; (80020f0 <main+0x308>)
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	ee07 3a90 	vmov	s15, r3
 800202a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800202e:	ed9f 6a36 	vldr	s12, [pc, #216]	; 8002108 <main+0x320>
 8002032:	4b37      	ldr	r3, [pc, #220]	; (8002110 <main+0x328>)
 8002034:	edd3 6a00 	vldr	s13, [r3]
 8002038:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800203c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002040:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002044:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800204c:	d576      	bpl.n	800213c <main+0x354>
					jumpTick++;
 800204e:	4b28      	ldr	r3, [pc, #160]	; (80020f0 <main+0x308>)
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	3301      	adds	r3, #1
 8002054:	b29a      	uxth	r2, r3
 8002056:	4b26      	ldr	r3, [pc, #152]	; (80020f0 <main+0x308>)
 8002058:	801a      	strh	r2, [r3, #0]
					dinoVerticalMovement = jumpTick
							* (jumpTick - JumpTickMax / overallSpeed)
 800205a:	4b25      	ldr	r3, [pc, #148]	; (80020f0 <main+0x308>)
 800205c:	881b      	ldrh	r3, [r3, #0]
 800205e:	ee07 3a90 	vmov	s15, r3
 8002062:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002066:	4b22      	ldr	r3, [pc, #136]	; (80020f0 <main+0x308>)
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	ee07 3a90 	vmov	s15, r3
 800206e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002072:	eddf 5a25 	vldr	s11, [pc, #148]	; 8002108 <main+0x320>
 8002076:	4b26      	ldr	r3, [pc, #152]	; (8002110 <main+0x328>)
 8002078:	ed93 6a00 	vldr	s12, [r3]
 800207c:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8002080:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002084:	ee27 7a27 	vmul.f32	s14, s14, s15
							* (4
									/ ((JumpTickMax / overallSpeed)
 8002088:	ed9f 6a1f 	vldr	s12, [pc, #124]	; 8002108 <main+0x320>
 800208c:	4b20      	ldr	r3, [pc, #128]	; (8002110 <main+0x328>)
 800208e:	edd3 7a00 	vldr	s15, [r3]
 8002092:	eec6 6a27 	vdiv.f32	s13, s12, s15
											* (JumpTickMax / overallSpeed)))
 8002096:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8002108 <main+0x320>
 800209a:	4b1d      	ldr	r3, [pc, #116]	; (8002110 <main+0x328>)
 800209c:	ed93 6a00 	vldr	s12, [r3]
 80020a0:	eec5 7a86 	vdiv.f32	s15, s11, s12
 80020a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
									/ ((JumpTickMax / overallSpeed)
 80020a8:	eeb1 6a00 	vmov.f32	s12, #16	; 0x40800000  4.0
 80020ac:	eec6 7a26 	vdiv.f32	s15, s12, s13
							* (4
 80020b0:	ee67 7a27 	vmul.f32	s15, s14, s15
							* DinoJumpHeight + DinoGroundPos;
 80020b4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002138 <main+0x350>
 80020b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020bc:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800211c <main+0x334>
 80020c0:	ee77 7a87 	vadd.f32	s15, s15, s14
					dinoVerticalMovement = jumpTick
 80020c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020c8:	ee17 3a90 	vmov	r3, s15
 80020cc:	b21a      	sxth	r2, r3
 80020ce:	4b19      	ldr	r3, [pc, #100]	; (8002134 <main+0x34c>)
 80020d0:	801a      	strh	r2, [r3, #0]
 80020d2:	e039      	b.n	8002148 <main+0x360>
 80020d4:	2000010c 	.word	0x2000010c
 80020d8:	20000154 	.word	0x20000154
 80020dc:	40020000 	.word	0x40020000
 80020e0:	200000b4 	.word	0x200000b4
 80020e4:	2000019c 	.word	0x2000019c
 80020e8:	200001a8 	.word	0x200001a8
 80020ec:	200001a9 	.word	0x200001a9
 80020f0:	200001aa 	.word	0x200001aa
 80020f4:	200001ac 	.word	0x200001ac
 80020f8:	200001ae 	.word	0x200001ae
 80020fc:	200001b4 	.word	0x200001b4
 8002100:	200001b8 	.word	0x200001b8
 8002104:	200001c2 	.word	0x200001c2
 8002108:	42700000 	.word	0x42700000
 800210c:	200001b0 	.word	0x200001b0
 8002110:	200001c4 	.word	0x200001c4
 8002114:	08006114 	.word	0x08006114
 8002118:	08006168 	.word	0x08006168
 800211c:	42680000 	.word	0x42680000
 8002120:	08006364 	.word	0x08006364
 8002124:	080060e8 	.word	0x080060e8
 8002128:	08006100 	.word	0x08006100
 800212c:	51eb851f 	.word	0x51eb851f
 8002130:	55555556 	.word	0x55555556
 8002134:	200001c0 	.word	0x200001c0
 8002138:	42200000 	.word	0x42200000
				} else {
					isJumping = 0;
 800213c:	4b72      	ldr	r3, [pc, #456]	; (8002308 <main+0x520>)
 800213e:	2200      	movs	r2, #0
 8002140:	701a      	strb	r2, [r3, #0]
					jumpTick = 0;
 8002142:	4b72      	ldr	r3, [pc, #456]	; (800230c <main+0x524>)
 8002144:	2200      	movs	r2, #0
 8002146:	801a      	strh	r2, [r3, #0]
				}
			}

			// Plant generation
			if (tick - plantSubTick == nextPlantTickDel) {
 8002148:	4b71      	ldr	r3, [pc, #452]	; (8002310 <main+0x528>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b71      	ldr	r3, [pc, #452]	; (8002314 <main+0x52c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	4a71      	ldr	r2, [pc, #452]	; (8002318 <main+0x530>)
 8002154:	8812      	ldrh	r2, [r2, #0]
 8002156:	4293      	cmp	r3, r2
 8002158:	d114      	bne.n	8002184 <main+0x39c>
				plantHeader = Append(plantHeader, 96, 59);
 800215a:	223b      	movs	r2, #59	; 0x3b
 800215c:	2160      	movs	r1, #96	; 0x60
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	f7ff fd11 	bl	8001b86 <Append>
 8002164:	60f8      	str	r0, [r7, #12]
				nextPlantTickDel = Random(tick, 80, 160);
 8002166:	4b6a      	ldr	r3, [pc, #424]	; (8002310 <main+0x528>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	22a0      	movs	r2, #160	; 0xa0
 800216c:	2150      	movs	r1, #80	; 0x50
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fe18 	bl	8001da4 <Random>
 8002174:	4603      	mov	r3, r0
 8002176:	b29a      	uxth	r2, r3
 8002178:	4b67      	ldr	r3, [pc, #412]	; (8002318 <main+0x530>)
 800217a:	801a      	strh	r2, [r3, #0]
				plantSubTick = tick;
 800217c:	4b64      	ldr	r3, [pc, #400]	; (8002310 <main+0x528>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a64      	ldr	r2, [pc, #400]	; (8002314 <main+0x52c>)
 8002182:	6013      	str	r3, [r2, #0]
			}
			// Cloud generation
			if (tick - cloudSubTick == nextCloudTickDel) {
 8002184:	4b62      	ldr	r3, [pc, #392]	; (8002310 <main+0x528>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	4b64      	ldr	r3, [pc, #400]	; (800231c <main+0x534>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	4a64      	ldr	r2, [pc, #400]	; (8002320 <main+0x538>)
 8002190:	8812      	ldrh	r2, [r2, #0]
 8002192:	4293      	cmp	r3, r2
 8002194:	d11e      	bne.n	80021d4 <main+0x3ec>
				cloudHeader = Append(cloudHeader, 96, Random(tick, 12, 20));
 8002196:	4b5e      	ldr	r3, [pc, #376]	; (8002310 <main+0x528>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2214      	movs	r2, #20
 800219c:	210c      	movs	r1, #12
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff fe00 	bl	8001da4 <Random>
 80021a4:	4603      	mov	r3, r0
 80021a6:	461a      	mov	r2, r3
 80021a8:	2160      	movs	r1, #96	; 0x60
 80021aa:	6938      	ldr	r0, [r7, #16]
 80021ac:	f7ff fceb 	bl	8001b86 <Append>
 80021b0:	6138      	str	r0, [r7, #16]
				nextCloudTickDel = Random(tick, 1200, 2000);
 80021b2:	4b57      	ldr	r3, [pc, #348]	; (8002310 <main+0x528>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80021ba:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff fdf0 	bl	8001da4 <Random>
 80021c4:	4603      	mov	r3, r0
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	4b55      	ldr	r3, [pc, #340]	; (8002320 <main+0x538>)
 80021ca:	801a      	strh	r2, [r3, #0]
				cloudSubTick = tick;
 80021cc:	4b50      	ldr	r3, [pc, #320]	; (8002310 <main+0x528>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a52      	ldr	r2, [pc, #328]	; (800231c <main+0x534>)
 80021d2:	6013      	str	r3, [r2, #0]
			}

			LCD_Fill(flipStatus);
 80021d4:	4b53      	ldr	r3, [pc, #332]	; (8002324 <main+0x53c>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff fb49 	bl	8001870 <LCD_Fill>

			// Draw ground
			if (groundLength < 96) {
 80021de:	4b52      	ldr	r3, [pc, #328]	; (8002328 <main+0x540>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b5f      	cmp	r3, #95	; 0x5f
 80021e4:	d810      	bhi.n	8002208 <main+0x420>
				LCD_DrawLine(77, 0, groundLength, DRAWMODE_ADD, flipStatus);
 80021e6:	4b50      	ldr	r3, [pc, #320]	; (8002328 <main+0x540>)
 80021e8:	781a      	ldrb	r2, [r3, #0]
 80021ea:	4b4e      	ldr	r3, [pc, #312]	; (8002324 <main+0x53c>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	2300      	movs	r3, #0
 80021f2:	2100      	movs	r1, #0
 80021f4:	204d      	movs	r0, #77	; 0x4d
 80021f6:	f7ff fa15 	bl	8001624 <LCD_DrawLine>
				groundLength++;
 80021fa:	4b4b      	ldr	r3, [pc, #300]	; (8002328 <main+0x540>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	3301      	adds	r3, #1
 8002200:	b2da      	uxtb	r2, r3
 8002202:	4b49      	ldr	r3, [pc, #292]	; (8002328 <main+0x540>)
 8002204:	701a      	strb	r2, [r3, #0]
 8002206:	e008      	b.n	800221a <main+0x432>
			} else {
				// Reset canvas
				LCD_DrawLine(77, 0, 96, DRAWMODE_ADD, flipStatus);
 8002208:	4b46      	ldr	r3, [pc, #280]	; (8002324 <main+0x53c>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	2300      	movs	r3, #0
 8002210:	2260      	movs	r2, #96	; 0x60
 8002212:	2100      	movs	r1, #0
 8002214:	204d      	movs	r0, #77	; 0x4d
 8002216:	f7ff fa05 	bl	8001624 <LCD_DrawLine>
			}

			// Ground objs shift
			plantHeader = ShiftX(plantHeader, -1 * overallSpeed);
 800221a:	4b44      	ldr	r3, [pc, #272]	; (800232c <main+0x544>)
 800221c:	edd3 7a00 	vldr	s15, [r3]
 8002220:	eef1 7a67 	vneg.f32	s15, s15
 8002224:	eeb0 0a67 	vmov.f32	s0, s15
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f7ff fd73 	bl	8001d14 <ShiftX>
 800222e:	60f8      	str	r0, [r7, #12]
			groundFireHeader = ShiftX(groundFireHeader, -1 * overallSpeed);
 8002230:	4b3e      	ldr	r3, [pc, #248]	; (800232c <main+0x544>)
 8002232:	edd3 7a00 	vldr	s15, [r3]
 8002236:	eef1 7a67 	vneg.f32	s15, s15
 800223a:	eeb0 0a67 	vmov.f32	s0, s15
 800223e:	6978      	ldr	r0, [r7, #20]
 8002240:	f7ff fd68 	bl	8001d14 <ShiftX>
 8002244:	6178      	str	r0, [r7, #20]
			// Air objs shift
			cloudHeader = ShiftX(cloudHeader, -0.1 * overallSpeed);
 8002246:	4b39      	ldr	r3, [pc, #228]	; (800232c <main+0x544>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe f984 	bl	8000558 <__aeabi_f2d>
 8002250:	a32b      	add	r3, pc, #172	; (adr r3, 8002300 <main+0x518>)
 8002252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002256:	f7fe f9d7 	bl	8000608 <__aeabi_dmul>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4610      	mov	r0, r2
 8002260:	4619      	mov	r1, r3
 8002262:	f7fe fcb3 	bl	8000bcc <__aeabi_d2f>
 8002266:	4603      	mov	r3, r0
 8002268:	ee00 3a10 	vmov	s0, r3
 800226c:	6938      	ldr	r0, [r7, #16]
 800226e:	f7ff fd51 	bl	8001d14 <ShiftX>
 8002272:	6138      	str	r0, [r7, #16]

			dinoHeader->y = dinoVerticalMovement;
 8002274:	4b2e      	ldr	r3, [pc, #184]	; (8002330 <main+0x548>)
 8002276:	f9b3 3000 	ldrsh.w	r3, [r3]
 800227a:	ee07 3a90 	vmov	s15, r3
 800227e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	edc3 7a02 	vstr	s15, [r3, #8]
			// Culling masks
			ptr = plantHeader;
 8002288:	4a2a      	ldr	r2, [pc, #168]	; (8002334 <main+0x54c>)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6013      	str	r3, [r2, #0]
			for (;;) {
				if (ptr->full) {
 800228e:	4b29      	ldr	r3, [pc, #164]	; (8002334 <main+0x54c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	7b9b      	ldrb	r3, [r3, #14]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d01c      	beq.n	80022d2 <main+0x4ea>
					for(uint8_t y = 71; y <= 77; y++){
 8002298:	2347      	movs	r3, #71	; 0x47
 800229a:	72fb      	strb	r3, [r7, #11]
 800229c:	e016      	b.n	80022cc <main+0x4e4>
						LCD_DrawLine(y, ptr->x + 2, 6, DRAWMODE_CULL, flipStatus);
 800229e:	4b25      	ldr	r3, [pc, #148]	; (8002334 <main+0x54c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80022a6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80022aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80022ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022b2:	4b1c      	ldr	r3, [pc, #112]	; (8002324 <main+0x53c>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	7af8      	ldrb	r0, [r7, #11]
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	2301      	movs	r3, #1
 80022bc:	2206      	movs	r2, #6
 80022be:	ee17 1a90 	vmov	r1, s15
 80022c2:	f7ff f9af 	bl	8001624 <LCD_DrawLine>
					for(uint8_t y = 71; y <= 77; y++){
 80022c6:	7afb      	ldrb	r3, [r7, #11]
 80022c8:	3301      	adds	r3, #1
 80022ca:	72fb      	strb	r3, [r7, #11]
 80022cc:	7afb      	ldrb	r3, [r7, #11]
 80022ce:	2b4d      	cmp	r3, #77	; 0x4d
 80022d0:	d9e5      	bls.n	800229e <main+0x4b6>
					}
				}
				// If looped through all / next buffer is empty
				if (!ptr->next->full || ptr->next == plantHeader) {
 80022d2:	4b18      	ldr	r3, [pc, #96]	; (8002334 <main+0x54c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	691b      	ldr	r3, [r3, #16]
 80022d8:	7b9b      	ldrb	r3, [r3, #14]
 80022da:	f083 0301 	eor.w	r3, r3, #1
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d129      	bne.n	8002338 <main+0x550>
 80022e4:	4b13      	ldr	r3, [pc, #76]	; (8002334 <main+0x54c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d023      	beq.n	8002338 <main+0x550>
					break;
				}
				ptr = ptr->next;
 80022f0:	4b10      	ldr	r3, [pc, #64]	; (8002334 <main+0x54c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	4a0f      	ldr	r2, [pc, #60]	; (8002334 <main+0x54c>)
 80022f8:	6013      	str	r3, [r2, #0]
				if (ptr->full) {
 80022fa:	e7c8      	b.n	800228e <main+0x4a6>
 80022fc:	f3af 8000 	nop.w
 8002300:	9999999a 	.word	0x9999999a
 8002304:	bfb99999 	.word	0xbfb99999
 8002308:	200001a8 	.word	0x200001a8
 800230c:	200001aa 	.word	0x200001aa
 8002310:	200001b0 	.word	0x200001b0
 8002314:	200001b4 	.word	0x200001b4
 8002318:	200001ac 	.word	0x200001ac
 800231c:	200001b8 	.word	0x200001b8
 8002320:	200001ae 	.word	0x200001ae
 8002324:	200001a9 	.word	0x200001a9
 8002328:	200001c2 	.word	0x200001c2
 800232c:	200001c4 	.word	0x200001c4
 8002330:	200001c0 	.word	0x200001c0
 8002334:	200001c8 	.word	0x200001c8
			}
			LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10,
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	edd3 7a02 	vldr	s15, [r3, #8]
 800233e:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8002342:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002346:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800234a:	edc7 7a01 	vstr	s15, [r7, #4]
 800234e:	793b      	ldrb	r3, [r7, #4]
 8002350:	b2d8      	uxtb	r0, r3
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	edd3 7a01 	vldr	s15, [r3, #4]
 8002358:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800235c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002360:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002364:	4ba8      	ldr	r3, [pc, #672]	; (8002608 <main+0x820>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	2301      	movs	r3, #1
 800236c:	220a      	movs	r2, #10
 800236e:	ee17 1a90 	vmov	r1, s15
 8002372:	f7ff f957 	bl	8001624 <LCD_DrawLine>
			DRAWMODE_CULL, flipStatus);

			// Render fire
			if (!isJumping) {
 8002376:	4ba5      	ldr	r3, [pc, #660]	; (800260c <main+0x824>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	f083 0301 	eor.w	r3, r3, #1
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00f      	beq.n	80023a4 <main+0x5bc>
				if (GetButtonDown(FIRE_BUTTON)) {
 8002384:	2003      	movs	r0, #3
 8002386:	f7ff fb81 	bl	8001a8c <GetButtonDown>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d009      	beq.n	80023a4 <main+0x5bc>
					fireSubTick = fireTickLength;
 8002390:	2314      	movs	r3, #20
 8002392:	461a      	mov	r2, r3
 8002394:	4b9e      	ldr	r3, [pc, #632]	; (8002610 <main+0x828>)
 8002396:	601a      	str	r2, [r3, #0]
					groundFireHeader = Append(groundFireHeader, 57, 70);
 8002398:	2246      	movs	r2, #70	; 0x46
 800239a:	2139      	movs	r1, #57	; 0x39
 800239c:	6978      	ldr	r0, [r7, #20]
 800239e:	f7ff fbf2 	bl	8001b86 <Append>
 80023a2:	6178      	str	r0, [r7, #20]
				}
			}

			if (fireSubTick > 0) {
 80023a4:	4b9a      	ldr	r3, [pc, #616]	; (8002610 <main+0x828>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	dd2e      	ble.n	800240a <main+0x622>
				fireSubTick--;
 80023ac:	4b98      	ldr	r3, [pc, #608]	; (8002610 <main+0x828>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	3b01      	subs	r3, #1
 80023b2:	4a97      	ldr	r2, [pc, #604]	; (8002610 <main+0x828>)
 80023b4:	6013      	str	r3, [r2, #0]

				if (!isJumping) {
 80023b6:	4b95      	ldr	r3, [pc, #596]	; (800260c <main+0x824>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	f083 0301 	eor.w	r3, r3, #1
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d022      	beq.n	800240a <main+0x622>
					fireHeader->bmp = (uint8_t*) Fire[((fireTickLength - fireSubTick)
 80023c4:	2314      	movs	r3, #20
 80023c6:	4a92      	ldr	r2, [pc, #584]	; (8002610 <main+0x828>)
 80023c8:	6812      	ldr	r2, [r2, #0]
 80023ca:	1a9b      	subs	r3, r3, r2
							/ (int) (12 / overallSpeed)) % 2];
 80023cc:	4a91      	ldr	r2, [pc, #580]	; (8002614 <main+0x82c>)
 80023ce:	ed92 7a00 	vldr	s14, [r2]
 80023d2:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 80023d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023de:	ee17 2a90 	vmov	r2, s15
 80023e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80023e6:	f003 0201 	and.w	r2, r3, #1
					fireHeader->bmp = (uint8_t*) Fire[((fireTickLength - fireSubTick)
 80023ea:	4613      	mov	r3, r2
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	011a      	lsls	r2, r3, #4
 80023f2:	1ad2      	subs	r2, r2, r3
 80023f4:	4b88      	ldr	r3, [pc, #544]	; (8002618 <main+0x830>)
 80023f6:	441a      	add	r2, r3
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	601a      	str	r2, [r3, #0]

					LCD_LoadObjs(fireHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 80023fc:	4b82      	ldr	r3, [pc, #520]	; (8002608 <main+0x820>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2200      	movs	r2, #0
 8002402:	2100      	movs	r1, #0
 8002404:	69b8      	ldr	r0, [r7, #24]
 8002406:	f7fe ff1b 	bl	8001240 <LCD_LoadObjs>
							flipStatus);
				}
			}

			groundFireHeader->bmp = (uint8_t*) GroundFire[(tick
					/ (int) (16 / overallSpeed)) % 4];
 800240a:	4b84      	ldr	r3, [pc, #528]	; (800261c <main+0x834>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a81      	ldr	r2, [pc, #516]	; (8002614 <main+0x82c>)
 8002410:	ed92 7a00 	vldr	s14, [r2]
 8002414:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002418:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800241c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002420:	ee17 2a90 	vmov	r2, s15
 8002424:	fb93 f3f2 	sdiv	r3, r3, r2
 8002428:	425a      	negs	r2, r3
 800242a:	f003 0303 	and.w	r3, r3, #3
 800242e:	f002 0203 	and.w	r2, r2, #3
 8002432:	bf58      	it	pl
 8002434:	4253      	negpl	r3, r2
			groundFireHeader->bmp = (uint8_t*) GroundFire[(tick
 8002436:	2254      	movs	r2, #84	; 0x54
 8002438:	fb02 f303 	mul.w	r3, r2, r3
 800243c:	4a78      	ldr	r2, [pc, #480]	; (8002620 <main+0x838>)
 800243e:	441a      	add	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	601a      	str	r2, [r3, #0]

			LCD_LoadObjs(groundFireHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 8002444:	4b70      	ldr	r3, [pc, #448]	; (8002608 <main+0x820>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2200      	movs	r2, #0
 800244a:	2100      	movs	r1, #0
 800244c:	6978      	ldr	r0, [r7, #20]
 800244e:	f7fe fef7 	bl	8001240 <LCD_LoadObjs>
					flipStatus);
			LCD_LoadObjs(plantHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 8002452:	4b6d      	ldr	r3, [pc, #436]	; (8002608 <main+0x820>)
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2200      	movs	r2, #0
 8002458:	2100      	movs	r1, #0
 800245a:	68f8      	ldr	r0, [r7, #12]
 800245c:	f7fe fef0 	bl	8001240 <LCD_LoadObjs>
					flipStatus);
			LCD_LoadObjs(cloudHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 8002460:	4b69      	ldr	r3, [pc, #420]	; (8002608 <main+0x820>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	2200      	movs	r2, #0
 8002466:	2100      	movs	r1, #0
 8002468:	6938      	ldr	r0, [r7, #16]
 800246a:	f7fe fee9 	bl	8001240 <LCD_LoadObjs>
					flipStatus);

			// Check death
			ptr = plantHeader;
 800246e:	4a6d      	ldr	r2, [pc, #436]	; (8002624 <main+0x83c>)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6013      	str	r3, [r2, #0]
			for (;;) {
				if (ptr->full) {
 8002474:	4b6b      	ldr	r3, [pc, #428]	; (8002624 <main+0x83c>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	7b9b      	ldrb	r3, [r3, #14]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d057      	beq.n	800252e <main+0x746>
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	edd3 7a01 	vldr	s15, [r3, #4]
 8002484:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002488:	ee77 7a87 	vadd.f32	s15, s15, s14
 800248c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002490:	ee17 3a90 	vmov	r3, s15
 8002494:	b218      	sxth	r0, r3
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	edd3 7a02 	vldr	s15, [r3, #8]
 800249c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024a0:	ee17 3a90 	vmov	r3, s15
 80024a4:	b219      	sxth	r1, r3
							dinoHeader->x + 23 - 7, dinoHeader->y + 21 - 4,
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80024ac:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 80024b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024b4:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 80024b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 80024bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024c0:	ee17 3a90 	vmov	r3, s15
 80024c4:	b21c      	sxth	r4, r3
							dinoHeader->x + 23 - 7, dinoHeader->y + 21 - 4,
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80024cc:	eeb3 7a05 	vmov.f32	s14, #53	; 0x41a80000  21.0
 80024d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024d4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 80024dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024e0:	ee17 3a90 	vmov	r3, s15
 80024e4:	b21d      	sxth	r5, r3
							ptr->x, 59, ptr->x + 9, 59 + 21)) {
 80024e6:	4b4f      	ldr	r3, [pc, #316]	; (8002624 <main+0x83c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	edd3 7a01 	vldr	s15, [r3, #4]
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 80024ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024f2:	ee17 3a90 	vmov	r3, s15
 80024f6:	b21b      	sxth	r3, r3
							ptr->x, 59, ptr->x + 9, 59 + 21)) {
 80024f8:	4a4a      	ldr	r2, [pc, #296]	; (8002624 <main+0x83c>)
 80024fa:	6812      	ldr	r2, [r2, #0]
 80024fc:	edd2 7a01 	vldr	s15, [r2, #4]
 8002500:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8002504:	ee77 7a87 	vadd.f32	s15, s15, s14
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 8002508:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800250c:	ee17 2a90 	vmov	r2, s15
 8002510:	b212      	sxth	r2, r2
 8002512:	2650      	movs	r6, #80	; 0x50
 8002514:	9603      	str	r6, [sp, #12]
 8002516:	9202      	str	r2, [sp, #8]
 8002518:	223b      	movs	r2, #59	; 0x3b
 800251a:	9201      	str	r2, [sp, #4]
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	462b      	mov	r3, r5
 8002520:	4622      	mov	r2, r4
 8002522:	f7ff fae3 	bl	8001aec <IsOverlapping>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	f040 8085 	bne.w	8002638 <main+0x850>
						goto Dead;
					}
				}
				// If looped through all / next buffer is empty
				if (!ptr->next->full || ptr->next == plantHeader) {
 800252e:	4b3d      	ldr	r3, [pc, #244]	; (8002624 <main+0x83c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	7b9b      	ldrb	r3, [r3, #14]
 8002536:	f083 0301 	eor.w	r3, r3, #1
 800253a:	b2db      	uxtb	r3, r3
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10b      	bne.n	8002558 <main+0x770>
 8002540:	4b38      	ldr	r3, [pc, #224]	; (8002624 <main+0x83c>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	429a      	cmp	r2, r3
 800254a:	d005      	beq.n	8002558 <main+0x770>
					break;
				}
				ptr = ptr->next;
 800254c:	4b35      	ldr	r3, [pc, #212]	; (8002624 <main+0x83c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	4a34      	ldr	r2, [pc, #208]	; (8002624 <main+0x83c>)
 8002554:	6013      	str	r3, [r2, #0]
				if (ptr->full) {
 8002556:	e78d      	b.n	8002474 <main+0x68c>
			}

			// Render dino!
			// Dino is jumping
			if (isJumping) {
 8002558:	4b2c      	ldr	r3, [pc, #176]	; (800260c <main+0x824>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d003      	beq.n	8002568 <main+0x780>
				dinoHeader->bmp = (uint8_t*) DinoNormalS;
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	4a31      	ldr	r2, [pc, #196]	; (8002628 <main+0x840>)
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	e03e      	b.n	80025e6 <main+0x7fe>
			}
			// Fire dino
			else if (fireSubTick > 0) {
 8002568:	4b29      	ldr	r3, [pc, #164]	; (8002610 <main+0x828>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	dd1d      	ble.n	80025ac <main+0x7c4>
				dinoHeader->bmp = (uint8_t*) DinoFireRunning[(tick
						/ (int) (12 / overallSpeed)) % 2];
 8002570:	4b2a      	ldr	r3, [pc, #168]	; (800261c <main+0x834>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a27      	ldr	r2, [pc, #156]	; (8002614 <main+0x82c>)
 8002576:	ed92 7a00 	vldr	s14, [r2]
 800257a:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 800257e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002582:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002586:	ee17 2a90 	vmov	r2, s15
 800258a:	fb93 f3f2 	sdiv	r3, r3, r2
 800258e:	2b00      	cmp	r3, #0
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	bfb8      	it	lt
 8002596:	425b      	neglt	r3, r3
 8002598:	461a      	mov	r2, r3
				dinoHeader->bmp = (uint8_t*) DinoFireRunning[(tick
 800259a:	4613      	mov	r3, r2
 800259c:	015b      	lsls	r3, r3, #5
 800259e:	4413      	add	r3, r2
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	4a22      	ldr	r2, [pc, #136]	; (800262c <main+0x844>)
 80025a4:	441a      	add	r2, r3
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	601a      	str	r2, [r3, #0]
 80025aa:	e01c      	b.n	80025e6 <main+0x7fe>
			}
			// Dino is running normally
			else {
				dinoHeader->bmp = (uint8_t*) DinoNormalRunning[(tick
						/ (int) (12 / overallSpeed)) % 2];
 80025ac:	4b1b      	ldr	r3, [pc, #108]	; (800261c <main+0x834>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a18      	ldr	r2, [pc, #96]	; (8002614 <main+0x82c>)
 80025b2:	ed92 7a00 	vldr	s14, [r2]
 80025b6:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 80025ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025c2:	ee17 2a90 	vmov	r2, s15
 80025c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	bfb8      	it	lt
 80025d2:	425b      	neglt	r3, r3
 80025d4:	461a      	mov	r2, r3
				dinoHeader->bmp = (uint8_t*) DinoNormalRunning[(tick
 80025d6:	4613      	mov	r3, r2
 80025d8:	015b      	lsls	r3, r3, #5
 80025da:	4413      	add	r3, r2
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	4a14      	ldr	r2, [pc, #80]	; (8002630 <main+0x848>)
 80025e0:	441a      	add	r2, r3
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	601a      	str	r2, [r3, #0]
			}
			LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 80025e6:	4b08      	ldr	r3, [pc, #32]	; (8002608 <main+0x820>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2200      	movs	r2, #0
 80025ec:	2100      	movs	r1, #0
 80025ee:	69f8      	ldr	r0, [r7, #28]
 80025f0:	f7fe fe26 	bl	8001240 <LCD_LoadObjs>

			tick++;
 80025f4:	4b09      	ldr	r3, [pc, #36]	; (800261c <main+0x834>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	3301      	adds	r3, #1
 80025fa:	4a08      	ldr	r2, [pc, #32]	; (800261c <main+0x834>)
 80025fc:	6013      	str	r3, [r2, #0]
			LCD_UpdateFull(&MemDisp);
 80025fe:	480d      	ldr	r0, [pc, #52]	; (8002634 <main+0x84c>)
 8002600:	f7fe fd48 	bl	8001094 <LCD_UpdateFull>
			flipStatus = ((tick / 800) % 3 == 2) ? 1 : 0;
 8002604:	e4d7      	b.n	8001fb6 <main+0x1ce>
 8002606:	bf00      	nop
 8002608:	200001a9 	.word	0x200001a9
 800260c:	200001a8 	.word	0x200001a8
 8002610:	200001bc 	.word	0x200001bc
 8002614:	200001c4 	.word	0x200001c4
 8002618:	0800642c 	.word	0x0800642c
 800261c:	200001b0 	.word	0x200001b0
 8002620:	080065f0 	.word	0x080065f0
 8002624:	200001c8 	.word	0x200001c8
 8002628:	08006364 	.word	0x08006364
 800262c:	080063a8 	.word	0x080063a8
 8002630:	080062e0 	.word	0x080062e0
 8002634:	2000019c 	.word	0x2000019c
						goto Dead;
 8002638:	bf00      	nop
		}

		// Dead handler (outer loop)
		if (0) {
			Dead: dinoHeader->bmp = (uint8_t*) DinoDead;
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	4a65      	ldr	r2, [pc, #404]	; (80027d4 <main+0x9ec>)
 800263e:	601a      	str	r2, [r3, #0]

			LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10,
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	edd3 7a02 	vldr	s15, [r3, #8]
 8002646:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 800264a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800264e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002652:	edc7 7a01 	vstr	s15, [r7, #4]
 8002656:	793b      	ldrb	r3, [r7, #4]
 8002658:	b2d8      	uxtb	r0, r3
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002660:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002664:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002668:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800266c:	4b5a      	ldr	r3, [pc, #360]	; (80027d8 <main+0x9f0>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	2301      	movs	r3, #1
 8002674:	220a      	movs	r2, #10
 8002676:	ee17 1a90 	vmov	r1, s15
 800267a:	f7fe ffd3 	bl	8001624 <LCD_DrawLine>
			DRAWMODE_CULL, flipStatus);
			LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 800267e:	4b56      	ldr	r3, [pc, #344]	; (80027d8 <main+0x9f0>)
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	2200      	movs	r2, #0
 8002684:	2100      	movs	r1, #0
 8002686:	69f8      	ldr	r0, [r7, #28]
 8002688:	f7fe fdda 	bl	8001240 <LCD_LoadObjs>
			LCD_UpdateFull(&MemDisp);
 800268c:	4853      	ldr	r0, [pc, #332]	; (80027dc <main+0x9f4>)
 800268e:	f7fe fd01 	bl	8001094 <LCD_UpdateFull>

			HAL_Delay(400);
 8002692:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002696:	f000 fd3d 	bl	8003114 <HAL_Delay>

			// Flip screen
			for (uint8_t i = 0; i < 2; i++) {
 800269a:	2300      	movs	r3, #0
 800269c:	72bb      	strb	r3, [r7, #10]
 800269e:	e00a      	b.n	80026b6 <main+0x8ce>
				HAL_Delay(100);
 80026a0:	2064      	movs	r0, #100	; 0x64
 80026a2:	f000 fd37 	bl	8003114 <HAL_Delay>
				LCD_Invert();
 80026a6:	f7ff f8c1 	bl	800182c <LCD_Invert>
				LCD_UpdateFull(&MemDisp);
 80026aa:	484c      	ldr	r0, [pc, #304]	; (80027dc <main+0x9f4>)
 80026ac:	f7fe fcf2 	bl	8001094 <LCD_UpdateFull>
			for (uint8_t i = 0; i < 2; i++) {
 80026b0:	7abb      	ldrb	r3, [r7, #10]
 80026b2:	3301      	adds	r3, #1
 80026b4:	72bb      	strb	r3, [r7, #10]
 80026b6:	7abb      	ldrb	r3, [r7, #10]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d9f1      	bls.n	80026a0 <main+0x8b8>
			}

			// Redraw Dino
			while (dinoHeader->y <= DinoGroundPos) {
 80026bc:	e043      	b.n	8002746 <main+0x95e>
				LCD_Fill(flipStatus);
 80026be:	4b46      	ldr	r3, [pc, #280]	; (80027d8 <main+0x9f0>)
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7ff f8d4 	bl	8001870 <LCD_Fill>
				LCD_DrawLine(77, 0, 96, DRAWMODE_ADD, flipStatus);
 80026c8:	4b43      	ldr	r3, [pc, #268]	; (80027d8 <main+0x9f0>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	2300      	movs	r3, #0
 80026d0:	2260      	movs	r2, #96	; 0x60
 80026d2:	2100      	movs	r1, #0
 80026d4:	204d      	movs	r0, #77	; 0x4d
 80026d6:	f7fe ffa5 	bl	8001624 <LCD_DrawLine>
				LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10,
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80026e0:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80026e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026ec:	edc7 7a01 	vstr	s15, [r7, #4]
 80026f0:	793b      	ldrb	r3, [r7, #4]
 80026f2:	b2d8      	uxtb	r0, r3
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80026fa:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80026fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002702:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002706:	4b34      	ldr	r3, [pc, #208]	; (80027d8 <main+0x9f0>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	2301      	movs	r3, #1
 800270e:	220a      	movs	r2, #10
 8002710:	ee17 1a90 	vmov	r1, s15
 8002714:	f7fe ff86 	bl	8001624 <LCD_DrawLine>
				DRAWMODE_CULL, flipStatus);
				LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 8002718:	4b2f      	ldr	r3, [pc, #188]	; (80027d8 <main+0x9f0>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	2200      	movs	r2, #0
 800271e:	2100      	movs	r1, #0
 8002720:	69f8      	ldr	r0, [r7, #28]
 8002722:	f7fe fd8d 	bl	8001240 <LCD_LoadObjs>
						flipStatus);
				HAL_Delay(5);
 8002726:	2005      	movs	r0, #5
 8002728:	f000 fcf4 	bl	8003114 <HAL_Delay>
				LCD_UpdateFull(&MemDisp);
 800272c:	482b      	ldr	r0, [pc, #172]	; (80027dc <main+0x9f4>)
 800272e:	f7fe fcb1 	bl	8001094 <LCD_UpdateFull>
				dinoHeader->y++;
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	edd3 7a02 	vldr	s15, [r3, #8]
 8002738:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800273c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	edc3 7a02 	vstr	s15, [r3, #8]
			while (dinoHeader->y <= DinoGroundPos) {
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	edd3 7a02 	vldr	s15, [r3, #8]
 800274c:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80027e0 <main+0x9f8>
 8002750:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002758:	d9b1      	bls.n	80026be <main+0x8d6>
			}

			for (uint8_t l = 96; l > 28; l--) {
 800275a:	2360      	movs	r3, #96	; 0x60
 800275c:	727b      	strb	r3, [r7, #9]
 800275e:	e034      	b.n	80027ca <main+0x9e2>
				uint8_t delayTime = ceil((float) (96 - l) * 8 / 67);
 8002760:	7a7b      	ldrb	r3, [r7, #9]
 8002762:	f1c3 0360 	rsb	r3, r3, #96	; 0x60
 8002766:	ee07 3a90 	vmov	s15, r3
 800276a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800276e:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002772:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002776:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80027e4 <main+0x9fc>
 800277a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800277e:	ee16 0a90 	vmov	r0, s13
 8002782:	f7fd fee9 	bl	8000558 <__aeabi_f2d>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	ec43 2b10 	vmov	d0, r2, r3
 800278e:	f003 fb9b 	bl	8005ec8 <ceil>
 8002792:	ec53 2b10 	vmov	r2, r3, d0
 8002796:	4610      	mov	r0, r2
 8002798:	4619      	mov	r1, r3
 800279a:	f7fe f9f7 	bl	8000b8c <__aeabi_d2uiz>
 800279e:	4603      	mov	r3, r0
 80027a0:	723b      	strb	r3, [r7, #8]
				LCD_DrawLine(77, l, 1, DRAWMODE_CULL, flipStatus);
 80027a2:	7a79      	ldrb	r1, [r7, #9]
 80027a4:	4b0c      	ldr	r3, [pc, #48]	; (80027d8 <main+0x9f0>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	2301      	movs	r3, #1
 80027ac:	2201      	movs	r2, #1
 80027ae:	204d      	movs	r0, #77	; 0x4d
 80027b0:	f7fe ff38 	bl	8001624 <LCD_DrawLine>
				LCD_UpdateLine(&MemDisp, 77);
 80027b4:	214d      	movs	r1, #77	; 0x4d
 80027b6:	4809      	ldr	r0, [pc, #36]	; (80027dc <main+0x9f4>)
 80027b8:	f7fe fcde 	bl	8001178 <LCD_UpdateLine>
				HAL_Delay(delayTime);
 80027bc:	7a3b      	ldrb	r3, [r7, #8]
 80027be:	4618      	mov	r0, r3
 80027c0:	f000 fca8 	bl	8003114 <HAL_Delay>
			for (uint8_t l = 96; l > 28; l--) {
 80027c4:	7a7b      	ldrb	r3, [r7, #9]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	727b      	strb	r3, [r7, #9]
 80027ca:	7a7b      	ldrb	r3, [r7, #9]
 80027cc:	2b1c      	cmp	r3, #28
 80027ce:	d8c7      	bhi.n	8002760 <main+0x978>
		isJumping = 0, flipStatus = 0;
 80027d0:	f7ff bb39 	b.w	8001e46 <main+0x5e>
 80027d4:	0800629c 	.word	0x0800629c
 80027d8:	200001a9 	.word	0x200001a9
 80027dc:	2000019c 	.word	0x2000019c
 80027e0:	42680000 	.word	0x42680000
 80027e4:	42860000 	.word	0x42860000

080027e8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b094      	sub	sp, #80	; 0x50
 80027ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80027ee:	f107 0320 	add.w	r3, r7, #32
 80027f2:	2230      	movs	r2, #48	; 0x30
 80027f4:	2100      	movs	r1, #0
 80027f6:	4618      	mov	r0, r3
 80027f8:	f002 fafe 	bl	8004df8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80027fc:	f107 030c 	add.w	r3, r7, #12
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800280c:	2300      	movs	r3, #0
 800280e:	60bb      	str	r3, [r7, #8]
 8002810:	4b28      	ldr	r3, [pc, #160]	; (80028b4 <SystemClock_Config+0xcc>)
 8002812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002814:	4a27      	ldr	r2, [pc, #156]	; (80028b4 <SystemClock_Config+0xcc>)
 8002816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800281a:	6413      	str	r3, [r2, #64]	; 0x40
 800281c:	4b25      	ldr	r3, [pc, #148]	; (80028b4 <SystemClock_Config+0xcc>)
 800281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002824:	60bb      	str	r3, [r7, #8]
 8002826:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002828:	2300      	movs	r3, #0
 800282a:	607b      	str	r3, [r7, #4]
 800282c:	4b22      	ldr	r3, [pc, #136]	; (80028b8 <SystemClock_Config+0xd0>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002834:	4a20      	ldr	r2, [pc, #128]	; (80028b8 <SystemClock_Config+0xd0>)
 8002836:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800283a:	6013      	str	r3, [r2, #0]
 800283c:	4b1e      	ldr	r3, [pc, #120]	; (80028b8 <SystemClock_Config+0xd0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002844:	607b      	str	r3, [r7, #4]
 8002846:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002848:	2301      	movs	r3, #1
 800284a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800284c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002850:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002852:	2302      	movs	r3, #2
 8002854:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002856:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800285a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 800285c:	2304      	movs	r3, #4
 800285e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 108;
 8002860:	236c      	movs	r3, #108	; 0x6c
 8002862:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8002864:	2306      	movs	r3, #6
 8002866:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002868:	2304      	movs	r3, #4
 800286a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800286c:	f107 0320 	add.w	r3, r7, #32
 8002870:	4618      	mov	r0, r3
 8002872:	f000 ff55 	bl	8003720 <HAL_RCC_OscConfig>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <SystemClock_Config+0x98>
		Error_Handler();
 800287c:	f000 f996 	bl	8002bac <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002880:	230f      	movs	r3, #15
 8002882:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002884:	2302      	movs	r3, #2
 8002886:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800288c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002890:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002892:	2300      	movs	r3, #0
 8002894:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8002896:	f107 030c 	add.w	r3, r7, #12
 800289a:	2101      	movs	r1, #1
 800289c:	4618      	mov	r0, r3
 800289e:	f001 f9b7 	bl	8003c10 <HAL_RCC_ClockConfig>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <SystemClock_Config+0xc4>
		Error_Handler();
 80028a8:	f000 f980 	bl	8002bac <Error_Handler>
	}
}
 80028ac:	bf00      	nop
 80028ae:	3750      	adds	r7, #80	; 0x50
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40023800 	.word	0x40023800
 80028b8:	40007000 	.word	0x40007000

080028bc <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80028c0:	4b17      	ldr	r3, [pc, #92]	; (8002920 <MX_SPI1_Init+0x64>)
 80028c2:	4a18      	ldr	r2, [pc, #96]	; (8002924 <MX_SPI1_Init+0x68>)
 80028c4:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80028c6:	4b16      	ldr	r3, [pc, #88]	; (8002920 <MX_SPI1_Init+0x64>)
 80028c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80028cc:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028ce:	4b14      	ldr	r3, [pc, #80]	; (8002920 <MX_SPI1_Init+0x64>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028d4:	4b12      	ldr	r3, [pc, #72]	; (8002920 <MX_SPI1_Init+0x64>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028da:	4b11      	ldr	r3, [pc, #68]	; (8002920 <MX_SPI1_Init+0x64>)
 80028dc:	2200      	movs	r2, #0
 80028de:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028e0:	4b0f      	ldr	r3, [pc, #60]	; (8002920 <MX_SPI1_Init+0x64>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80028e6:	4b0e      	ldr	r3, [pc, #56]	; (8002920 <MX_SPI1_Init+0x64>)
 80028e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028ec:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80028ee:	4b0c      	ldr	r3, [pc, #48]	; (8002920 <MX_SPI1_Init+0x64>)
 80028f0:	2218      	movs	r2, #24
 80028f2:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028f4:	4b0a      	ldr	r3, [pc, #40]	; (8002920 <MX_SPI1_Init+0x64>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028fa:	4b09      	ldr	r3, [pc, #36]	; (8002920 <MX_SPI1_Init+0x64>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002900:	4b07      	ldr	r3, [pc, #28]	; (8002920 <MX_SPI1_Init+0x64>)
 8002902:	2200      	movs	r2, #0
 8002904:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8002906:	4b06      	ldr	r3, [pc, #24]	; (8002920 <MX_SPI1_Init+0x64>)
 8002908:	220a      	movs	r2, #10
 800290a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800290c:	4804      	ldr	r0, [pc, #16]	; (8002920 <MX_SPI1_Init+0x64>)
 800290e:	f001 fb6b 	bl	8003fe8 <HAL_SPI_Init>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <MX_SPI1_Init+0x60>
		Error_Handler();
 8002918:	f000 f948 	bl	8002bac <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800291c:	bf00      	nop
 800291e:	bd80      	pop	{r7, pc}
 8002920:	200000b4 	.word	0x200000b4
 8002924:	40013000 	.word	0x40013000

08002928 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800292e:	f107 0308 	add.w	r3, r7, #8
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800293c:	463b      	mov	r3, r7
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002944:	4b1f      	ldr	r3, [pc, #124]	; (80029c4 <MX_TIM1_Init+0x9c>)
 8002946:	4a20      	ldr	r2, [pc, #128]	; (80029c8 <MX_TIM1_Init+0xa0>)
 8002948:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 36000 - 1;
 800294a:	4b1e      	ldr	r3, [pc, #120]	; (80029c4 <MX_TIM1_Init+0x9c>)
 800294c:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8002950:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002952:	4b1c      	ldr	r3, [pc, #112]	; (80029c4 <MX_TIM1_Init+0x9c>)
 8002954:	2200      	movs	r2, #0
 8002956:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1000 - 1;
 8002958:	4b1a      	ldr	r3, [pc, #104]	; (80029c4 <MX_TIM1_Init+0x9c>)
 800295a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800295e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002960:	4b18      	ldr	r3, [pc, #96]	; (80029c4 <MX_TIM1_Init+0x9c>)
 8002962:	2200      	movs	r2, #0
 8002964:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002966:	4b17      	ldr	r3, [pc, #92]	; (80029c4 <MX_TIM1_Init+0x9c>)
 8002968:	2200      	movs	r2, #0
 800296a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800296c:	4b15      	ldr	r3, [pc, #84]	; (80029c4 <MX_TIM1_Init+0x9c>)
 800296e:	2200      	movs	r2, #0
 8002970:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8002972:	4814      	ldr	r0, [pc, #80]	; (80029c4 <MX_TIM1_Init+0x9c>)
 8002974:	f001 fdc8 	bl	8004508 <HAL_TIM_Base_Init>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <MX_TIM1_Init+0x5a>
		Error_Handler();
 800297e:	f000 f915 	bl	8002bac <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002982:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002986:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8002988:	f107 0308 	add.w	r3, r7, #8
 800298c:	4619      	mov	r1, r3
 800298e:	480d      	ldr	r0, [pc, #52]	; (80029c4 <MX_TIM1_Init+0x9c>)
 8002990:	f001 ff74 	bl	800487c <HAL_TIM_ConfigClockSource>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <MX_TIM1_Init+0x76>
		Error_Handler();
 800299a:	f000 f907 	bl	8002bac <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800299e:	2300      	movs	r3, #0
 80029a0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a2:	2300      	movs	r3, #0
 80029a4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80029a6:	463b      	mov	r3, r7
 80029a8:	4619      	mov	r1, r3
 80029aa:	4806      	ldr	r0, [pc, #24]	; (80029c4 <MX_TIM1_Init+0x9c>)
 80029ac:	f002 f970 	bl	8004c90 <HAL_TIMEx_MasterConfigSynchronization>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <MX_TIM1_Init+0x92>
			!= HAL_OK) {
		Error_Handler();
 80029b6:	f000 f8f9 	bl	8002bac <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 80029ba:	bf00      	nop
 80029bc:	3718      	adds	r7, #24
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	2000010c 	.word	0x2000010c
 80029c8:	40010000 	.word	0x40010000

080029cc <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80029d2:	f107 0308 	add.w	r3, r7, #8
 80029d6:	2200      	movs	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]
 80029da:	605a      	str	r2, [r3, #4]
 80029dc:	609a      	str	r2, [r3, #8]
 80029de:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80029e0:	463b      	mov	r3, r7
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
 80029e6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80029e8:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <MX_TIM2_Init+0x94>)
 80029ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80029ee:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1000 - 1;
 80029f0:	4b1b      	ldr	r3, [pc, #108]	; (8002a60 <MX_TIM2_Init+0x94>)
 80029f2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029f6:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029f8:	4b19      	ldr	r3, [pc, #100]	; (8002a60 <MX_TIM2_Init+0x94>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 100 - 1;
 80029fe:	4b18      	ldr	r3, [pc, #96]	; (8002a60 <MX_TIM2_Init+0x94>)
 8002a00:	2263      	movs	r2, #99	; 0x63
 8002a02:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a04:	4b16      	ldr	r3, [pc, #88]	; (8002a60 <MX_TIM2_Init+0x94>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a0a:	4b15      	ldr	r3, [pc, #84]	; (8002a60 <MX_TIM2_Init+0x94>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8002a10:	4813      	ldr	r0, [pc, #76]	; (8002a60 <MX_TIM2_Init+0x94>)
 8002a12:	f001 fd79 	bl	8004508 <HAL_TIM_Base_Init>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <MX_TIM2_Init+0x54>
		Error_Handler();
 8002a1c:	f000 f8c6 	bl	8002bac <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a24:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8002a26:	f107 0308 	add.w	r3, r7, #8
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	480c      	ldr	r0, [pc, #48]	; (8002a60 <MX_TIM2_Init+0x94>)
 8002a2e:	f001 ff25 	bl	800487c <HAL_TIM_ConfigClockSource>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <MX_TIM2_Init+0x70>
		Error_Handler();
 8002a38:	f000 f8b8 	bl	8002bac <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a40:	2300      	movs	r3, #0
 8002a42:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8002a44:	463b      	mov	r3, r7
 8002a46:	4619      	mov	r1, r3
 8002a48:	4805      	ldr	r0, [pc, #20]	; (8002a60 <MX_TIM2_Init+0x94>)
 8002a4a:	f002 f921 	bl	8004c90 <HAL_TIMEx_MasterConfigSynchronization>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8002a54:	f000 f8aa 	bl	8002bac <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8002a58:	bf00      	nop
 8002a5a:	3718      	adds	r7, #24
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	20000154 	.word	0x20000154

08002a64 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002a6a:	f107 030c 	add.w	r3, r7, #12
 8002a6e:	2200      	movs	r2, #0
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	605a      	str	r2, [r3, #4]
 8002a74:	609a      	str	r2, [r3, #8]
 8002a76:	60da      	str	r2, [r3, #12]
 8002a78:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	4b36      	ldr	r3, [pc, #216]	; (8002b58 <MX_GPIO_Init+0xf4>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a82:	4a35      	ldr	r2, [pc, #212]	; (8002b58 <MX_GPIO_Init+0xf4>)
 8002a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a88:	6313      	str	r3, [r2, #48]	; 0x30
 8002a8a:	4b33      	ldr	r3, [pc, #204]	; (8002b58 <MX_GPIO_Init+0xf4>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	607b      	str	r3, [r7, #4]
 8002a9a:	4b2f      	ldr	r3, [pc, #188]	; (8002b58 <MX_GPIO_Init+0xf4>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	4a2e      	ldr	r2, [pc, #184]	; (8002b58 <MX_GPIO_Init+0xf4>)
 8002aa0:	f043 0304 	orr.w	r3, r3, #4
 8002aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8002aa6:	4b2c      	ldr	r3, [pc, #176]	; (8002b58 <MX_GPIO_Init+0xf4>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aaa:	f003 0304 	and.w	r3, r3, #4
 8002aae:	607b      	str	r3, [r7, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	603b      	str	r3, [r7, #0]
 8002ab6:	4b28      	ldr	r3, [pc, #160]	; (8002b58 <MX_GPIO_Init+0xf4>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aba:	4a27      	ldr	r2, [pc, #156]	; (8002b58 <MX_GPIO_Init+0xf4>)
 8002abc:	f043 0301 	orr.w	r3, r3, #1
 8002ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac2:	4b25      	ldr	r3, [pc, #148]	; (8002b58 <MX_GPIO_Init+0xf4>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	603b      	str	r3, [r7, #0]
 8002acc:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, CS_Pin | COMM_Pin, GPIO_PIN_RESET);
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002ad4:	4821      	ldr	r0, [pc, #132]	; (8002b5c <MX_GPIO_Init+0xf8>)
 8002ad6:	f000 fdef 	bl	80036b8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DISP_GPIO_Port, DISP_Pin, GPIO_PIN_SET);
 8002ada:	2201      	movs	r2, #1
 8002adc:	2140      	movs	r1, #64	; 0x40
 8002ade:	481f      	ldr	r0, [pc, #124]	; (8002b5c <MX_GPIO_Init+0xf8>)
 8002ae0:	f000 fdea 	bl	80036b8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, KEY1_LED_Pin | KEY4_LED_Pin, GPIO_PIN_SET);
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8002aea:	481d      	ldr	r0, [pc, #116]	; (8002b60 <MX_GPIO_Init+0xfc>)
 8002aec:	f000 fde4 	bl	80036b8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, KEY2_LED_Pin | KEY3_LED_Pin, GPIO_PIN_RESET);
 8002af0:	2200      	movs	r2, #0
 8002af2:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8002af6:	481a      	ldr	r0, [pc, #104]	; (8002b60 <MX_GPIO_Init+0xfc>)
 8002af8:	f000 fdde 	bl	80036b8 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : KEY1_Pin KEY2_Pin KEY3_Pin KEY4_Pin */
	GPIO_InitStruct.Pin = KEY1_Pin | KEY2_Pin | KEY3_Pin | KEY4_Pin;
 8002afc:	230f      	movs	r3, #15
 8002afe:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b00:	2300      	movs	r3, #0
 8002b02:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b08:	f107 030c 	add.w	r3, r7, #12
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4814      	ldr	r0, [pc, #80]	; (8002b60 <MX_GPIO_Init+0xfc>)
 8002b10:	f000 fc36 	bl	8003380 <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_Pin DISP_Pin COMM_Pin */
	GPIO_InitStruct.Pin = CS_Pin | DISP_Pin | COMM_Pin;
 8002b14:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002b18:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b26:	f107 030c 	add.w	r3, r7, #12
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	480b      	ldr	r0, [pc, #44]	; (8002b5c <MX_GPIO_Init+0xf8>)
 8002b2e:	f000 fc27 	bl	8003380 <HAL_GPIO_Init>

	/*Configure GPIO pins : KEY1_LED_Pin KEY2_LED_Pin KEY3_LED_Pin KEY4_LED_Pin */
	GPIO_InitStruct.Pin = KEY1_LED_Pin | KEY2_LED_Pin | KEY3_LED_Pin
 8002b32:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002b36:	60fb      	str	r3, [r7, #12]
			| KEY4_LED_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b40:	2300      	movs	r3, #0
 8002b42:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b44:	f107 030c 	add.w	r3, r7, #12
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4805      	ldr	r0, [pc, #20]	; (8002b60 <MX_GPIO_Init+0xfc>)
 8002b4c:	f000 fc18 	bl	8003380 <HAL_GPIO_Init>

}
 8002b50:	bf00      	nop
 8002b52:	3720      	adds	r7, #32
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	40020000 	.word	0x40020000
 8002b60:	40020800 	.word	0x40020800

08002b64 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a0b      	ldr	r2, [pc, #44]	; (8002b9c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d104      	bne.n	8002b7e <HAL_TIM_PeriodElapsedCallback+0x1a>
		// fCom = 0.5Hz (min val)
		COMM_TOGGLE;
 8002b74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b78:	4809      	ldr	r0, [pc, #36]	; (8002ba0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002b7a:	f000 fdb6 	bl	80036ea <HAL_GPIO_TogglePin>
	}
	if (htim == &htim2) {
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a08      	ldr	r2, [pc, #32]	; (8002ba4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d105      	bne.n	8002b92 <HAL_TIM_PeriodElapsedCallback+0x2e>
		KEY2_LED_TOGGLE;
 8002b86:	2180      	movs	r1, #128	; 0x80
 8002b88:	4807      	ldr	r0, [pc, #28]	; (8002ba8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002b8a:	f000 fdae 	bl	80036ea <HAL_GPIO_TogglePin>
		KeyScan();
 8002b8e:	f7fe ff3b 	bl	8001a08 <KeyScan>
	}
}
 8002b92:	bf00      	nop
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	2000010c 	.word	0x2000010c
 8002ba0:	40020000 	.word	0x40020000
 8002ba4:	20000154 	.word	0x20000154
 8002ba8:	40020800 	.word	0x40020800

08002bac <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb0:	b672      	cpsid	i
}
 8002bb2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002bb4:	e7fe      	b.n	8002bb4 <Error_Handler+0x8>
	...

08002bb8 <FetchText>:
		0x0c, 0x60, 0x92, 0x00, 0xfe, 0x14, 0xc6, 0x38, 0x38, 0xc6, 0x0c, 0x10,
		0x7c, 0x30, 0xc6, 0x18, 0x00, 0xc6, 0x00, 0x10, 0x38, 0x70, 0xc6, 0x18,
		0x38, 0x7c, 0x00, 0x10, 0x10, 0x20, 0x7c, 0x18, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, };

void FetchText(uint8_t *TextBuf, char chr) {
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	70fb      	strb	r3, [r7, #3]
	uint8_t charSerialNum = -1;
 8002bc4:	23ff      	movs	r3, #255	; 0xff
 8002bc6:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 96; i++) {
 8002bc8:	2300      	movs	r3, #0
 8002bca:	73bb      	strb	r3, [r7, #14]
 8002bcc:	e00b      	b.n	8002be6 <FetchText+0x2e>
		if (chr == CharList[i]) {
 8002bce:	7bbb      	ldrb	r3, [r7, #14]
 8002bd0:	4a1b      	ldr	r2, [pc, #108]	; (8002c40 <FetchText+0x88>)
 8002bd2:	5cd3      	ldrb	r3, [r2, r3]
 8002bd4:	78fa      	ldrb	r2, [r7, #3]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d102      	bne.n	8002be0 <FetchText+0x28>
			charSerialNum = i;
 8002bda:	7bbb      	ldrb	r3, [r7, #14]
 8002bdc:	73fb      	strb	r3, [r7, #15]
			break;
 8002bde:	e005      	b.n	8002bec <FetchText+0x34>
	for (uint8_t i = 0; i < 96; i++) {
 8002be0:	7bbb      	ldrb	r3, [r7, #14]
 8002be2:	3301      	adds	r3, #1
 8002be4:	73bb      	strb	r3, [r7, #14]
 8002be6:	7bbb      	ldrb	r3, [r7, #14]
 8002be8:	2b5f      	cmp	r3, #95	; 0x5f
 8002bea:	d9f0      	bls.n	8002bce <FetchText+0x16>
	if (charSerialNum == -1) {
		memset(TextBuf, 0x00, 8);
		return;
	}

	uint8_t charLookupX = charSerialNum % 8;
 8002bec:	7bfb      	ldrb	r3, [r7, #15]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	72fb      	strb	r3, [r7, #11]
	uint8_t charLookupY = 8 * (charSerialNum / 8);
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	08db      	lsrs	r3, r3, #3
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	72bb      	strb	r3, [r7, #10]
	uint8_t n = 0;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	737b      	strb	r3, [r7, #13]

	for (uint8_t y = charLookupY; y < charLookupY + 8; y++) {
 8002c02:	7abb      	ldrb	r3, [r7, #10]
 8002c04:	733b      	strb	r3, [r7, #12]
 8002c06:	e011      	b.n	8002c2c <FetchText+0x74>
		TextBuf[n] = *((uint8_t*) PressStartStandard96 + y * 8 + charLookupX);
 8002c08:	7b3b      	ldrb	r3, [r7, #12]
 8002c0a:	00db      	lsls	r3, r3, #3
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	7afb      	ldrb	r3, [r7, #11]
 8002c10:	4413      	add	r3, r2
 8002c12:	4a0c      	ldr	r2, [pc, #48]	; (8002c44 <FetchText+0x8c>)
 8002c14:	441a      	add	r2, r3
 8002c16:	7b7b      	ldrb	r3, [r7, #13]
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	440b      	add	r3, r1
 8002c1c:	7812      	ldrb	r2, [r2, #0]
 8002c1e:	701a      	strb	r2, [r3, #0]
		n++;
 8002c20:	7b7b      	ldrb	r3, [r7, #13]
 8002c22:	3301      	adds	r3, #1
 8002c24:	737b      	strb	r3, [r7, #13]
	for (uint8_t y = charLookupY; y < charLookupY + 8; y++) {
 8002c26:	7b3b      	ldrb	r3, [r7, #12]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	733b      	strb	r3, [r7, #12]
 8002c2c:	7abb      	ldrb	r3, [r7, #10]
 8002c2e:	1dda      	adds	r2, r3, #7
 8002c30:	7b3b      	ldrb	r3, [r7, #12]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	dae8      	bge.n	8002c08 <FetchText+0x50>
	}
}
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	08006740 	.word	0x08006740
 8002c44:	080067a0 	.word	0x080067a0

08002c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4e:	2300      	movs	r3, #0
 8002c50:	607b      	str	r3, [r7, #4]
 8002c52:	4b10      	ldr	r3, [pc, #64]	; (8002c94 <HAL_MspInit+0x4c>)
 8002c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c56:	4a0f      	ldr	r2, [pc, #60]	; (8002c94 <HAL_MspInit+0x4c>)
 8002c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c5e:	4b0d      	ldr	r3, [pc, #52]	; (8002c94 <HAL_MspInit+0x4c>)
 8002c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c66:	607b      	str	r3, [r7, #4]
 8002c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	603b      	str	r3, [r7, #0]
 8002c6e:	4b09      	ldr	r3, [pc, #36]	; (8002c94 <HAL_MspInit+0x4c>)
 8002c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c72:	4a08      	ldr	r2, [pc, #32]	; (8002c94 <HAL_MspInit+0x4c>)
 8002c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c78:	6413      	str	r3, [r2, #64]	; 0x40
 8002c7a:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <HAL_MspInit+0x4c>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c82:	603b      	str	r3, [r7, #0]
 8002c84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	40023800 	.word	0x40023800

08002c98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08a      	sub	sp, #40	; 0x28
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca0:	f107 0314 	add.w	r3, r7, #20
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	609a      	str	r2, [r3, #8]
 8002cac:	60da      	str	r2, [r3, #12]
 8002cae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a19      	ldr	r2, [pc, #100]	; (8002d1c <HAL_SPI_MspInit+0x84>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d12b      	bne.n	8002d12 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	4b18      	ldr	r3, [pc, #96]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc2:	4a17      	ldr	r2, [pc, #92]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002cc4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cca:	4b15      	ldr	r3, [pc, #84]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	4a10      	ldr	r2, [pc, #64]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002ce0:	f043 0301 	orr.w	r3, r3, #1
 8002ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002cf2:	23a0      	movs	r3, #160	; 0xa0
 8002cf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d02:	2305      	movs	r3, #5
 8002d04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d06:	f107 0314 	add.w	r3, r7, #20
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4805      	ldr	r0, [pc, #20]	; (8002d24 <HAL_SPI_MspInit+0x8c>)
 8002d0e:	f000 fb37 	bl	8003380 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002d12:	bf00      	nop
 8002d14:	3728      	adds	r7, #40	; 0x28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40013000 	.word	0x40013000
 8002d20:	40023800 	.word	0x40023800
 8002d24:	40020000 	.word	0x40020000

08002d28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a1c      	ldr	r2, [pc, #112]	; (8002da8 <HAL_TIM_Base_MspInit+0x80>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d116      	bne.n	8002d68 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	4b1b      	ldr	r3, [pc, #108]	; (8002dac <HAL_TIM_Base_MspInit+0x84>)
 8002d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d42:	4a1a      	ldr	r2, [pc, #104]	; (8002dac <HAL_TIM_Base_MspInit+0x84>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6453      	str	r3, [r2, #68]	; 0x44
 8002d4a:	4b18      	ldr	r3, [pc, #96]	; (8002dac <HAL_TIM_Base_MspInit+0x84>)
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002d56:	2200      	movs	r2, #0
 8002d58:	2100      	movs	r1, #0
 8002d5a:	2019      	movs	r0, #25
 8002d5c:	f000 fad9 	bl	8003312 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d60:	2019      	movs	r0, #25
 8002d62:	f000 faf2 	bl	800334a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d66:	e01a      	b.n	8002d9e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM2)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d70:	d115      	bne.n	8002d9e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	60bb      	str	r3, [r7, #8]
 8002d76:	4b0d      	ldr	r3, [pc, #52]	; (8002dac <HAL_TIM_Base_MspInit+0x84>)
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	4a0c      	ldr	r2, [pc, #48]	; (8002dac <HAL_TIM_Base_MspInit+0x84>)
 8002d7c:	f043 0301 	orr.w	r3, r3, #1
 8002d80:	6413      	str	r3, [r2, #64]	; 0x40
 8002d82:	4b0a      	ldr	r3, [pc, #40]	; (8002dac <HAL_TIM_Base_MspInit+0x84>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	60bb      	str	r3, [r7, #8]
 8002d8c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2100      	movs	r1, #0
 8002d92:	201c      	movs	r0, #28
 8002d94:	f000 fabd 	bl	8003312 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d98:	201c      	movs	r0, #28
 8002d9a:	f000 fad6 	bl	800334a <HAL_NVIC_EnableIRQ>
}
 8002d9e:	bf00      	nop
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40010000 	.word	0x40010000
 8002dac:	40023800 	.word	0x40023800

08002db0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002db4:	e7fe      	b.n	8002db4 <NMI_Handler+0x4>

08002db6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002db6:	b480      	push	{r7}
 8002db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dba:	e7fe      	b.n	8002dba <HardFault_Handler+0x4>

08002dbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dc0:	e7fe      	b.n	8002dc0 <MemManage_Handler+0x4>

08002dc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dc6:	e7fe      	b.n	8002dc6 <BusFault_Handler+0x4>

08002dc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dcc:	e7fe      	b.n	8002dcc <UsageFault_Handler+0x4>

08002dce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dd2:	bf00      	nop
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002de0:	bf00      	nop
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dea:	b480      	push	{r7}
 8002dec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dee:	bf00      	nop
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dfc:	f000 f96a 	bl	80030d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e00:	bf00      	nop
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e08:	4802      	ldr	r0, [pc, #8]	; (8002e14 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002e0a:	f001 fc2f 	bl	800466c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002e0e:	bf00      	nop
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	2000010c 	.word	0x2000010c

08002e18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e1c:	4802      	ldr	r0, [pc, #8]	; (8002e28 <TIM2_IRQHandler+0x10>)
 8002e1e:	f001 fc25 	bl	800466c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002e22:	bf00      	nop
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000154 	.word	0x20000154

08002e2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
	return 1;
 8002e30:	2301      	movs	r3, #1
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <_kill>:

int _kill(int pid, int sig)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e46:	f001 ffa5 	bl	8004d94 <__errno>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2216      	movs	r2, #22
 8002e4e:	601a      	str	r2, [r3, #0]
	return -1;
 8002e50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <_exit>:

void _exit (int status)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e64:	f04f 31ff 	mov.w	r1, #4294967295
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff ffe7 	bl	8002e3c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e6e:	e7fe      	b.n	8002e6e <_exit+0x12>

08002e70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	e00a      	b.n	8002e98 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e82:	f3af 8000 	nop.w
 8002e86:	4601      	mov	r1, r0
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	1c5a      	adds	r2, r3, #1
 8002e8c:	60ba      	str	r2, [r7, #8]
 8002e8e:	b2ca      	uxtb	r2, r1
 8002e90:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	3301      	adds	r3, #1
 8002e96:	617b      	str	r3, [r7, #20]
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	dbf0      	blt.n	8002e82 <_read+0x12>
	}

return len;
 8002ea0:	687b      	ldr	r3, [r7, #4]
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3718      	adds	r7, #24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b086      	sub	sp, #24
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	60f8      	str	r0, [r7, #12]
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	617b      	str	r3, [r7, #20]
 8002eba:	e009      	b.n	8002ed0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	1c5a      	adds	r2, r3, #1
 8002ec0:	60ba      	str	r2, [r7, #8]
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	697a      	ldr	r2, [r7, #20]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	dbf1      	blt.n	8002ebc <_write+0x12>
	}
	return len;
 8002ed8:	687b      	ldr	r3, [r7, #4]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <_close>:

int _close(int file)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b083      	sub	sp, #12
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
	return -1;
 8002eea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f0a:	605a      	str	r2, [r3, #4]
	return 0;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr

08002f1a <_isatty>:

int _isatty(int file)
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	b083      	sub	sp, #12
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
	return 1;
 8002f22:	2301      	movs	r3, #1
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
	return 0;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3714      	adds	r7, #20
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
	...

08002f4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f54:	4a14      	ldr	r2, [pc, #80]	; (8002fa8 <_sbrk+0x5c>)
 8002f56:	4b15      	ldr	r3, [pc, #84]	; (8002fac <_sbrk+0x60>)
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f60:	4b13      	ldr	r3, [pc, #76]	; (8002fb0 <_sbrk+0x64>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d102      	bne.n	8002f6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f68:	4b11      	ldr	r3, [pc, #68]	; (8002fb0 <_sbrk+0x64>)
 8002f6a:	4a12      	ldr	r2, [pc, #72]	; (8002fb4 <_sbrk+0x68>)
 8002f6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f6e:	4b10      	ldr	r3, [pc, #64]	; (8002fb0 <_sbrk+0x64>)
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4413      	add	r3, r2
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d207      	bcs.n	8002f8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f7c:	f001 ff0a 	bl	8004d94 <__errno>
 8002f80:	4603      	mov	r3, r0
 8002f82:	220c      	movs	r2, #12
 8002f84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f86:	f04f 33ff 	mov.w	r3, #4294967295
 8002f8a:	e009      	b.n	8002fa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f8c:	4b08      	ldr	r3, [pc, #32]	; (8002fb0 <_sbrk+0x64>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f92:	4b07      	ldr	r3, [pc, #28]	; (8002fb0 <_sbrk+0x64>)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4413      	add	r3, r2
 8002f9a:	4a05      	ldr	r2, [pc, #20]	; (8002fb0 <_sbrk+0x64>)
 8002f9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3718      	adds	r7, #24
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	20010000 	.word	0x20010000
 8002fac:	00000400 	.word	0x00000400
 8002fb0:	200001cc 	.word	0x200001cc
 8002fb4:	200001e8 	.word	0x200001e8

08002fb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fbc:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <SystemInit+0x20>)
 8002fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fc2:	4a05      	ldr	r2, [pc, #20]	; (8002fd8 <SystemInit+0x20>)
 8002fc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fcc:	bf00      	nop
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	e000ed00 	.word	0xe000ed00

08002fdc <Reset_Handler>:
 8002fdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003014 <LoopFillZerobss+0x12>
 8002fe0:	480d      	ldr	r0, [pc, #52]	; (8003018 <LoopFillZerobss+0x16>)
 8002fe2:	490e      	ldr	r1, [pc, #56]	; (800301c <LoopFillZerobss+0x1a>)
 8002fe4:	4a0e      	ldr	r2, [pc, #56]	; (8003020 <LoopFillZerobss+0x1e>)
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	e002      	b.n	8002ff0 <LoopCopyDataInit>

08002fea <CopyDataInit>:
 8002fea:	58d4      	ldr	r4, [r2, r3]
 8002fec:	50c4      	str	r4, [r0, r3]
 8002fee:	3304      	adds	r3, #4

08002ff0 <LoopCopyDataInit>:
 8002ff0:	18c4      	adds	r4, r0, r3
 8002ff2:	428c      	cmp	r4, r1
 8002ff4:	d3f9      	bcc.n	8002fea <CopyDataInit>
 8002ff6:	4a0b      	ldr	r2, [pc, #44]	; (8003024 <LoopFillZerobss+0x22>)
 8002ff8:	4c0b      	ldr	r4, [pc, #44]	; (8003028 <LoopFillZerobss+0x26>)
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	e001      	b.n	8003002 <LoopFillZerobss>

08002ffe <FillZerobss>:
 8002ffe:	6013      	str	r3, [r2, #0]
 8003000:	3204      	adds	r2, #4

08003002 <LoopFillZerobss>:
 8003002:	42a2      	cmp	r2, r4
 8003004:	d3fb      	bcc.n	8002ffe <FillZerobss>
 8003006:	f7ff ffd7 	bl	8002fb8 <SystemInit>
 800300a:	f001 fec9 	bl	8004da0 <__libc_init_array>
 800300e:	f7fe feeb 	bl	8001de8 <main>
 8003012:	4770      	bx	lr
 8003014:	20010000 	.word	0x20010000
 8003018:	20000000 	.word	0x20000000
 800301c:	20000078 	.word	0x20000078
 8003020:	08006c08 	.word	0x08006c08
 8003024:	20000078 	.word	0x20000078
 8003028:	200001e4 	.word	0x200001e4

0800302c <ADC_IRQHandler>:
 800302c:	e7fe      	b.n	800302c <ADC_IRQHandler>
	...

08003030 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003034:	4b0e      	ldr	r3, [pc, #56]	; (8003070 <HAL_Init+0x40>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a0d      	ldr	r2, [pc, #52]	; (8003070 <HAL_Init+0x40>)
 800303a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800303e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003040:	4b0b      	ldr	r3, [pc, #44]	; (8003070 <HAL_Init+0x40>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a0a      	ldr	r2, [pc, #40]	; (8003070 <HAL_Init+0x40>)
 8003046:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800304a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800304c:	4b08      	ldr	r3, [pc, #32]	; (8003070 <HAL_Init+0x40>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a07      	ldr	r2, [pc, #28]	; (8003070 <HAL_Init+0x40>)
 8003052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003056:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003058:	2003      	movs	r0, #3
 800305a:	f000 f94f 	bl	80032fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800305e:	200f      	movs	r0, #15
 8003060:	f000 f808 	bl	8003074 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003064:	f7ff fdf0 	bl	8002c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40023c00 	.word	0x40023c00

08003074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800307c:	4b12      	ldr	r3, [pc, #72]	; (80030c8 <HAL_InitTick+0x54>)
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	4b12      	ldr	r3, [pc, #72]	; (80030cc <HAL_InitTick+0x58>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	4619      	mov	r1, r3
 8003086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800308a:	fbb3 f3f1 	udiv	r3, r3, r1
 800308e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003092:	4618      	mov	r0, r3
 8003094:	f000 f967 	bl	8003366 <HAL_SYSTICK_Config>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e00e      	b.n	80030c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2b0f      	cmp	r3, #15
 80030a6:	d80a      	bhi.n	80030be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030a8:	2200      	movs	r2, #0
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	f04f 30ff 	mov.w	r0, #4294967295
 80030b0:	f000 f92f 	bl	8003312 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030b4:	4a06      	ldr	r2, [pc, #24]	; (80030d0 <HAL_InitTick+0x5c>)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	e000      	b.n	80030c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3708      	adds	r7, #8
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	20000008 	.word	0x20000008
 80030cc:	20000010 	.word	0x20000010
 80030d0:	2000000c 	.word	0x2000000c

080030d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030d8:	4b06      	ldr	r3, [pc, #24]	; (80030f4 <HAL_IncTick+0x20>)
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	461a      	mov	r2, r3
 80030de:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <HAL_IncTick+0x24>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4413      	add	r3, r2
 80030e4:	4a04      	ldr	r2, [pc, #16]	; (80030f8 <HAL_IncTick+0x24>)
 80030e6:	6013      	str	r3, [r2, #0]
}
 80030e8:	bf00      	nop
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	20000010 	.word	0x20000010
 80030f8:	200001d0 	.word	0x200001d0

080030fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  return uwTick;
 8003100:	4b03      	ldr	r3, [pc, #12]	; (8003110 <HAL_GetTick+0x14>)
 8003102:	681b      	ldr	r3, [r3, #0]
}
 8003104:	4618      	mov	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	200001d0 	.word	0x200001d0

08003114 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800311c:	f7ff ffee 	bl	80030fc <HAL_GetTick>
 8003120:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800312c:	d005      	beq.n	800313a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800312e:	4b0a      	ldr	r3, [pc, #40]	; (8003158 <HAL_Delay+0x44>)
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	461a      	mov	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4413      	add	r3, r2
 8003138:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800313a:	bf00      	nop
 800313c:	f7ff ffde 	bl	80030fc <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	429a      	cmp	r2, r3
 800314a:	d8f7      	bhi.n	800313c <HAL_Delay+0x28>
  {
  }
}
 800314c:	bf00      	nop
 800314e:	bf00      	nop
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20000010 	.word	0x20000010

0800315c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800316c:	4b0c      	ldr	r3, [pc, #48]	; (80031a0 <__NVIC_SetPriorityGrouping+0x44>)
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003178:	4013      	ands	r3, r2
 800317a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003184:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003188:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800318c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800318e:	4a04      	ldr	r2, [pc, #16]	; (80031a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	60d3      	str	r3, [r2, #12]
}
 8003194:	bf00      	nop
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr
 80031a0:	e000ed00 	.word	0xe000ed00

080031a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031a8:	4b04      	ldr	r3, [pc, #16]	; (80031bc <__NVIC_GetPriorityGrouping+0x18>)
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	0a1b      	lsrs	r3, r3, #8
 80031ae:	f003 0307 	and.w	r3, r3, #7
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	e000ed00 	.word	0xe000ed00

080031c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	db0b      	blt.n	80031ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031d2:	79fb      	ldrb	r3, [r7, #7]
 80031d4:	f003 021f 	and.w	r2, r3, #31
 80031d8:	4907      	ldr	r1, [pc, #28]	; (80031f8 <__NVIC_EnableIRQ+0x38>)
 80031da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031de:	095b      	lsrs	r3, r3, #5
 80031e0:	2001      	movs	r0, #1
 80031e2:	fa00 f202 	lsl.w	r2, r0, r2
 80031e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	e000e100 	.word	0xe000e100

080031fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	4603      	mov	r3, r0
 8003204:	6039      	str	r1, [r7, #0]
 8003206:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320c:	2b00      	cmp	r3, #0
 800320e:	db0a      	blt.n	8003226 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	b2da      	uxtb	r2, r3
 8003214:	490c      	ldr	r1, [pc, #48]	; (8003248 <__NVIC_SetPriority+0x4c>)
 8003216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321a:	0112      	lsls	r2, r2, #4
 800321c:	b2d2      	uxtb	r2, r2
 800321e:	440b      	add	r3, r1
 8003220:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003224:	e00a      	b.n	800323c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	b2da      	uxtb	r2, r3
 800322a:	4908      	ldr	r1, [pc, #32]	; (800324c <__NVIC_SetPriority+0x50>)
 800322c:	79fb      	ldrb	r3, [r7, #7]
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	3b04      	subs	r3, #4
 8003234:	0112      	lsls	r2, r2, #4
 8003236:	b2d2      	uxtb	r2, r2
 8003238:	440b      	add	r3, r1
 800323a:	761a      	strb	r2, [r3, #24]
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	e000e100 	.word	0xe000e100
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003250:	b480      	push	{r7}
 8003252:	b089      	sub	sp, #36	; 0x24
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	f1c3 0307 	rsb	r3, r3, #7
 800326a:	2b04      	cmp	r3, #4
 800326c:	bf28      	it	cs
 800326e:	2304      	movcs	r3, #4
 8003270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3304      	adds	r3, #4
 8003276:	2b06      	cmp	r3, #6
 8003278:	d902      	bls.n	8003280 <NVIC_EncodePriority+0x30>
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	3b03      	subs	r3, #3
 800327e:	e000      	b.n	8003282 <NVIC_EncodePriority+0x32>
 8003280:	2300      	movs	r3, #0
 8003282:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003284:	f04f 32ff 	mov.w	r2, #4294967295
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43da      	mvns	r2, r3
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	401a      	ands	r2, r3
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003298:	f04f 31ff 	mov.w	r1, #4294967295
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	fa01 f303 	lsl.w	r3, r1, r3
 80032a2:	43d9      	mvns	r1, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a8:	4313      	orrs	r3, r2
         );
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3724      	adds	r7, #36	; 0x24
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
	...

080032b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	3b01      	subs	r3, #1
 80032c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032c8:	d301      	bcc.n	80032ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032ca:	2301      	movs	r3, #1
 80032cc:	e00f      	b.n	80032ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ce:	4a0a      	ldr	r2, [pc, #40]	; (80032f8 <SysTick_Config+0x40>)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3b01      	subs	r3, #1
 80032d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032d6:	210f      	movs	r1, #15
 80032d8:	f04f 30ff 	mov.w	r0, #4294967295
 80032dc:	f7ff ff8e 	bl	80031fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032e0:	4b05      	ldr	r3, [pc, #20]	; (80032f8 <SysTick_Config+0x40>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032e6:	4b04      	ldr	r3, [pc, #16]	; (80032f8 <SysTick_Config+0x40>)
 80032e8:	2207      	movs	r2, #7
 80032ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	e000e010 	.word	0xe000e010

080032fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f7ff ff29 	bl	800315c <__NVIC_SetPriorityGrouping>
}
 800330a:	bf00      	nop
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003312:	b580      	push	{r7, lr}
 8003314:	b086      	sub	sp, #24
 8003316:	af00      	add	r7, sp, #0
 8003318:	4603      	mov	r3, r0
 800331a:	60b9      	str	r1, [r7, #8]
 800331c:	607a      	str	r2, [r7, #4]
 800331e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003320:	2300      	movs	r3, #0
 8003322:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003324:	f7ff ff3e 	bl	80031a4 <__NVIC_GetPriorityGrouping>
 8003328:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	68b9      	ldr	r1, [r7, #8]
 800332e:	6978      	ldr	r0, [r7, #20]
 8003330:	f7ff ff8e 	bl	8003250 <NVIC_EncodePriority>
 8003334:	4602      	mov	r2, r0
 8003336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800333a:	4611      	mov	r1, r2
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff ff5d 	bl	80031fc <__NVIC_SetPriority>
}
 8003342:	bf00      	nop
 8003344:	3718      	adds	r7, #24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b082      	sub	sp, #8
 800334e:	af00      	add	r7, sp, #0
 8003350:	4603      	mov	r3, r0
 8003352:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff ff31 	bl	80031c0 <__NVIC_EnableIRQ>
}
 800335e:	bf00      	nop
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b082      	sub	sp, #8
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7ff ffa2 	bl	80032b8 <SysTick_Config>
 8003374:	4603      	mov	r3, r0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
	...

08003380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003380:	b480      	push	{r7}
 8003382:	b089      	sub	sp, #36	; 0x24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800338e:	2300      	movs	r3, #0
 8003390:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003392:	2300      	movs	r3, #0
 8003394:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003396:	2300      	movs	r3, #0
 8003398:	61fb      	str	r3, [r7, #28]
 800339a:	e159      	b.n	8003650 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800339c:	2201      	movs	r2, #1
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	697a      	ldr	r2, [r7, #20]
 80033ac:	4013      	ands	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033b0:	693a      	ldr	r2, [r7, #16]
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	f040 8148 	bne.w	800364a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f003 0303 	and.w	r3, r3, #3
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d005      	beq.n	80033d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d130      	bne.n	8003434 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	2203      	movs	r2, #3
 80033de:	fa02 f303 	lsl.w	r3, r2, r3
 80033e2:	43db      	mvns	r3, r3
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	4013      	ands	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	68da      	ldr	r2, [r3, #12]
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003408:	2201      	movs	r2, #1
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	43db      	mvns	r3, r3
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	4013      	ands	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	091b      	lsrs	r3, r3, #4
 800341e:	f003 0201 	and.w	r2, r3, #1
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	4313      	orrs	r3, r2
 800342c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f003 0303 	and.w	r3, r3, #3
 800343c:	2b03      	cmp	r3, #3
 800343e:	d017      	beq.n	8003470 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	2203      	movs	r2, #3
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	43db      	mvns	r3, r3
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4013      	ands	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	4313      	orrs	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f003 0303 	and.w	r3, r3, #3
 8003478:	2b02      	cmp	r3, #2
 800347a:	d123      	bne.n	80034c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	08da      	lsrs	r2, r3, #3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	3208      	adds	r2, #8
 8003484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003488:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	f003 0307 	and.w	r3, r3, #7
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	220f      	movs	r2, #15
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	43db      	mvns	r3, r3
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	4013      	ands	r3, r2
 800349e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	691a      	ldr	r2, [r3, #16]
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	08da      	lsrs	r2, r3, #3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	3208      	adds	r2, #8
 80034be:	69b9      	ldr	r1, [r7, #24]
 80034c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	2203      	movs	r2, #3
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	43db      	mvns	r3, r3
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	4013      	ands	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 0203 	and.w	r2, r3, #3
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003500:	2b00      	cmp	r3, #0
 8003502:	f000 80a2 	beq.w	800364a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003506:	2300      	movs	r3, #0
 8003508:	60fb      	str	r3, [r7, #12]
 800350a:	4b57      	ldr	r3, [pc, #348]	; (8003668 <HAL_GPIO_Init+0x2e8>)
 800350c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350e:	4a56      	ldr	r2, [pc, #344]	; (8003668 <HAL_GPIO_Init+0x2e8>)
 8003510:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003514:	6453      	str	r3, [r2, #68]	; 0x44
 8003516:	4b54      	ldr	r3, [pc, #336]	; (8003668 <HAL_GPIO_Init+0x2e8>)
 8003518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800351a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800351e:	60fb      	str	r3, [r7, #12]
 8003520:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003522:	4a52      	ldr	r2, [pc, #328]	; (800366c <HAL_GPIO_Init+0x2ec>)
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	089b      	lsrs	r3, r3, #2
 8003528:	3302      	adds	r3, #2
 800352a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800352e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	f003 0303 	and.w	r3, r3, #3
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	220f      	movs	r2, #15
 800353a:	fa02 f303 	lsl.w	r3, r2, r3
 800353e:	43db      	mvns	r3, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4013      	ands	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a49      	ldr	r2, [pc, #292]	; (8003670 <HAL_GPIO_Init+0x2f0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d019      	beq.n	8003582 <HAL_GPIO_Init+0x202>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a48      	ldr	r2, [pc, #288]	; (8003674 <HAL_GPIO_Init+0x2f4>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d013      	beq.n	800357e <HAL_GPIO_Init+0x1fe>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a47      	ldr	r2, [pc, #284]	; (8003678 <HAL_GPIO_Init+0x2f8>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d00d      	beq.n	800357a <HAL_GPIO_Init+0x1fa>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a46      	ldr	r2, [pc, #280]	; (800367c <HAL_GPIO_Init+0x2fc>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d007      	beq.n	8003576 <HAL_GPIO_Init+0x1f6>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a45      	ldr	r2, [pc, #276]	; (8003680 <HAL_GPIO_Init+0x300>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d101      	bne.n	8003572 <HAL_GPIO_Init+0x1f2>
 800356e:	2304      	movs	r3, #4
 8003570:	e008      	b.n	8003584 <HAL_GPIO_Init+0x204>
 8003572:	2307      	movs	r3, #7
 8003574:	e006      	b.n	8003584 <HAL_GPIO_Init+0x204>
 8003576:	2303      	movs	r3, #3
 8003578:	e004      	b.n	8003584 <HAL_GPIO_Init+0x204>
 800357a:	2302      	movs	r3, #2
 800357c:	e002      	b.n	8003584 <HAL_GPIO_Init+0x204>
 800357e:	2301      	movs	r3, #1
 8003580:	e000      	b.n	8003584 <HAL_GPIO_Init+0x204>
 8003582:	2300      	movs	r3, #0
 8003584:	69fa      	ldr	r2, [r7, #28]
 8003586:	f002 0203 	and.w	r2, r2, #3
 800358a:	0092      	lsls	r2, r2, #2
 800358c:	4093      	lsls	r3, r2
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4313      	orrs	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003594:	4935      	ldr	r1, [pc, #212]	; (800366c <HAL_GPIO_Init+0x2ec>)
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	089b      	lsrs	r3, r3, #2
 800359a:	3302      	adds	r3, #2
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035a2:	4b38      	ldr	r3, [pc, #224]	; (8003684 <HAL_GPIO_Init+0x304>)
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	43db      	mvns	r3, r3
 80035ac:	69ba      	ldr	r2, [r7, #24]
 80035ae:	4013      	ands	r3, r2
 80035b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035c6:	4a2f      	ldr	r2, [pc, #188]	; (8003684 <HAL_GPIO_Init+0x304>)
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035cc:	4b2d      	ldr	r3, [pc, #180]	; (8003684 <HAL_GPIO_Init+0x304>)
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	43db      	mvns	r3, r3
 80035d6:	69ba      	ldr	r2, [r7, #24]
 80035d8:	4013      	ands	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d003      	beq.n	80035f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035f0:	4a24      	ldr	r2, [pc, #144]	; (8003684 <HAL_GPIO_Init+0x304>)
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035f6:	4b23      	ldr	r3, [pc, #140]	; (8003684 <HAL_GPIO_Init+0x304>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	43db      	mvns	r3, r3
 8003600:	69ba      	ldr	r2, [r7, #24]
 8003602:	4013      	ands	r3, r2
 8003604:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	4313      	orrs	r3, r2
 8003618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800361a:	4a1a      	ldr	r2, [pc, #104]	; (8003684 <HAL_GPIO_Init+0x304>)
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003620:	4b18      	ldr	r3, [pc, #96]	; (8003684 <HAL_GPIO_Init+0x304>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	43db      	mvns	r3, r3
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4013      	ands	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	4313      	orrs	r3, r2
 8003642:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003644:	4a0f      	ldr	r2, [pc, #60]	; (8003684 <HAL_GPIO_Init+0x304>)
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	3301      	adds	r3, #1
 800364e:	61fb      	str	r3, [r7, #28]
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	2b0f      	cmp	r3, #15
 8003654:	f67f aea2 	bls.w	800339c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003658:	bf00      	nop
 800365a:	bf00      	nop
 800365c:	3724      	adds	r7, #36	; 0x24
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	40023800 	.word	0x40023800
 800366c:	40013800 	.word	0x40013800
 8003670:	40020000 	.word	0x40020000
 8003674:	40020400 	.word	0x40020400
 8003678:	40020800 	.word	0x40020800
 800367c:	40020c00 	.word	0x40020c00
 8003680:	40021000 	.word	0x40021000
 8003684:	40013c00 	.word	0x40013c00

08003688 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	887b      	ldrh	r3, [r7, #2]
 800369a:	4013      	ands	r3, r2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d002      	beq.n	80036a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80036a0:	2301      	movs	r3, #1
 80036a2:	73fb      	strb	r3, [r7, #15]
 80036a4:	e001      	b.n	80036aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036a6:	2300      	movs	r3, #0
 80036a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	807b      	strh	r3, [r7, #2]
 80036c4:	4613      	mov	r3, r2
 80036c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036c8:	787b      	ldrb	r3, [r7, #1]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ce:	887a      	ldrh	r2, [r7, #2]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036d4:	e003      	b.n	80036de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036d6:	887b      	ldrh	r3, [r7, #2]
 80036d8:	041a      	lsls	r2, r3, #16
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	619a      	str	r2, [r3, #24]
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr

080036ea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036ea:	b480      	push	{r7}
 80036ec:	b085      	sub	sp, #20
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
 80036f2:	460b      	mov	r3, r1
 80036f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036fc:	887a      	ldrh	r2, [r7, #2]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	4013      	ands	r3, r2
 8003702:	041a      	lsls	r2, r3, #16
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	43d9      	mvns	r1, r3
 8003708:	887b      	ldrh	r3, [r7, #2]
 800370a:	400b      	ands	r3, r1
 800370c:	431a      	orrs	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	619a      	str	r2, [r3, #24]
}
 8003712:	bf00      	nop
 8003714:	3714      	adds	r7, #20
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
	...

08003720 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e267      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d075      	beq.n	800382a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800373e:	4b88      	ldr	r3, [pc, #544]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 030c 	and.w	r3, r3, #12
 8003746:	2b04      	cmp	r3, #4
 8003748:	d00c      	beq.n	8003764 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800374a:	4b85      	ldr	r3, [pc, #532]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003752:	2b08      	cmp	r3, #8
 8003754:	d112      	bne.n	800377c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003756:	4b82      	ldr	r3, [pc, #520]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800375e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003762:	d10b      	bne.n	800377c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003764:	4b7e      	ldr	r3, [pc, #504]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d05b      	beq.n	8003828 <HAL_RCC_OscConfig+0x108>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d157      	bne.n	8003828 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e242      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003784:	d106      	bne.n	8003794 <HAL_RCC_OscConfig+0x74>
 8003786:	4b76      	ldr	r3, [pc, #472]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a75      	ldr	r2, [pc, #468]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 800378c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003790:	6013      	str	r3, [r2, #0]
 8003792:	e01d      	b.n	80037d0 <HAL_RCC_OscConfig+0xb0>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800379c:	d10c      	bne.n	80037b8 <HAL_RCC_OscConfig+0x98>
 800379e:	4b70      	ldr	r3, [pc, #448]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a6f      	ldr	r2, [pc, #444]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80037a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	4b6d      	ldr	r3, [pc, #436]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a6c      	ldr	r2, [pc, #432]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80037b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b4:	6013      	str	r3, [r2, #0]
 80037b6:	e00b      	b.n	80037d0 <HAL_RCC_OscConfig+0xb0>
 80037b8:	4b69      	ldr	r3, [pc, #420]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a68      	ldr	r2, [pc, #416]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80037be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037c2:	6013      	str	r3, [r2, #0]
 80037c4:	4b66      	ldr	r3, [pc, #408]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a65      	ldr	r2, [pc, #404]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80037ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d013      	beq.n	8003800 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d8:	f7ff fc90 	bl	80030fc <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037de:	e008      	b.n	80037f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037e0:	f7ff fc8c 	bl	80030fc <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b64      	cmp	r3, #100	; 0x64
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e207      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037f2:	4b5b      	ldr	r3, [pc, #364]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d0f0      	beq.n	80037e0 <HAL_RCC_OscConfig+0xc0>
 80037fe:	e014      	b.n	800382a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003800:	f7ff fc7c 	bl	80030fc <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003808:	f7ff fc78 	bl	80030fc <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b64      	cmp	r3, #100	; 0x64
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e1f3      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800381a:	4b51      	ldr	r3, [pc, #324]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1f0      	bne.n	8003808 <HAL_RCC_OscConfig+0xe8>
 8003826:	e000      	b.n	800382a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d063      	beq.n	80038fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003836:	4b4a      	ldr	r3, [pc, #296]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 030c 	and.w	r3, r3, #12
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00b      	beq.n	800385a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003842:	4b47      	ldr	r3, [pc, #284]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800384a:	2b08      	cmp	r3, #8
 800384c:	d11c      	bne.n	8003888 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800384e:	4b44      	ldr	r3, [pc, #272]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d116      	bne.n	8003888 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385a:	4b41      	ldr	r3, [pc, #260]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d005      	beq.n	8003872 <HAL_RCC_OscConfig+0x152>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d001      	beq.n	8003872 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e1c7      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003872:	4b3b      	ldr	r3, [pc, #236]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	4937      	ldr	r1, [pc, #220]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003882:	4313      	orrs	r3, r2
 8003884:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003886:	e03a      	b.n	80038fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d020      	beq.n	80038d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003890:	4b34      	ldr	r3, [pc, #208]	; (8003964 <HAL_RCC_OscConfig+0x244>)
 8003892:	2201      	movs	r2, #1
 8003894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003896:	f7ff fc31 	bl	80030fc <HAL_GetTick>
 800389a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800389c:	e008      	b.n	80038b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800389e:	f7ff fc2d 	bl	80030fc <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d901      	bls.n	80038b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e1a8      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b0:	4b2b      	ldr	r3, [pc, #172]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0f0      	beq.n	800389e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038bc:	4b28      	ldr	r3, [pc, #160]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	00db      	lsls	r3, r3, #3
 80038ca:	4925      	ldr	r1, [pc, #148]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	600b      	str	r3, [r1, #0]
 80038d0:	e015      	b.n	80038fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038d2:	4b24      	ldr	r3, [pc, #144]	; (8003964 <HAL_RCC_OscConfig+0x244>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d8:	f7ff fc10 	bl	80030fc <HAL_GetTick>
 80038dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038de:	e008      	b.n	80038f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038e0:	f7ff fc0c 	bl	80030fc <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d901      	bls.n	80038f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e187      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038f2:	4b1b      	ldr	r3, [pc, #108]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1f0      	bne.n	80038e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b00      	cmp	r3, #0
 8003908:	d036      	beq.n	8003978 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d016      	beq.n	8003940 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003912:	4b15      	ldr	r3, [pc, #84]	; (8003968 <HAL_RCC_OscConfig+0x248>)
 8003914:	2201      	movs	r2, #1
 8003916:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003918:	f7ff fbf0 	bl	80030fc <HAL_GetTick>
 800391c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800391e:	e008      	b.n	8003932 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003920:	f7ff fbec 	bl	80030fc <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b02      	cmp	r3, #2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e167      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003932:	4b0b      	ldr	r3, [pc, #44]	; (8003960 <HAL_RCC_OscConfig+0x240>)
 8003934:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0f0      	beq.n	8003920 <HAL_RCC_OscConfig+0x200>
 800393e:	e01b      	b.n	8003978 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003940:	4b09      	ldr	r3, [pc, #36]	; (8003968 <HAL_RCC_OscConfig+0x248>)
 8003942:	2200      	movs	r2, #0
 8003944:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003946:	f7ff fbd9 	bl	80030fc <HAL_GetTick>
 800394a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800394c:	e00e      	b.n	800396c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800394e:	f7ff fbd5 	bl	80030fc <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d907      	bls.n	800396c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e150      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
 8003960:	40023800 	.word	0x40023800
 8003964:	42470000 	.word	0x42470000
 8003968:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800396c:	4b88      	ldr	r3, [pc, #544]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 800396e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1ea      	bne.n	800394e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	f000 8097 	beq.w	8003ab4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003986:	2300      	movs	r3, #0
 8003988:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800398a:	4b81      	ldr	r3, [pc, #516]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 800398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10f      	bne.n	80039b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003996:	2300      	movs	r3, #0
 8003998:	60bb      	str	r3, [r7, #8]
 800399a:	4b7d      	ldr	r3, [pc, #500]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 800399c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399e:	4a7c      	ldr	r2, [pc, #496]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 80039a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039a4:	6413      	str	r3, [r2, #64]	; 0x40
 80039a6:	4b7a      	ldr	r3, [pc, #488]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039ae:	60bb      	str	r3, [r7, #8]
 80039b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039b2:	2301      	movs	r3, #1
 80039b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b6:	4b77      	ldr	r3, [pc, #476]	; (8003b94 <HAL_RCC_OscConfig+0x474>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d118      	bne.n	80039f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039c2:	4b74      	ldr	r3, [pc, #464]	; (8003b94 <HAL_RCC_OscConfig+0x474>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a73      	ldr	r2, [pc, #460]	; (8003b94 <HAL_RCC_OscConfig+0x474>)
 80039c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039ce:	f7ff fb95 	bl	80030fc <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039d4:	e008      	b.n	80039e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d6:	f7ff fb91 	bl	80030fc <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e10c      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e8:	4b6a      	ldr	r3, [pc, #424]	; (8003b94 <HAL_RCC_OscConfig+0x474>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d0f0      	beq.n	80039d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d106      	bne.n	8003a0a <HAL_RCC_OscConfig+0x2ea>
 80039fc:	4b64      	ldr	r3, [pc, #400]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 80039fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a00:	4a63      	ldr	r2, [pc, #396]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a02:	f043 0301 	orr.w	r3, r3, #1
 8003a06:	6713      	str	r3, [r2, #112]	; 0x70
 8003a08:	e01c      	b.n	8003a44 <HAL_RCC_OscConfig+0x324>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	2b05      	cmp	r3, #5
 8003a10:	d10c      	bne.n	8003a2c <HAL_RCC_OscConfig+0x30c>
 8003a12:	4b5f      	ldr	r3, [pc, #380]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a16:	4a5e      	ldr	r2, [pc, #376]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a18:	f043 0304 	orr.w	r3, r3, #4
 8003a1c:	6713      	str	r3, [r2, #112]	; 0x70
 8003a1e:	4b5c      	ldr	r3, [pc, #368]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a22:	4a5b      	ldr	r2, [pc, #364]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	6713      	str	r3, [r2, #112]	; 0x70
 8003a2a:	e00b      	b.n	8003a44 <HAL_RCC_OscConfig+0x324>
 8003a2c:	4b58      	ldr	r3, [pc, #352]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a30:	4a57      	ldr	r2, [pc, #348]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a32:	f023 0301 	bic.w	r3, r3, #1
 8003a36:	6713      	str	r3, [r2, #112]	; 0x70
 8003a38:	4b55      	ldr	r3, [pc, #340]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a3c:	4a54      	ldr	r2, [pc, #336]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a3e:	f023 0304 	bic.w	r3, r3, #4
 8003a42:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d015      	beq.n	8003a78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4c:	f7ff fb56 	bl	80030fc <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a52:	e00a      	b.n	8003a6a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a54:	f7ff fb52 	bl	80030fc <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e0cb      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a6a:	4b49      	ldr	r3, [pc, #292]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d0ee      	beq.n	8003a54 <HAL_RCC_OscConfig+0x334>
 8003a76:	e014      	b.n	8003aa2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a78:	f7ff fb40 	bl	80030fc <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a7e:	e00a      	b.n	8003a96 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a80:	f7ff fb3c 	bl	80030fc <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e0b5      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a96:	4b3e      	ldr	r3, [pc, #248]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1ee      	bne.n	8003a80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003aa2:	7dfb      	ldrb	r3, [r7, #23]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d105      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa8:	4b39      	ldr	r3, [pc, #228]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aac:	4a38      	ldr	r2, [pc, #224]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003aae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ab2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80a1 	beq.w	8003c00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003abe:	4b34      	ldr	r3, [pc, #208]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f003 030c 	and.w	r3, r3, #12
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d05c      	beq.n	8003b84 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d141      	bne.n	8003b56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ad2:	4b31      	ldr	r3, [pc, #196]	; (8003b98 <HAL_RCC_OscConfig+0x478>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad8:	f7ff fb10 	bl	80030fc <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ae0:	f7ff fb0c 	bl	80030fc <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e087      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003af2:	4b27      	ldr	r3, [pc, #156]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1f0      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	69da      	ldr	r2, [r3, #28]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	019b      	lsls	r3, r3, #6
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b14:	085b      	lsrs	r3, r3, #1
 8003b16:	3b01      	subs	r3, #1
 8003b18:	041b      	lsls	r3, r3, #16
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b20:	061b      	lsls	r3, r3, #24
 8003b22:	491b      	ldr	r1, [pc, #108]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b28:	4b1b      	ldr	r3, [pc, #108]	; (8003b98 <HAL_RCC_OscConfig+0x478>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b2e:	f7ff fae5 	bl	80030fc <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b34:	e008      	b.n	8003b48 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b36:	f7ff fae1 	bl	80030fc <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d901      	bls.n	8003b48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e05c      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b48:	4b11      	ldr	r3, [pc, #68]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0f0      	beq.n	8003b36 <HAL_RCC_OscConfig+0x416>
 8003b54:	e054      	b.n	8003c00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b56:	4b10      	ldr	r3, [pc, #64]	; (8003b98 <HAL_RCC_OscConfig+0x478>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b5c:	f7ff face 	bl	80030fc <HAL_GetTick>
 8003b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b62:	e008      	b.n	8003b76 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b64:	f7ff faca 	bl	80030fc <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e045      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b76:	4b06      	ldr	r3, [pc, #24]	; (8003b90 <HAL_RCC_OscConfig+0x470>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1f0      	bne.n	8003b64 <HAL_RCC_OscConfig+0x444>
 8003b82:	e03d      	b.n	8003c00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d107      	bne.n	8003b9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e038      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
 8003b90:	40023800 	.word	0x40023800
 8003b94:	40007000 	.word	0x40007000
 8003b98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b9c:	4b1b      	ldr	r3, [pc, #108]	; (8003c0c <HAL_RCC_OscConfig+0x4ec>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d028      	beq.n	8003bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d121      	bne.n	8003bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d11a      	bne.n	8003bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003bcc:	4013      	ands	r3, r2
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003bd2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d111      	bne.n	8003bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be2:	085b      	lsrs	r3, r3, #1
 8003be4:	3b01      	subs	r3, #1
 8003be6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d107      	bne.n	8003bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d001      	beq.n	8003c00 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e000      	b.n	8003c02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3718      	adds	r7, #24
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40023800 	.word	0x40023800

08003c10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d101      	bne.n	8003c24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e0cc      	b.n	8003dbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c24:	4b68      	ldr	r3, [pc, #416]	; (8003dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0307 	and.w	r3, r3, #7
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d90c      	bls.n	8003c4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c32:	4b65      	ldr	r3, [pc, #404]	; (8003dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c34:	683a      	ldr	r2, [r7, #0]
 8003c36:	b2d2      	uxtb	r2, r2
 8003c38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c3a:	4b63      	ldr	r3, [pc, #396]	; (8003dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0307 	and.w	r3, r3, #7
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d001      	beq.n	8003c4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e0b8      	b.n	8003dbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d020      	beq.n	8003c9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0304 	and.w	r3, r3, #4
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d005      	beq.n	8003c70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c64:	4b59      	ldr	r3, [pc, #356]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	4a58      	ldr	r2, [pc, #352]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003c6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0308 	and.w	r3, r3, #8
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d005      	beq.n	8003c88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c7c:	4b53      	ldr	r3, [pc, #332]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	4a52      	ldr	r2, [pc, #328]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003c82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c88:	4b50      	ldr	r3, [pc, #320]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	494d      	ldr	r1, [pc, #308]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003c96:	4313      	orrs	r3, r2
 8003c98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0301 	and.w	r3, r3, #1
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d044      	beq.n	8003d30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d107      	bne.n	8003cbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cae:	4b47      	ldr	r3, [pc, #284]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d119      	bne.n	8003cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e07f      	b.n	8003dbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d003      	beq.n	8003cce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	d107      	bne.n	8003cde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cce:	4b3f      	ldr	r3, [pc, #252]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d109      	bne.n	8003cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e06f      	b.n	8003dbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cde:	4b3b      	ldr	r3, [pc, #236]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e067      	b.n	8003dbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cee:	4b37      	ldr	r3, [pc, #220]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f023 0203 	bic.w	r2, r3, #3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	4934      	ldr	r1, [pc, #208]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d00:	f7ff f9fc 	bl	80030fc <HAL_GetTick>
 8003d04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d06:	e00a      	b.n	8003d1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d08:	f7ff f9f8 	bl	80030fc <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e04f      	b.n	8003dbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d1e:	4b2b      	ldr	r3, [pc, #172]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 020c 	and.w	r2, r3, #12
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d1eb      	bne.n	8003d08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d30:	4b25      	ldr	r3, [pc, #148]	; (8003dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0307 	and.w	r3, r3, #7
 8003d38:	683a      	ldr	r2, [r7, #0]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d20c      	bcs.n	8003d58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d3e:	4b22      	ldr	r3, [pc, #136]	; (8003dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	b2d2      	uxtb	r2, r2
 8003d44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d46:	4b20      	ldr	r3, [pc, #128]	; (8003dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0307 	and.w	r3, r3, #7
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d001      	beq.n	8003d58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e032      	b.n	8003dbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0304 	and.w	r3, r3, #4
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d64:	4b19      	ldr	r3, [pc, #100]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	4916      	ldr	r1, [pc, #88]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0308 	and.w	r3, r3, #8
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d009      	beq.n	8003d96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d82:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	00db      	lsls	r3, r3, #3
 8003d90:	490e      	ldr	r1, [pc, #56]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d96:	f000 f821 	bl	8003ddc <HAL_RCC_GetSysClockFreq>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	4b0b      	ldr	r3, [pc, #44]	; (8003dcc <HAL_RCC_ClockConfig+0x1bc>)
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	091b      	lsrs	r3, r3, #4
 8003da2:	f003 030f 	and.w	r3, r3, #15
 8003da6:	490a      	ldr	r1, [pc, #40]	; (8003dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8003da8:	5ccb      	ldrb	r3, [r1, r3]
 8003daa:	fa22 f303 	lsr.w	r3, r2, r3
 8003dae:	4a09      	ldr	r2, [pc, #36]	; (8003dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003db0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003db2:	4b09      	ldr	r3, [pc, #36]	; (8003dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7ff f95c 	bl	8003074 <HAL_InitTick>

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40023c00 	.word	0x40023c00
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	08006aa0 	.word	0x08006aa0
 8003dd4:	20000008 	.word	0x20000008
 8003dd8:	2000000c 	.word	0x2000000c

08003ddc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003de0:	b094      	sub	sp, #80	; 0x50
 8003de2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	647b      	str	r3, [r7, #68]	; 0x44
 8003de8:	2300      	movs	r3, #0
 8003dea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dec:	2300      	movs	r3, #0
 8003dee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003df0:	2300      	movs	r3, #0
 8003df2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003df4:	4b79      	ldr	r3, [pc, #484]	; (8003fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f003 030c 	and.w	r3, r3, #12
 8003dfc:	2b08      	cmp	r3, #8
 8003dfe:	d00d      	beq.n	8003e1c <HAL_RCC_GetSysClockFreq+0x40>
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	f200 80e1 	bhi.w	8003fc8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d002      	beq.n	8003e10 <HAL_RCC_GetSysClockFreq+0x34>
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d003      	beq.n	8003e16 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e0e:	e0db      	b.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e10:	4b73      	ldr	r3, [pc, #460]	; (8003fe0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e12:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003e14:	e0db      	b.n	8003fce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e16:	4b73      	ldr	r3, [pc, #460]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003e18:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e1a:	e0d8      	b.n	8003fce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e1c:	4b6f      	ldr	r3, [pc, #444]	; (8003fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e24:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e26:	4b6d      	ldr	r3, [pc, #436]	; (8003fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d063      	beq.n	8003efa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e32:	4b6a      	ldr	r3, [pc, #424]	; (8003fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	099b      	lsrs	r3, r3, #6
 8003e38:	2200      	movs	r2, #0
 8003e3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e3c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e44:	633b      	str	r3, [r7, #48]	; 0x30
 8003e46:	2300      	movs	r3, #0
 8003e48:	637b      	str	r3, [r7, #52]	; 0x34
 8003e4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003e4e:	4622      	mov	r2, r4
 8003e50:	462b      	mov	r3, r5
 8003e52:	f04f 0000 	mov.w	r0, #0
 8003e56:	f04f 0100 	mov.w	r1, #0
 8003e5a:	0159      	lsls	r1, r3, #5
 8003e5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e60:	0150      	lsls	r0, r2, #5
 8003e62:	4602      	mov	r2, r0
 8003e64:	460b      	mov	r3, r1
 8003e66:	4621      	mov	r1, r4
 8003e68:	1a51      	subs	r1, r2, r1
 8003e6a:	6139      	str	r1, [r7, #16]
 8003e6c:	4629      	mov	r1, r5
 8003e6e:	eb63 0301 	sbc.w	r3, r3, r1
 8003e72:	617b      	str	r3, [r7, #20]
 8003e74:	f04f 0200 	mov.w	r2, #0
 8003e78:	f04f 0300 	mov.w	r3, #0
 8003e7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e80:	4659      	mov	r1, fp
 8003e82:	018b      	lsls	r3, r1, #6
 8003e84:	4651      	mov	r1, sl
 8003e86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e8a:	4651      	mov	r1, sl
 8003e8c:	018a      	lsls	r2, r1, #6
 8003e8e:	4651      	mov	r1, sl
 8003e90:	ebb2 0801 	subs.w	r8, r2, r1
 8003e94:	4659      	mov	r1, fp
 8003e96:	eb63 0901 	sbc.w	r9, r3, r1
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	f04f 0300 	mov.w	r3, #0
 8003ea2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ea6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003eaa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003eae:	4690      	mov	r8, r2
 8003eb0:	4699      	mov	r9, r3
 8003eb2:	4623      	mov	r3, r4
 8003eb4:	eb18 0303 	adds.w	r3, r8, r3
 8003eb8:	60bb      	str	r3, [r7, #8]
 8003eba:	462b      	mov	r3, r5
 8003ebc:	eb49 0303 	adc.w	r3, r9, r3
 8003ec0:	60fb      	str	r3, [r7, #12]
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	f04f 0300 	mov.w	r3, #0
 8003eca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ece:	4629      	mov	r1, r5
 8003ed0:	024b      	lsls	r3, r1, #9
 8003ed2:	4621      	mov	r1, r4
 8003ed4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ed8:	4621      	mov	r1, r4
 8003eda:	024a      	lsls	r2, r1, #9
 8003edc:	4610      	mov	r0, r2
 8003ede:	4619      	mov	r1, r3
 8003ee0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ee6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ee8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003eec:	f7fc febe 	bl	8000c6c <__aeabi_uldivmod>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ef8:	e058      	b.n	8003fac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003efa:	4b38      	ldr	r3, [pc, #224]	; (8003fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	099b      	lsrs	r3, r3, #6
 8003f00:	2200      	movs	r2, #0
 8003f02:	4618      	mov	r0, r3
 8003f04:	4611      	mov	r1, r2
 8003f06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f0a:	623b      	str	r3, [r7, #32]
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f14:	4642      	mov	r2, r8
 8003f16:	464b      	mov	r3, r9
 8003f18:	f04f 0000 	mov.w	r0, #0
 8003f1c:	f04f 0100 	mov.w	r1, #0
 8003f20:	0159      	lsls	r1, r3, #5
 8003f22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f26:	0150      	lsls	r0, r2, #5
 8003f28:	4602      	mov	r2, r0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	4641      	mov	r1, r8
 8003f2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f32:	4649      	mov	r1, r9
 8003f34:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f38:	f04f 0200 	mov.w	r2, #0
 8003f3c:	f04f 0300 	mov.w	r3, #0
 8003f40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f4c:	ebb2 040a 	subs.w	r4, r2, sl
 8003f50:	eb63 050b 	sbc.w	r5, r3, fp
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	f04f 0300 	mov.w	r3, #0
 8003f5c:	00eb      	lsls	r3, r5, #3
 8003f5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f62:	00e2      	lsls	r2, r4, #3
 8003f64:	4614      	mov	r4, r2
 8003f66:	461d      	mov	r5, r3
 8003f68:	4643      	mov	r3, r8
 8003f6a:	18e3      	adds	r3, r4, r3
 8003f6c:	603b      	str	r3, [r7, #0]
 8003f6e:	464b      	mov	r3, r9
 8003f70:	eb45 0303 	adc.w	r3, r5, r3
 8003f74:	607b      	str	r3, [r7, #4]
 8003f76:	f04f 0200 	mov.w	r2, #0
 8003f7a:	f04f 0300 	mov.w	r3, #0
 8003f7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f82:	4629      	mov	r1, r5
 8003f84:	028b      	lsls	r3, r1, #10
 8003f86:	4621      	mov	r1, r4
 8003f88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f8c:	4621      	mov	r1, r4
 8003f8e:	028a      	lsls	r2, r1, #10
 8003f90:	4610      	mov	r0, r2
 8003f92:	4619      	mov	r1, r3
 8003f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f96:	2200      	movs	r2, #0
 8003f98:	61bb      	str	r3, [r7, #24]
 8003f9a:	61fa      	str	r2, [r7, #28]
 8003f9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fa0:	f7fc fe64 	bl	8000c6c <__aeabi_uldivmod>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	4613      	mov	r3, r2
 8003faa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003fac:	4b0b      	ldr	r3, [pc, #44]	; (8003fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	0c1b      	lsrs	r3, r3, #16
 8003fb2:	f003 0303 	and.w	r3, r3, #3
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003fbc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003fbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fc6:	e002      	b.n	8003fce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fc8:	4b05      	ldr	r3, [pc, #20]	; (8003fe0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fca:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3750      	adds	r7, #80	; 0x50
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fda:	bf00      	nop
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	00f42400 	.word	0x00f42400
 8003fe4:	007a1200 	.word	0x007a1200

08003fe8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e07b      	b.n	80040f2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d108      	bne.n	8004014 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800400a:	d009      	beq.n	8004020 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	61da      	str	r2, [r3, #28]
 8004012:	e005      	b.n	8004020 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d106      	bne.n	8004040 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7fe fe2c 	bl	8002c98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2202      	movs	r2, #2
 8004044:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004056:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004068:	431a      	orrs	r2, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004072:	431a      	orrs	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	431a      	orrs	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	431a      	orrs	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004090:	431a      	orrs	r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800409a:	431a      	orrs	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040a4:	ea42 0103 	orr.w	r1, r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ac:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	0c1b      	lsrs	r3, r3, #16
 80040be:	f003 0104 	and.w	r1, r3, #4
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c6:	f003 0210 	and.w	r2, r3, #16
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	69da      	ldr	r2, [r3, #28]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b088      	sub	sp, #32
 80040fe:	af00      	add	r7, sp, #0
 8004100:	60f8      	str	r0, [r7, #12]
 8004102:	60b9      	str	r1, [r7, #8]
 8004104:	603b      	str	r3, [r7, #0]
 8004106:	4613      	mov	r3, r2
 8004108:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800410a:	2300      	movs	r3, #0
 800410c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004114:	2b01      	cmp	r3, #1
 8004116:	d101      	bne.n	800411c <HAL_SPI_Transmit+0x22>
 8004118:	2302      	movs	r3, #2
 800411a:	e126      	b.n	800436a <HAL_SPI_Transmit+0x270>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004124:	f7fe ffea 	bl	80030fc <HAL_GetTick>
 8004128:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800412a:	88fb      	ldrh	r3, [r7, #6]
 800412c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b01      	cmp	r3, #1
 8004138:	d002      	beq.n	8004140 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800413a:	2302      	movs	r3, #2
 800413c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800413e:	e10b      	b.n	8004358 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d002      	beq.n	800414c <HAL_SPI_Transmit+0x52>
 8004146:	88fb      	ldrh	r3, [r7, #6]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d102      	bne.n	8004152 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004150:	e102      	b.n	8004358 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2203      	movs	r2, #3
 8004156:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	68ba      	ldr	r2, [r7, #8]
 8004164:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	88fa      	ldrh	r2, [r7, #6]
 800416a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	88fa      	ldrh	r2, [r7, #6]
 8004170:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004198:	d10f      	bne.n	80041ba <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c4:	2b40      	cmp	r3, #64	; 0x40
 80041c6:	d007      	beq.n	80041d8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041e0:	d14b      	bne.n	800427a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d002      	beq.n	80041f0 <HAL_SPI_Transmit+0xf6>
 80041ea:	8afb      	ldrh	r3, [r7, #22]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d13e      	bne.n	800426e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f4:	881a      	ldrh	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004200:	1c9a      	adds	r2, r3, #2
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004214:	e02b      	b.n	800426e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b02      	cmp	r3, #2
 8004222:	d112      	bne.n	800424a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004228:	881a      	ldrh	r2, [r3, #0]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004234:	1c9a      	adds	r2, r3, #2
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	86da      	strh	r2, [r3, #54]	; 0x36
 8004248:	e011      	b.n	800426e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800424a:	f7fe ff57 	bl	80030fc <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	429a      	cmp	r2, r3
 8004258:	d803      	bhi.n	8004262 <HAL_SPI_Transmit+0x168>
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004260:	d102      	bne.n	8004268 <HAL_SPI_Transmit+0x16e>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d102      	bne.n	800426e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800426c:	e074      	b.n	8004358 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004272:	b29b      	uxth	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1ce      	bne.n	8004216 <HAL_SPI_Transmit+0x11c>
 8004278:	e04c      	b.n	8004314 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d002      	beq.n	8004288 <HAL_SPI_Transmit+0x18e>
 8004282:	8afb      	ldrh	r3, [r7, #22]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d140      	bne.n	800430a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	330c      	adds	r3, #12
 8004292:	7812      	ldrb	r2, [r2, #0]
 8004294:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	3b01      	subs	r3, #1
 80042a8:	b29a      	uxth	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042ae:	e02c      	b.n	800430a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d113      	bne.n	80042e6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	330c      	adds	r3, #12
 80042c8:	7812      	ldrb	r2, [r2, #0]
 80042ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d0:	1c5a      	adds	r2, r3, #1
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042da:	b29b      	uxth	r3, r3
 80042dc:	3b01      	subs	r3, #1
 80042de:	b29a      	uxth	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	86da      	strh	r2, [r3, #54]	; 0x36
 80042e4:	e011      	b.n	800430a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042e6:	f7fe ff09 	bl	80030fc <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d803      	bhi.n	80042fe <HAL_SPI_Transmit+0x204>
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042fc:	d102      	bne.n	8004304 <HAL_SPI_Transmit+0x20a>
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d102      	bne.n	800430a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004308:	e026      	b.n	8004358 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800430e:	b29b      	uxth	r3, r3
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1cd      	bne.n	80042b0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004314:	69ba      	ldr	r2, [r7, #24]
 8004316:	6839      	ldr	r1, [r7, #0]
 8004318:	68f8      	ldr	r0, [r7, #12]
 800431a:	f000 f8b3 	bl	8004484 <SPI_EndRxTxTransaction>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d002      	beq.n	800432a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2220      	movs	r2, #32
 8004328:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10a      	bne.n	8004348 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004332:	2300      	movs	r3, #0
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	613b      	str	r3, [r7, #16]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	613b      	str	r3, [r7, #16]
 8004346:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800434c:	2b00      	cmp	r3, #0
 800434e:	d002      	beq.n	8004356 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	77fb      	strb	r3, [r7, #31]
 8004354:	e000      	b.n	8004358 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004356:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004368:	7ffb      	ldrb	r3, [r7, #31]
}
 800436a:	4618      	mov	r0, r3
 800436c:	3720      	adds	r7, #32
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
	...

08004374 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b088      	sub	sp, #32
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	603b      	str	r3, [r7, #0]
 8004380:	4613      	mov	r3, r2
 8004382:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004384:	f7fe feba 	bl	80030fc <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	4413      	add	r3, r2
 8004392:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004394:	f7fe feb2 	bl	80030fc <HAL_GetTick>
 8004398:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800439a:	4b39      	ldr	r3, [pc, #228]	; (8004480 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	015b      	lsls	r3, r3, #5
 80043a0:	0d1b      	lsrs	r3, r3, #20
 80043a2:	69fa      	ldr	r2, [r7, #28]
 80043a4:	fb02 f303 	mul.w	r3, r2, r3
 80043a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043aa:	e054      	b.n	8004456 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b2:	d050      	beq.n	8004456 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043b4:	f7fe fea2 	bl	80030fc <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	69fa      	ldr	r2, [r7, #28]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d902      	bls.n	80043ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d13d      	bne.n	8004446 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80043d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043e2:	d111      	bne.n	8004408 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043ec:	d004      	beq.n	80043f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043f6:	d107      	bne.n	8004408 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004406:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800440c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004410:	d10f      	bne.n	8004432 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004420:	601a      	str	r2, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004430:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e017      	b.n	8004476 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800444c:	2300      	movs	r3, #0
 800444e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	3b01      	subs	r3, #1
 8004454:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	4013      	ands	r3, r2
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	429a      	cmp	r2, r3
 8004464:	bf0c      	ite	eq
 8004466:	2301      	moveq	r3, #1
 8004468:	2300      	movne	r3, #0
 800446a:	b2db      	uxtb	r3, r3
 800446c:	461a      	mov	r2, r3
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	429a      	cmp	r2, r3
 8004472:	d19b      	bne.n	80043ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3720      	adds	r7, #32
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	20000008 	.word	0x20000008

08004484 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b088      	sub	sp, #32
 8004488:	af02      	add	r7, sp, #8
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004490:	4b1b      	ldr	r3, [pc, #108]	; (8004500 <SPI_EndRxTxTransaction+0x7c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1b      	ldr	r2, [pc, #108]	; (8004504 <SPI_EndRxTxTransaction+0x80>)
 8004496:	fba2 2303 	umull	r2, r3, r2, r3
 800449a:	0d5b      	lsrs	r3, r3, #21
 800449c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80044a0:	fb02 f303 	mul.w	r3, r2, r3
 80044a4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044ae:	d112      	bne.n	80044d6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	2200      	movs	r2, #0
 80044b8:	2180      	movs	r1, #128	; 0x80
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f7ff ff5a 	bl	8004374 <SPI_WaitFlagStateUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d016      	beq.n	80044f4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ca:	f043 0220 	orr.w	r2, r3, #32
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e00f      	b.n	80044f6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00a      	beq.n	80044f2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	3b01      	subs	r3, #1
 80044e0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ec:	2b80      	cmp	r3, #128	; 0x80
 80044ee:	d0f2      	beq.n	80044d6 <SPI_EndRxTxTransaction+0x52>
 80044f0:	e000      	b.n	80044f4 <SPI_EndRxTxTransaction+0x70>
        break;
 80044f2:	bf00      	nop
  }

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	20000008 	.word	0x20000008
 8004504:	165e9f81 	.word	0x165e9f81

08004508 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e041      	b.n	800459e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d106      	bne.n	8004534 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f7fe fbfa 	bl	8002d28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2202      	movs	r2, #2
 8004538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	3304      	adds	r3, #4
 8004544:	4619      	mov	r1, r3
 8004546:	4610      	mov	r0, r2
 8004548:	f000 fa88 	bl	8004a5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3708      	adds	r7, #8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
	...

080045a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d001      	beq.n	80045c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e044      	b.n	800464a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2202      	movs	r2, #2
 80045c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68da      	ldr	r2, [r3, #12]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a1e      	ldr	r2, [pc, #120]	; (8004658 <HAL_TIM_Base_Start_IT+0xb0>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d018      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x6c>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ea:	d013      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x6c>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a1a      	ldr	r2, [pc, #104]	; (800465c <HAL_TIM_Base_Start_IT+0xb4>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d00e      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x6c>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a19      	ldr	r2, [pc, #100]	; (8004660 <HAL_TIM_Base_Start_IT+0xb8>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d009      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x6c>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a17      	ldr	r2, [pc, #92]	; (8004664 <HAL_TIM_Base_Start_IT+0xbc>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d004      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x6c>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a16      	ldr	r2, [pc, #88]	; (8004668 <HAL_TIM_Base_Start_IT+0xc0>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d111      	bne.n	8004638 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 0307 	and.w	r3, r3, #7
 800461e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2b06      	cmp	r3, #6
 8004624:	d010      	beq.n	8004648 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 0201 	orr.w	r2, r2, #1
 8004634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004636:	e007      	b.n	8004648 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0201 	orr.w	r2, r2, #1
 8004646:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3714      	adds	r7, #20
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	40010000 	.word	0x40010000
 800465c:	40000400 	.word	0x40000400
 8004660:	40000800 	.word	0x40000800
 8004664:	40000c00 	.word	0x40000c00
 8004668:	40014000 	.word	0x40014000

0800466c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b02      	cmp	r3, #2
 8004680:	d122      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b02      	cmp	r3, #2
 800468e:	d11b      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f06f 0202 	mvn.w	r2, #2
 8004698:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f9b5 	bl	8004a1e <HAL_TIM_IC_CaptureCallback>
 80046b4:	e005      	b.n	80046c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f9a7 	bl	8004a0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 f9b8 	bl	8004a32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0304 	and.w	r3, r3, #4
 80046d2:	2b04      	cmp	r3, #4
 80046d4:	d122      	bne.n	800471c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f003 0304 	and.w	r3, r3, #4
 80046e0:	2b04      	cmp	r3, #4
 80046e2:	d11b      	bne.n	800471c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f06f 0204 	mvn.w	r2, #4
 80046ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2202      	movs	r2, #2
 80046f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 f98b 	bl	8004a1e <HAL_TIM_IC_CaptureCallback>
 8004708:	e005      	b.n	8004716 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f97d 	bl	8004a0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 f98e 	bl	8004a32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	f003 0308 	and.w	r3, r3, #8
 8004726:	2b08      	cmp	r3, #8
 8004728:	d122      	bne.n	8004770 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f003 0308 	and.w	r3, r3, #8
 8004734:	2b08      	cmp	r3, #8
 8004736:	d11b      	bne.n	8004770 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f06f 0208 	mvn.w	r2, #8
 8004740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2204      	movs	r2, #4
 8004746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	69db      	ldr	r3, [r3, #28]
 800474e:	f003 0303 	and.w	r3, r3, #3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 f961 	bl	8004a1e <HAL_TIM_IC_CaptureCallback>
 800475c:	e005      	b.n	800476a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f953 	bl	8004a0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 f964 	bl	8004a32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	f003 0310 	and.w	r3, r3, #16
 800477a:	2b10      	cmp	r3, #16
 800477c:	d122      	bne.n	80047c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f003 0310 	and.w	r3, r3, #16
 8004788:	2b10      	cmp	r3, #16
 800478a:	d11b      	bne.n	80047c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f06f 0210 	mvn.w	r2, #16
 8004794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2208      	movs	r2, #8
 800479a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	69db      	ldr	r3, [r3, #28]
 80047a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 f937 	bl	8004a1e <HAL_TIM_IC_CaptureCallback>
 80047b0:	e005      	b.n	80047be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 f929 	bl	8004a0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 f93a 	bl	8004a32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d10e      	bne.n	80047f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f003 0301 	and.w	r3, r3, #1
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d107      	bne.n	80047f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f06f 0201 	mvn.w	r2, #1
 80047e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fe f9ba 	bl	8002b64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047fa:	2b80      	cmp	r3, #128	; 0x80
 80047fc:	d10e      	bne.n	800481c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004808:	2b80      	cmp	r3, #128	; 0x80
 800480a:	d107      	bne.n	800481c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 fab2 	bl	8004d80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004826:	2b40      	cmp	r3, #64	; 0x40
 8004828:	d10e      	bne.n	8004848 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004834:	2b40      	cmp	r3, #64	; 0x40
 8004836:	d107      	bne.n	8004848 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 f8ff 	bl	8004a46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	f003 0320 	and.w	r3, r3, #32
 8004852:	2b20      	cmp	r3, #32
 8004854:	d10e      	bne.n	8004874 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f003 0320 	and.w	r3, r3, #32
 8004860:	2b20      	cmp	r3, #32
 8004862:	d107      	bne.n	8004874 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f06f 0220 	mvn.w	r2, #32
 800486c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 fa7c 	bl	8004d6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004874:	bf00      	nop
 8004876:	3708      	adds	r7, #8
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004886:	2300      	movs	r3, #0
 8004888:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <HAL_TIM_ConfigClockSource+0x1c>
 8004894:	2302      	movs	r3, #2
 8004896:	e0b4      	b.n	8004a02 <HAL_TIM_ConfigClockSource+0x186>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2202      	movs	r2, #2
 80048a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048d0:	d03e      	beq.n	8004950 <HAL_TIM_ConfigClockSource+0xd4>
 80048d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048d6:	f200 8087 	bhi.w	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 80048da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048de:	f000 8086 	beq.w	80049ee <HAL_TIM_ConfigClockSource+0x172>
 80048e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048e6:	d87f      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 80048e8:	2b70      	cmp	r3, #112	; 0x70
 80048ea:	d01a      	beq.n	8004922 <HAL_TIM_ConfigClockSource+0xa6>
 80048ec:	2b70      	cmp	r3, #112	; 0x70
 80048ee:	d87b      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 80048f0:	2b60      	cmp	r3, #96	; 0x60
 80048f2:	d050      	beq.n	8004996 <HAL_TIM_ConfigClockSource+0x11a>
 80048f4:	2b60      	cmp	r3, #96	; 0x60
 80048f6:	d877      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 80048f8:	2b50      	cmp	r3, #80	; 0x50
 80048fa:	d03c      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0xfa>
 80048fc:	2b50      	cmp	r3, #80	; 0x50
 80048fe:	d873      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004900:	2b40      	cmp	r3, #64	; 0x40
 8004902:	d058      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x13a>
 8004904:	2b40      	cmp	r3, #64	; 0x40
 8004906:	d86f      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004908:	2b30      	cmp	r3, #48	; 0x30
 800490a:	d064      	beq.n	80049d6 <HAL_TIM_ConfigClockSource+0x15a>
 800490c:	2b30      	cmp	r3, #48	; 0x30
 800490e:	d86b      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004910:	2b20      	cmp	r3, #32
 8004912:	d060      	beq.n	80049d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004914:	2b20      	cmp	r3, #32
 8004916:	d867      	bhi.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004918:	2b00      	cmp	r3, #0
 800491a:	d05c      	beq.n	80049d6 <HAL_TIM_ConfigClockSource+0x15a>
 800491c:	2b10      	cmp	r3, #16
 800491e:	d05a      	beq.n	80049d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004920:	e062      	b.n	80049e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6818      	ldr	r0, [r3, #0]
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	6899      	ldr	r1, [r3, #8]
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685a      	ldr	r2, [r3, #4]
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	f000 f98d 	bl	8004c50 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004944:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	609a      	str	r2, [r3, #8]
      break;
 800494e:	e04f      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6818      	ldr	r0, [r3, #0]
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	6899      	ldr	r1, [r3, #8]
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	f000 f976 	bl	8004c50 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689a      	ldr	r2, [r3, #8]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004972:	609a      	str	r2, [r3, #8]
      break;
 8004974:	e03c      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6818      	ldr	r0, [r3, #0]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	6859      	ldr	r1, [r3, #4]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	461a      	mov	r2, r3
 8004984:	f000 f8ea 	bl	8004b5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2150      	movs	r1, #80	; 0x50
 800498e:	4618      	mov	r0, r3
 8004990:	f000 f943 	bl	8004c1a <TIM_ITRx_SetConfig>
      break;
 8004994:	e02c      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6818      	ldr	r0, [r3, #0]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	6859      	ldr	r1, [r3, #4]
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	461a      	mov	r2, r3
 80049a4:	f000 f909 	bl	8004bba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2160      	movs	r1, #96	; 0x60
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 f933 	bl	8004c1a <TIM_ITRx_SetConfig>
      break;
 80049b4:	e01c      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6818      	ldr	r0, [r3, #0]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	6859      	ldr	r1, [r3, #4]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	461a      	mov	r2, r3
 80049c4:	f000 f8ca 	bl	8004b5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2140      	movs	r1, #64	; 0x40
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 f923 	bl	8004c1a <TIM_ITRx_SetConfig>
      break;
 80049d4:	e00c      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4619      	mov	r1, r3
 80049e0:	4610      	mov	r0, r2
 80049e2:	f000 f91a 	bl	8004c1a <TIM_ITRx_SetConfig>
      break;
 80049e6:	e003      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	73fb      	strb	r3, [r7, #15]
      break;
 80049ec:	e000      	b.n	80049f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b083      	sub	sp, #12
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
	...

08004a5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a34      	ldr	r2, [pc, #208]	; (8004b40 <TIM_Base_SetConfig+0xe4>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d00f      	beq.n	8004a94 <TIM_Base_SetConfig+0x38>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a7a:	d00b      	beq.n	8004a94 <TIM_Base_SetConfig+0x38>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a31      	ldr	r2, [pc, #196]	; (8004b44 <TIM_Base_SetConfig+0xe8>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d007      	beq.n	8004a94 <TIM_Base_SetConfig+0x38>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a30      	ldr	r2, [pc, #192]	; (8004b48 <TIM_Base_SetConfig+0xec>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d003      	beq.n	8004a94 <TIM_Base_SetConfig+0x38>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a2f      	ldr	r2, [pc, #188]	; (8004b4c <TIM_Base_SetConfig+0xf0>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d108      	bne.n	8004aa6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a25      	ldr	r2, [pc, #148]	; (8004b40 <TIM_Base_SetConfig+0xe4>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d01b      	beq.n	8004ae6 <TIM_Base_SetConfig+0x8a>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab4:	d017      	beq.n	8004ae6 <TIM_Base_SetConfig+0x8a>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a22      	ldr	r2, [pc, #136]	; (8004b44 <TIM_Base_SetConfig+0xe8>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d013      	beq.n	8004ae6 <TIM_Base_SetConfig+0x8a>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a21      	ldr	r2, [pc, #132]	; (8004b48 <TIM_Base_SetConfig+0xec>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d00f      	beq.n	8004ae6 <TIM_Base_SetConfig+0x8a>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a20      	ldr	r2, [pc, #128]	; (8004b4c <TIM_Base_SetConfig+0xf0>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d00b      	beq.n	8004ae6 <TIM_Base_SetConfig+0x8a>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a1f      	ldr	r2, [pc, #124]	; (8004b50 <TIM_Base_SetConfig+0xf4>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d007      	beq.n	8004ae6 <TIM_Base_SetConfig+0x8a>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a1e      	ldr	r2, [pc, #120]	; (8004b54 <TIM_Base_SetConfig+0xf8>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d003      	beq.n	8004ae6 <TIM_Base_SetConfig+0x8a>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a1d      	ldr	r2, [pc, #116]	; (8004b58 <TIM_Base_SetConfig+0xfc>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d108      	bne.n	8004af8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	689a      	ldr	r2, [r3, #8]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a08      	ldr	r2, [pc, #32]	; (8004b40 <TIM_Base_SetConfig+0xe4>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d103      	bne.n	8004b2c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	691a      	ldr	r2, [r3, #16]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	615a      	str	r2, [r3, #20]
}
 8004b32:	bf00      	nop
 8004b34:	3714      	adds	r7, #20
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	40010000 	.word	0x40010000
 8004b44:	40000400 	.word	0x40000400
 8004b48:	40000800 	.word	0x40000800
 8004b4c:	40000c00 	.word	0x40000c00
 8004b50:	40014000 	.word	0x40014000
 8004b54:	40014400 	.word	0x40014400
 8004b58:	40014800 	.word	0x40014800

08004b5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b087      	sub	sp, #28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	f023 0201 	bic.w	r2, r3, #1
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f023 030a 	bic.w	r3, r3, #10
 8004b98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	621a      	str	r2, [r3, #32]
}
 8004bae:	bf00      	nop
 8004bb0:	371c      	adds	r7, #28
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr

08004bba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b087      	sub	sp, #28
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	60f8      	str	r0, [r7, #12]
 8004bc2:	60b9      	str	r1, [r7, #8]
 8004bc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	f023 0210 	bic.w	r2, r3, #16
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004be4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	031b      	lsls	r3, r3, #12
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004bf6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	621a      	str	r2, [r3, #32]
}
 8004c0e:	bf00      	nop
 8004c10:	371c      	adds	r7, #28
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b085      	sub	sp, #20
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
 8004c22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	f043 0307 	orr.w	r3, r3, #7
 8004c3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	609a      	str	r2, [r3, #8]
}
 8004c44:	bf00      	nop
 8004c46:	3714      	adds	r7, #20
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b087      	sub	sp, #28
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
 8004c5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	021a      	lsls	r2, r3, #8
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	431a      	orrs	r2, r3
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	609a      	str	r2, [r3, #8]
}
 8004c84:	bf00      	nop
 8004c86:	371c      	adds	r7, #28
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr

08004c90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d101      	bne.n	8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	e050      	b.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a1c      	ldr	r2, [pc, #112]	; (8004d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d018      	beq.n	8004d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cf4:	d013      	beq.n	8004d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a18      	ldr	r2, [pc, #96]	; (8004d5c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d00e      	beq.n	8004d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a16      	ldr	r2, [pc, #88]	; (8004d60 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d009      	beq.n	8004d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a15      	ldr	r2, [pc, #84]	; (8004d64 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d004      	beq.n	8004d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a13      	ldr	r2, [pc, #76]	; (8004d68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d10c      	bne.n	8004d38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	68ba      	ldr	r2, [r7, #8]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3714      	adds	r7, #20
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	40010000 	.word	0x40010000
 8004d5c:	40000400 	.word	0x40000400
 8004d60:	40000800 	.word	0x40000800
 8004d64:	40000c00 	.word	0x40000c00
 8004d68:	40014000 	.word	0x40014000

08004d6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d88:	bf00      	nop
 8004d8a:	370c      	adds	r7, #12
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <__errno>:
 8004d94:	4b01      	ldr	r3, [pc, #4]	; (8004d9c <__errno+0x8>)
 8004d96:	6818      	ldr	r0, [r3, #0]
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	20000014 	.word	0x20000014

08004da0 <__libc_init_array>:
 8004da0:	b570      	push	{r4, r5, r6, lr}
 8004da2:	4d0d      	ldr	r5, [pc, #52]	; (8004dd8 <__libc_init_array+0x38>)
 8004da4:	4c0d      	ldr	r4, [pc, #52]	; (8004ddc <__libc_init_array+0x3c>)
 8004da6:	1b64      	subs	r4, r4, r5
 8004da8:	10a4      	asrs	r4, r4, #2
 8004daa:	2600      	movs	r6, #0
 8004dac:	42a6      	cmp	r6, r4
 8004dae:	d109      	bne.n	8004dc4 <__libc_init_array+0x24>
 8004db0:	4d0b      	ldr	r5, [pc, #44]	; (8004de0 <__libc_init_array+0x40>)
 8004db2:	4c0c      	ldr	r4, [pc, #48]	; (8004de4 <__libc_init_array+0x44>)
 8004db4:	f001 f98c 	bl	80060d0 <_init>
 8004db8:	1b64      	subs	r4, r4, r5
 8004dba:	10a4      	asrs	r4, r4, #2
 8004dbc:	2600      	movs	r6, #0
 8004dbe:	42a6      	cmp	r6, r4
 8004dc0:	d105      	bne.n	8004dce <__libc_init_array+0x2e>
 8004dc2:	bd70      	pop	{r4, r5, r6, pc}
 8004dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dc8:	4798      	blx	r3
 8004dca:	3601      	adds	r6, #1
 8004dcc:	e7ee      	b.n	8004dac <__libc_init_array+0xc>
 8004dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dd2:	4798      	blx	r3
 8004dd4:	3601      	adds	r6, #1
 8004dd6:	e7f2      	b.n	8004dbe <__libc_init_array+0x1e>
 8004dd8:	08006c00 	.word	0x08006c00
 8004ddc:	08006c00 	.word	0x08006c00
 8004de0:	08006c00 	.word	0x08006c00
 8004de4:	08006c04 	.word	0x08006c04

08004de8 <malloc>:
 8004de8:	4b02      	ldr	r3, [pc, #8]	; (8004df4 <malloc+0xc>)
 8004dea:	4601      	mov	r1, r0
 8004dec:	6818      	ldr	r0, [r3, #0]
 8004dee:	f000 b877 	b.w	8004ee0 <_malloc_r>
 8004df2:	bf00      	nop
 8004df4:	20000014 	.word	0x20000014

08004df8 <memset>:
 8004df8:	4402      	add	r2, r0
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d100      	bne.n	8004e02 <memset+0xa>
 8004e00:	4770      	bx	lr
 8004e02:	f803 1b01 	strb.w	r1, [r3], #1
 8004e06:	e7f9      	b.n	8004dfc <memset+0x4>

08004e08 <_free_r>:
 8004e08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e0a:	2900      	cmp	r1, #0
 8004e0c:	d044      	beq.n	8004e98 <_free_r+0x90>
 8004e0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e12:	9001      	str	r0, [sp, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f1a1 0404 	sub.w	r4, r1, #4
 8004e1a:	bfb8      	it	lt
 8004e1c:	18e4      	addlt	r4, r4, r3
 8004e1e:	f000 f97f 	bl	8005120 <__malloc_lock>
 8004e22:	4a1e      	ldr	r2, [pc, #120]	; (8004e9c <_free_r+0x94>)
 8004e24:	9801      	ldr	r0, [sp, #4]
 8004e26:	6813      	ldr	r3, [r2, #0]
 8004e28:	b933      	cbnz	r3, 8004e38 <_free_r+0x30>
 8004e2a:	6063      	str	r3, [r4, #4]
 8004e2c:	6014      	str	r4, [r2, #0]
 8004e2e:	b003      	add	sp, #12
 8004e30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e34:	f000 b97a 	b.w	800512c <__malloc_unlock>
 8004e38:	42a3      	cmp	r3, r4
 8004e3a:	d908      	bls.n	8004e4e <_free_r+0x46>
 8004e3c:	6825      	ldr	r5, [r4, #0]
 8004e3e:	1961      	adds	r1, r4, r5
 8004e40:	428b      	cmp	r3, r1
 8004e42:	bf01      	itttt	eq
 8004e44:	6819      	ldreq	r1, [r3, #0]
 8004e46:	685b      	ldreq	r3, [r3, #4]
 8004e48:	1949      	addeq	r1, r1, r5
 8004e4a:	6021      	streq	r1, [r4, #0]
 8004e4c:	e7ed      	b.n	8004e2a <_free_r+0x22>
 8004e4e:	461a      	mov	r2, r3
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	b10b      	cbz	r3, 8004e58 <_free_r+0x50>
 8004e54:	42a3      	cmp	r3, r4
 8004e56:	d9fa      	bls.n	8004e4e <_free_r+0x46>
 8004e58:	6811      	ldr	r1, [r2, #0]
 8004e5a:	1855      	adds	r5, r2, r1
 8004e5c:	42a5      	cmp	r5, r4
 8004e5e:	d10b      	bne.n	8004e78 <_free_r+0x70>
 8004e60:	6824      	ldr	r4, [r4, #0]
 8004e62:	4421      	add	r1, r4
 8004e64:	1854      	adds	r4, r2, r1
 8004e66:	42a3      	cmp	r3, r4
 8004e68:	6011      	str	r1, [r2, #0]
 8004e6a:	d1e0      	bne.n	8004e2e <_free_r+0x26>
 8004e6c:	681c      	ldr	r4, [r3, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	6053      	str	r3, [r2, #4]
 8004e72:	4421      	add	r1, r4
 8004e74:	6011      	str	r1, [r2, #0]
 8004e76:	e7da      	b.n	8004e2e <_free_r+0x26>
 8004e78:	d902      	bls.n	8004e80 <_free_r+0x78>
 8004e7a:	230c      	movs	r3, #12
 8004e7c:	6003      	str	r3, [r0, #0]
 8004e7e:	e7d6      	b.n	8004e2e <_free_r+0x26>
 8004e80:	6825      	ldr	r5, [r4, #0]
 8004e82:	1961      	adds	r1, r4, r5
 8004e84:	428b      	cmp	r3, r1
 8004e86:	bf04      	itt	eq
 8004e88:	6819      	ldreq	r1, [r3, #0]
 8004e8a:	685b      	ldreq	r3, [r3, #4]
 8004e8c:	6063      	str	r3, [r4, #4]
 8004e8e:	bf04      	itt	eq
 8004e90:	1949      	addeq	r1, r1, r5
 8004e92:	6021      	streq	r1, [r4, #0]
 8004e94:	6054      	str	r4, [r2, #4]
 8004e96:	e7ca      	b.n	8004e2e <_free_r+0x26>
 8004e98:	b003      	add	sp, #12
 8004e9a:	bd30      	pop	{r4, r5, pc}
 8004e9c:	200001d4 	.word	0x200001d4

08004ea0 <sbrk_aligned>:
 8004ea0:	b570      	push	{r4, r5, r6, lr}
 8004ea2:	4e0e      	ldr	r6, [pc, #56]	; (8004edc <sbrk_aligned+0x3c>)
 8004ea4:	460c      	mov	r4, r1
 8004ea6:	6831      	ldr	r1, [r6, #0]
 8004ea8:	4605      	mov	r5, r0
 8004eaa:	b911      	cbnz	r1, 8004eb2 <sbrk_aligned+0x12>
 8004eac:	f000 f8f8 	bl	80050a0 <_sbrk_r>
 8004eb0:	6030      	str	r0, [r6, #0]
 8004eb2:	4621      	mov	r1, r4
 8004eb4:	4628      	mov	r0, r5
 8004eb6:	f000 f8f3 	bl	80050a0 <_sbrk_r>
 8004eba:	1c43      	adds	r3, r0, #1
 8004ebc:	d00a      	beq.n	8004ed4 <sbrk_aligned+0x34>
 8004ebe:	1cc4      	adds	r4, r0, #3
 8004ec0:	f024 0403 	bic.w	r4, r4, #3
 8004ec4:	42a0      	cmp	r0, r4
 8004ec6:	d007      	beq.n	8004ed8 <sbrk_aligned+0x38>
 8004ec8:	1a21      	subs	r1, r4, r0
 8004eca:	4628      	mov	r0, r5
 8004ecc:	f000 f8e8 	bl	80050a0 <_sbrk_r>
 8004ed0:	3001      	adds	r0, #1
 8004ed2:	d101      	bne.n	8004ed8 <sbrk_aligned+0x38>
 8004ed4:	f04f 34ff 	mov.w	r4, #4294967295
 8004ed8:	4620      	mov	r0, r4
 8004eda:	bd70      	pop	{r4, r5, r6, pc}
 8004edc:	200001d8 	.word	0x200001d8

08004ee0 <_malloc_r>:
 8004ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ee4:	1ccd      	adds	r5, r1, #3
 8004ee6:	f025 0503 	bic.w	r5, r5, #3
 8004eea:	3508      	adds	r5, #8
 8004eec:	2d0c      	cmp	r5, #12
 8004eee:	bf38      	it	cc
 8004ef0:	250c      	movcc	r5, #12
 8004ef2:	2d00      	cmp	r5, #0
 8004ef4:	4607      	mov	r7, r0
 8004ef6:	db01      	blt.n	8004efc <_malloc_r+0x1c>
 8004ef8:	42a9      	cmp	r1, r5
 8004efa:	d905      	bls.n	8004f08 <_malloc_r+0x28>
 8004efc:	230c      	movs	r3, #12
 8004efe:	603b      	str	r3, [r7, #0]
 8004f00:	2600      	movs	r6, #0
 8004f02:	4630      	mov	r0, r6
 8004f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f08:	4e2e      	ldr	r6, [pc, #184]	; (8004fc4 <_malloc_r+0xe4>)
 8004f0a:	f000 f909 	bl	8005120 <__malloc_lock>
 8004f0e:	6833      	ldr	r3, [r6, #0]
 8004f10:	461c      	mov	r4, r3
 8004f12:	bb34      	cbnz	r4, 8004f62 <_malloc_r+0x82>
 8004f14:	4629      	mov	r1, r5
 8004f16:	4638      	mov	r0, r7
 8004f18:	f7ff ffc2 	bl	8004ea0 <sbrk_aligned>
 8004f1c:	1c43      	adds	r3, r0, #1
 8004f1e:	4604      	mov	r4, r0
 8004f20:	d14d      	bne.n	8004fbe <_malloc_r+0xde>
 8004f22:	6834      	ldr	r4, [r6, #0]
 8004f24:	4626      	mov	r6, r4
 8004f26:	2e00      	cmp	r6, #0
 8004f28:	d140      	bne.n	8004fac <_malloc_r+0xcc>
 8004f2a:	6823      	ldr	r3, [r4, #0]
 8004f2c:	4631      	mov	r1, r6
 8004f2e:	4638      	mov	r0, r7
 8004f30:	eb04 0803 	add.w	r8, r4, r3
 8004f34:	f000 f8b4 	bl	80050a0 <_sbrk_r>
 8004f38:	4580      	cmp	r8, r0
 8004f3a:	d13a      	bne.n	8004fb2 <_malloc_r+0xd2>
 8004f3c:	6821      	ldr	r1, [r4, #0]
 8004f3e:	3503      	adds	r5, #3
 8004f40:	1a6d      	subs	r5, r5, r1
 8004f42:	f025 0503 	bic.w	r5, r5, #3
 8004f46:	3508      	adds	r5, #8
 8004f48:	2d0c      	cmp	r5, #12
 8004f4a:	bf38      	it	cc
 8004f4c:	250c      	movcc	r5, #12
 8004f4e:	4629      	mov	r1, r5
 8004f50:	4638      	mov	r0, r7
 8004f52:	f7ff ffa5 	bl	8004ea0 <sbrk_aligned>
 8004f56:	3001      	adds	r0, #1
 8004f58:	d02b      	beq.n	8004fb2 <_malloc_r+0xd2>
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	442b      	add	r3, r5
 8004f5e:	6023      	str	r3, [r4, #0]
 8004f60:	e00e      	b.n	8004f80 <_malloc_r+0xa0>
 8004f62:	6822      	ldr	r2, [r4, #0]
 8004f64:	1b52      	subs	r2, r2, r5
 8004f66:	d41e      	bmi.n	8004fa6 <_malloc_r+0xc6>
 8004f68:	2a0b      	cmp	r2, #11
 8004f6a:	d916      	bls.n	8004f9a <_malloc_r+0xba>
 8004f6c:	1961      	adds	r1, r4, r5
 8004f6e:	42a3      	cmp	r3, r4
 8004f70:	6025      	str	r5, [r4, #0]
 8004f72:	bf18      	it	ne
 8004f74:	6059      	strne	r1, [r3, #4]
 8004f76:	6863      	ldr	r3, [r4, #4]
 8004f78:	bf08      	it	eq
 8004f7a:	6031      	streq	r1, [r6, #0]
 8004f7c:	5162      	str	r2, [r4, r5]
 8004f7e:	604b      	str	r3, [r1, #4]
 8004f80:	4638      	mov	r0, r7
 8004f82:	f104 060b 	add.w	r6, r4, #11
 8004f86:	f000 f8d1 	bl	800512c <__malloc_unlock>
 8004f8a:	f026 0607 	bic.w	r6, r6, #7
 8004f8e:	1d23      	adds	r3, r4, #4
 8004f90:	1af2      	subs	r2, r6, r3
 8004f92:	d0b6      	beq.n	8004f02 <_malloc_r+0x22>
 8004f94:	1b9b      	subs	r3, r3, r6
 8004f96:	50a3      	str	r3, [r4, r2]
 8004f98:	e7b3      	b.n	8004f02 <_malloc_r+0x22>
 8004f9a:	6862      	ldr	r2, [r4, #4]
 8004f9c:	42a3      	cmp	r3, r4
 8004f9e:	bf0c      	ite	eq
 8004fa0:	6032      	streq	r2, [r6, #0]
 8004fa2:	605a      	strne	r2, [r3, #4]
 8004fa4:	e7ec      	b.n	8004f80 <_malloc_r+0xa0>
 8004fa6:	4623      	mov	r3, r4
 8004fa8:	6864      	ldr	r4, [r4, #4]
 8004faa:	e7b2      	b.n	8004f12 <_malloc_r+0x32>
 8004fac:	4634      	mov	r4, r6
 8004fae:	6876      	ldr	r6, [r6, #4]
 8004fb0:	e7b9      	b.n	8004f26 <_malloc_r+0x46>
 8004fb2:	230c      	movs	r3, #12
 8004fb4:	603b      	str	r3, [r7, #0]
 8004fb6:	4638      	mov	r0, r7
 8004fb8:	f000 f8b8 	bl	800512c <__malloc_unlock>
 8004fbc:	e7a1      	b.n	8004f02 <_malloc_r+0x22>
 8004fbe:	6025      	str	r5, [r4, #0]
 8004fc0:	e7de      	b.n	8004f80 <_malloc_r+0xa0>
 8004fc2:	bf00      	nop
 8004fc4:	200001d4 	.word	0x200001d4

08004fc8 <srand>:
 8004fc8:	b538      	push	{r3, r4, r5, lr}
 8004fca:	4b10      	ldr	r3, [pc, #64]	; (800500c <srand+0x44>)
 8004fcc:	681d      	ldr	r5, [r3, #0]
 8004fce:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004fd0:	4604      	mov	r4, r0
 8004fd2:	b9b3      	cbnz	r3, 8005002 <srand+0x3a>
 8004fd4:	2018      	movs	r0, #24
 8004fd6:	f7ff ff07 	bl	8004de8 <malloc>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	63a8      	str	r0, [r5, #56]	; 0x38
 8004fde:	b920      	cbnz	r0, 8004fea <srand+0x22>
 8004fe0:	4b0b      	ldr	r3, [pc, #44]	; (8005010 <srand+0x48>)
 8004fe2:	480c      	ldr	r0, [pc, #48]	; (8005014 <srand+0x4c>)
 8004fe4:	2142      	movs	r1, #66	; 0x42
 8004fe6:	f000 f86b 	bl	80050c0 <__assert_func>
 8004fea:	490b      	ldr	r1, [pc, #44]	; (8005018 <srand+0x50>)
 8004fec:	4b0b      	ldr	r3, [pc, #44]	; (800501c <srand+0x54>)
 8004fee:	e9c0 1300 	strd	r1, r3, [r0]
 8004ff2:	4b0b      	ldr	r3, [pc, #44]	; (8005020 <srand+0x58>)
 8004ff4:	6083      	str	r3, [r0, #8]
 8004ff6:	230b      	movs	r3, #11
 8004ff8:	8183      	strh	r3, [r0, #12]
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	2001      	movs	r0, #1
 8004ffe:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005002:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005004:	2200      	movs	r2, #0
 8005006:	611c      	str	r4, [r3, #16]
 8005008:	615a      	str	r2, [r3, #20]
 800500a:	bd38      	pop	{r3, r4, r5, pc}
 800500c:	20000014 	.word	0x20000014
 8005010:	08006ab4 	.word	0x08006ab4
 8005014:	08006acb 	.word	0x08006acb
 8005018:	abcd330e 	.word	0xabcd330e
 800501c:	e66d1234 	.word	0xe66d1234
 8005020:	0005deec 	.word	0x0005deec

08005024 <rand>:
 8005024:	4b16      	ldr	r3, [pc, #88]	; (8005080 <rand+0x5c>)
 8005026:	b510      	push	{r4, lr}
 8005028:	681c      	ldr	r4, [r3, #0]
 800502a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800502c:	b9b3      	cbnz	r3, 800505c <rand+0x38>
 800502e:	2018      	movs	r0, #24
 8005030:	f7ff feda 	bl	8004de8 <malloc>
 8005034:	63a0      	str	r0, [r4, #56]	; 0x38
 8005036:	b928      	cbnz	r0, 8005044 <rand+0x20>
 8005038:	4602      	mov	r2, r0
 800503a:	4b12      	ldr	r3, [pc, #72]	; (8005084 <rand+0x60>)
 800503c:	4812      	ldr	r0, [pc, #72]	; (8005088 <rand+0x64>)
 800503e:	214e      	movs	r1, #78	; 0x4e
 8005040:	f000 f83e 	bl	80050c0 <__assert_func>
 8005044:	4a11      	ldr	r2, [pc, #68]	; (800508c <rand+0x68>)
 8005046:	4b12      	ldr	r3, [pc, #72]	; (8005090 <rand+0x6c>)
 8005048:	e9c0 2300 	strd	r2, r3, [r0]
 800504c:	4b11      	ldr	r3, [pc, #68]	; (8005094 <rand+0x70>)
 800504e:	6083      	str	r3, [r0, #8]
 8005050:	230b      	movs	r3, #11
 8005052:	8183      	strh	r3, [r0, #12]
 8005054:	2201      	movs	r2, #1
 8005056:	2300      	movs	r3, #0
 8005058:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800505c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800505e:	4a0e      	ldr	r2, [pc, #56]	; (8005098 <rand+0x74>)
 8005060:	6920      	ldr	r0, [r4, #16]
 8005062:	6963      	ldr	r3, [r4, #20]
 8005064:	490d      	ldr	r1, [pc, #52]	; (800509c <rand+0x78>)
 8005066:	4342      	muls	r2, r0
 8005068:	fb01 2203 	mla	r2, r1, r3, r2
 800506c:	fba0 0101 	umull	r0, r1, r0, r1
 8005070:	1c43      	adds	r3, r0, #1
 8005072:	eb42 0001 	adc.w	r0, r2, r1
 8005076:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800507a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800507e:	bd10      	pop	{r4, pc}
 8005080:	20000014 	.word	0x20000014
 8005084:	08006ab4 	.word	0x08006ab4
 8005088:	08006acb 	.word	0x08006acb
 800508c:	abcd330e 	.word	0xabcd330e
 8005090:	e66d1234 	.word	0xe66d1234
 8005094:	0005deec 	.word	0x0005deec
 8005098:	5851f42d 	.word	0x5851f42d
 800509c:	4c957f2d 	.word	0x4c957f2d

080050a0 <_sbrk_r>:
 80050a0:	b538      	push	{r3, r4, r5, lr}
 80050a2:	4d06      	ldr	r5, [pc, #24]	; (80050bc <_sbrk_r+0x1c>)
 80050a4:	2300      	movs	r3, #0
 80050a6:	4604      	mov	r4, r0
 80050a8:	4608      	mov	r0, r1
 80050aa:	602b      	str	r3, [r5, #0]
 80050ac:	f7fd ff4e 	bl	8002f4c <_sbrk>
 80050b0:	1c43      	adds	r3, r0, #1
 80050b2:	d102      	bne.n	80050ba <_sbrk_r+0x1a>
 80050b4:	682b      	ldr	r3, [r5, #0]
 80050b6:	b103      	cbz	r3, 80050ba <_sbrk_r+0x1a>
 80050b8:	6023      	str	r3, [r4, #0]
 80050ba:	bd38      	pop	{r3, r4, r5, pc}
 80050bc:	200001dc 	.word	0x200001dc

080050c0 <__assert_func>:
 80050c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80050c2:	4614      	mov	r4, r2
 80050c4:	461a      	mov	r2, r3
 80050c6:	4b09      	ldr	r3, [pc, #36]	; (80050ec <__assert_func+0x2c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4605      	mov	r5, r0
 80050cc:	68d8      	ldr	r0, [r3, #12]
 80050ce:	b14c      	cbz	r4, 80050e4 <__assert_func+0x24>
 80050d0:	4b07      	ldr	r3, [pc, #28]	; (80050f0 <__assert_func+0x30>)
 80050d2:	9100      	str	r1, [sp, #0]
 80050d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80050d8:	4906      	ldr	r1, [pc, #24]	; (80050f4 <__assert_func+0x34>)
 80050da:	462b      	mov	r3, r5
 80050dc:	f000 f80e 	bl	80050fc <fiprintf>
 80050e0:	f000 fbd8 	bl	8005894 <abort>
 80050e4:	4b04      	ldr	r3, [pc, #16]	; (80050f8 <__assert_func+0x38>)
 80050e6:	461c      	mov	r4, r3
 80050e8:	e7f3      	b.n	80050d2 <__assert_func+0x12>
 80050ea:	bf00      	nop
 80050ec:	20000014 	.word	0x20000014
 80050f0:	08006b26 	.word	0x08006b26
 80050f4:	08006b33 	.word	0x08006b33
 80050f8:	08006b61 	.word	0x08006b61

080050fc <fiprintf>:
 80050fc:	b40e      	push	{r1, r2, r3}
 80050fe:	b503      	push	{r0, r1, lr}
 8005100:	4601      	mov	r1, r0
 8005102:	ab03      	add	r3, sp, #12
 8005104:	4805      	ldr	r0, [pc, #20]	; (800511c <fiprintf+0x20>)
 8005106:	f853 2b04 	ldr.w	r2, [r3], #4
 800510a:	6800      	ldr	r0, [r0, #0]
 800510c:	9301      	str	r3, [sp, #4]
 800510e:	f000 f83d 	bl	800518c <_vfiprintf_r>
 8005112:	b002      	add	sp, #8
 8005114:	f85d eb04 	ldr.w	lr, [sp], #4
 8005118:	b003      	add	sp, #12
 800511a:	4770      	bx	lr
 800511c:	20000014 	.word	0x20000014

08005120 <__malloc_lock>:
 8005120:	4801      	ldr	r0, [pc, #4]	; (8005128 <__malloc_lock+0x8>)
 8005122:	f000 bd77 	b.w	8005c14 <__retarget_lock_acquire_recursive>
 8005126:	bf00      	nop
 8005128:	200001e0 	.word	0x200001e0

0800512c <__malloc_unlock>:
 800512c:	4801      	ldr	r0, [pc, #4]	; (8005134 <__malloc_unlock+0x8>)
 800512e:	f000 bd72 	b.w	8005c16 <__retarget_lock_release_recursive>
 8005132:	bf00      	nop
 8005134:	200001e0 	.word	0x200001e0

08005138 <__sfputc_r>:
 8005138:	6893      	ldr	r3, [r2, #8]
 800513a:	3b01      	subs	r3, #1
 800513c:	2b00      	cmp	r3, #0
 800513e:	b410      	push	{r4}
 8005140:	6093      	str	r3, [r2, #8]
 8005142:	da08      	bge.n	8005156 <__sfputc_r+0x1e>
 8005144:	6994      	ldr	r4, [r2, #24]
 8005146:	42a3      	cmp	r3, r4
 8005148:	db01      	blt.n	800514e <__sfputc_r+0x16>
 800514a:	290a      	cmp	r1, #10
 800514c:	d103      	bne.n	8005156 <__sfputc_r+0x1e>
 800514e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005152:	f000 badf 	b.w	8005714 <__swbuf_r>
 8005156:	6813      	ldr	r3, [r2, #0]
 8005158:	1c58      	adds	r0, r3, #1
 800515a:	6010      	str	r0, [r2, #0]
 800515c:	7019      	strb	r1, [r3, #0]
 800515e:	4608      	mov	r0, r1
 8005160:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005164:	4770      	bx	lr

08005166 <__sfputs_r>:
 8005166:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005168:	4606      	mov	r6, r0
 800516a:	460f      	mov	r7, r1
 800516c:	4614      	mov	r4, r2
 800516e:	18d5      	adds	r5, r2, r3
 8005170:	42ac      	cmp	r4, r5
 8005172:	d101      	bne.n	8005178 <__sfputs_r+0x12>
 8005174:	2000      	movs	r0, #0
 8005176:	e007      	b.n	8005188 <__sfputs_r+0x22>
 8005178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800517c:	463a      	mov	r2, r7
 800517e:	4630      	mov	r0, r6
 8005180:	f7ff ffda 	bl	8005138 <__sfputc_r>
 8005184:	1c43      	adds	r3, r0, #1
 8005186:	d1f3      	bne.n	8005170 <__sfputs_r+0xa>
 8005188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800518c <_vfiprintf_r>:
 800518c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005190:	460d      	mov	r5, r1
 8005192:	b09d      	sub	sp, #116	; 0x74
 8005194:	4614      	mov	r4, r2
 8005196:	4698      	mov	r8, r3
 8005198:	4606      	mov	r6, r0
 800519a:	b118      	cbz	r0, 80051a4 <_vfiprintf_r+0x18>
 800519c:	6983      	ldr	r3, [r0, #24]
 800519e:	b90b      	cbnz	r3, 80051a4 <_vfiprintf_r+0x18>
 80051a0:	f000 fc9a 	bl	8005ad8 <__sinit>
 80051a4:	4b89      	ldr	r3, [pc, #548]	; (80053cc <_vfiprintf_r+0x240>)
 80051a6:	429d      	cmp	r5, r3
 80051a8:	d11b      	bne.n	80051e2 <_vfiprintf_r+0x56>
 80051aa:	6875      	ldr	r5, [r6, #4]
 80051ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051ae:	07d9      	lsls	r1, r3, #31
 80051b0:	d405      	bmi.n	80051be <_vfiprintf_r+0x32>
 80051b2:	89ab      	ldrh	r3, [r5, #12]
 80051b4:	059a      	lsls	r2, r3, #22
 80051b6:	d402      	bmi.n	80051be <_vfiprintf_r+0x32>
 80051b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051ba:	f000 fd2b 	bl	8005c14 <__retarget_lock_acquire_recursive>
 80051be:	89ab      	ldrh	r3, [r5, #12]
 80051c0:	071b      	lsls	r3, r3, #28
 80051c2:	d501      	bpl.n	80051c8 <_vfiprintf_r+0x3c>
 80051c4:	692b      	ldr	r3, [r5, #16]
 80051c6:	b9eb      	cbnz	r3, 8005204 <_vfiprintf_r+0x78>
 80051c8:	4629      	mov	r1, r5
 80051ca:	4630      	mov	r0, r6
 80051cc:	f000 faf4 	bl	80057b8 <__swsetup_r>
 80051d0:	b1c0      	cbz	r0, 8005204 <_vfiprintf_r+0x78>
 80051d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051d4:	07dc      	lsls	r4, r3, #31
 80051d6:	d50e      	bpl.n	80051f6 <_vfiprintf_r+0x6a>
 80051d8:	f04f 30ff 	mov.w	r0, #4294967295
 80051dc:	b01d      	add	sp, #116	; 0x74
 80051de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051e2:	4b7b      	ldr	r3, [pc, #492]	; (80053d0 <_vfiprintf_r+0x244>)
 80051e4:	429d      	cmp	r5, r3
 80051e6:	d101      	bne.n	80051ec <_vfiprintf_r+0x60>
 80051e8:	68b5      	ldr	r5, [r6, #8]
 80051ea:	e7df      	b.n	80051ac <_vfiprintf_r+0x20>
 80051ec:	4b79      	ldr	r3, [pc, #484]	; (80053d4 <_vfiprintf_r+0x248>)
 80051ee:	429d      	cmp	r5, r3
 80051f0:	bf08      	it	eq
 80051f2:	68f5      	ldreq	r5, [r6, #12]
 80051f4:	e7da      	b.n	80051ac <_vfiprintf_r+0x20>
 80051f6:	89ab      	ldrh	r3, [r5, #12]
 80051f8:	0598      	lsls	r0, r3, #22
 80051fa:	d4ed      	bmi.n	80051d8 <_vfiprintf_r+0x4c>
 80051fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051fe:	f000 fd0a 	bl	8005c16 <__retarget_lock_release_recursive>
 8005202:	e7e9      	b.n	80051d8 <_vfiprintf_r+0x4c>
 8005204:	2300      	movs	r3, #0
 8005206:	9309      	str	r3, [sp, #36]	; 0x24
 8005208:	2320      	movs	r3, #32
 800520a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800520e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005212:	2330      	movs	r3, #48	; 0x30
 8005214:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80053d8 <_vfiprintf_r+0x24c>
 8005218:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800521c:	f04f 0901 	mov.w	r9, #1
 8005220:	4623      	mov	r3, r4
 8005222:	469a      	mov	sl, r3
 8005224:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005228:	b10a      	cbz	r2, 800522e <_vfiprintf_r+0xa2>
 800522a:	2a25      	cmp	r2, #37	; 0x25
 800522c:	d1f9      	bne.n	8005222 <_vfiprintf_r+0x96>
 800522e:	ebba 0b04 	subs.w	fp, sl, r4
 8005232:	d00b      	beq.n	800524c <_vfiprintf_r+0xc0>
 8005234:	465b      	mov	r3, fp
 8005236:	4622      	mov	r2, r4
 8005238:	4629      	mov	r1, r5
 800523a:	4630      	mov	r0, r6
 800523c:	f7ff ff93 	bl	8005166 <__sfputs_r>
 8005240:	3001      	adds	r0, #1
 8005242:	f000 80aa 	beq.w	800539a <_vfiprintf_r+0x20e>
 8005246:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005248:	445a      	add	r2, fp
 800524a:	9209      	str	r2, [sp, #36]	; 0x24
 800524c:	f89a 3000 	ldrb.w	r3, [sl]
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 80a2 	beq.w	800539a <_vfiprintf_r+0x20e>
 8005256:	2300      	movs	r3, #0
 8005258:	f04f 32ff 	mov.w	r2, #4294967295
 800525c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005260:	f10a 0a01 	add.w	sl, sl, #1
 8005264:	9304      	str	r3, [sp, #16]
 8005266:	9307      	str	r3, [sp, #28]
 8005268:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800526c:	931a      	str	r3, [sp, #104]	; 0x68
 800526e:	4654      	mov	r4, sl
 8005270:	2205      	movs	r2, #5
 8005272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005276:	4858      	ldr	r0, [pc, #352]	; (80053d8 <_vfiprintf_r+0x24c>)
 8005278:	f7fa ffba 	bl	80001f0 <memchr>
 800527c:	9a04      	ldr	r2, [sp, #16]
 800527e:	b9d8      	cbnz	r0, 80052b8 <_vfiprintf_r+0x12c>
 8005280:	06d1      	lsls	r1, r2, #27
 8005282:	bf44      	itt	mi
 8005284:	2320      	movmi	r3, #32
 8005286:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800528a:	0713      	lsls	r3, r2, #28
 800528c:	bf44      	itt	mi
 800528e:	232b      	movmi	r3, #43	; 0x2b
 8005290:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005294:	f89a 3000 	ldrb.w	r3, [sl]
 8005298:	2b2a      	cmp	r3, #42	; 0x2a
 800529a:	d015      	beq.n	80052c8 <_vfiprintf_r+0x13c>
 800529c:	9a07      	ldr	r2, [sp, #28]
 800529e:	4654      	mov	r4, sl
 80052a0:	2000      	movs	r0, #0
 80052a2:	f04f 0c0a 	mov.w	ip, #10
 80052a6:	4621      	mov	r1, r4
 80052a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052ac:	3b30      	subs	r3, #48	; 0x30
 80052ae:	2b09      	cmp	r3, #9
 80052b0:	d94e      	bls.n	8005350 <_vfiprintf_r+0x1c4>
 80052b2:	b1b0      	cbz	r0, 80052e2 <_vfiprintf_r+0x156>
 80052b4:	9207      	str	r2, [sp, #28]
 80052b6:	e014      	b.n	80052e2 <_vfiprintf_r+0x156>
 80052b8:	eba0 0308 	sub.w	r3, r0, r8
 80052bc:	fa09 f303 	lsl.w	r3, r9, r3
 80052c0:	4313      	orrs	r3, r2
 80052c2:	9304      	str	r3, [sp, #16]
 80052c4:	46a2      	mov	sl, r4
 80052c6:	e7d2      	b.n	800526e <_vfiprintf_r+0xe2>
 80052c8:	9b03      	ldr	r3, [sp, #12]
 80052ca:	1d19      	adds	r1, r3, #4
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	9103      	str	r1, [sp, #12]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	bfbb      	ittet	lt
 80052d4:	425b      	neglt	r3, r3
 80052d6:	f042 0202 	orrlt.w	r2, r2, #2
 80052da:	9307      	strge	r3, [sp, #28]
 80052dc:	9307      	strlt	r3, [sp, #28]
 80052de:	bfb8      	it	lt
 80052e0:	9204      	strlt	r2, [sp, #16]
 80052e2:	7823      	ldrb	r3, [r4, #0]
 80052e4:	2b2e      	cmp	r3, #46	; 0x2e
 80052e6:	d10c      	bne.n	8005302 <_vfiprintf_r+0x176>
 80052e8:	7863      	ldrb	r3, [r4, #1]
 80052ea:	2b2a      	cmp	r3, #42	; 0x2a
 80052ec:	d135      	bne.n	800535a <_vfiprintf_r+0x1ce>
 80052ee:	9b03      	ldr	r3, [sp, #12]
 80052f0:	1d1a      	adds	r2, r3, #4
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	9203      	str	r2, [sp, #12]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	bfb8      	it	lt
 80052fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80052fe:	3402      	adds	r4, #2
 8005300:	9305      	str	r3, [sp, #20]
 8005302:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80053e8 <_vfiprintf_r+0x25c>
 8005306:	7821      	ldrb	r1, [r4, #0]
 8005308:	2203      	movs	r2, #3
 800530a:	4650      	mov	r0, sl
 800530c:	f7fa ff70 	bl	80001f0 <memchr>
 8005310:	b140      	cbz	r0, 8005324 <_vfiprintf_r+0x198>
 8005312:	2340      	movs	r3, #64	; 0x40
 8005314:	eba0 000a 	sub.w	r0, r0, sl
 8005318:	fa03 f000 	lsl.w	r0, r3, r0
 800531c:	9b04      	ldr	r3, [sp, #16]
 800531e:	4303      	orrs	r3, r0
 8005320:	3401      	adds	r4, #1
 8005322:	9304      	str	r3, [sp, #16]
 8005324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005328:	482c      	ldr	r0, [pc, #176]	; (80053dc <_vfiprintf_r+0x250>)
 800532a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800532e:	2206      	movs	r2, #6
 8005330:	f7fa ff5e 	bl	80001f0 <memchr>
 8005334:	2800      	cmp	r0, #0
 8005336:	d03f      	beq.n	80053b8 <_vfiprintf_r+0x22c>
 8005338:	4b29      	ldr	r3, [pc, #164]	; (80053e0 <_vfiprintf_r+0x254>)
 800533a:	bb1b      	cbnz	r3, 8005384 <_vfiprintf_r+0x1f8>
 800533c:	9b03      	ldr	r3, [sp, #12]
 800533e:	3307      	adds	r3, #7
 8005340:	f023 0307 	bic.w	r3, r3, #7
 8005344:	3308      	adds	r3, #8
 8005346:	9303      	str	r3, [sp, #12]
 8005348:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800534a:	443b      	add	r3, r7
 800534c:	9309      	str	r3, [sp, #36]	; 0x24
 800534e:	e767      	b.n	8005220 <_vfiprintf_r+0x94>
 8005350:	fb0c 3202 	mla	r2, ip, r2, r3
 8005354:	460c      	mov	r4, r1
 8005356:	2001      	movs	r0, #1
 8005358:	e7a5      	b.n	80052a6 <_vfiprintf_r+0x11a>
 800535a:	2300      	movs	r3, #0
 800535c:	3401      	adds	r4, #1
 800535e:	9305      	str	r3, [sp, #20]
 8005360:	4619      	mov	r1, r3
 8005362:	f04f 0c0a 	mov.w	ip, #10
 8005366:	4620      	mov	r0, r4
 8005368:	f810 2b01 	ldrb.w	r2, [r0], #1
 800536c:	3a30      	subs	r2, #48	; 0x30
 800536e:	2a09      	cmp	r2, #9
 8005370:	d903      	bls.n	800537a <_vfiprintf_r+0x1ee>
 8005372:	2b00      	cmp	r3, #0
 8005374:	d0c5      	beq.n	8005302 <_vfiprintf_r+0x176>
 8005376:	9105      	str	r1, [sp, #20]
 8005378:	e7c3      	b.n	8005302 <_vfiprintf_r+0x176>
 800537a:	fb0c 2101 	mla	r1, ip, r1, r2
 800537e:	4604      	mov	r4, r0
 8005380:	2301      	movs	r3, #1
 8005382:	e7f0      	b.n	8005366 <_vfiprintf_r+0x1da>
 8005384:	ab03      	add	r3, sp, #12
 8005386:	9300      	str	r3, [sp, #0]
 8005388:	462a      	mov	r2, r5
 800538a:	4b16      	ldr	r3, [pc, #88]	; (80053e4 <_vfiprintf_r+0x258>)
 800538c:	a904      	add	r1, sp, #16
 800538e:	4630      	mov	r0, r6
 8005390:	f3af 8000 	nop.w
 8005394:	4607      	mov	r7, r0
 8005396:	1c78      	adds	r0, r7, #1
 8005398:	d1d6      	bne.n	8005348 <_vfiprintf_r+0x1bc>
 800539a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800539c:	07d9      	lsls	r1, r3, #31
 800539e:	d405      	bmi.n	80053ac <_vfiprintf_r+0x220>
 80053a0:	89ab      	ldrh	r3, [r5, #12]
 80053a2:	059a      	lsls	r2, r3, #22
 80053a4:	d402      	bmi.n	80053ac <_vfiprintf_r+0x220>
 80053a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053a8:	f000 fc35 	bl	8005c16 <__retarget_lock_release_recursive>
 80053ac:	89ab      	ldrh	r3, [r5, #12]
 80053ae:	065b      	lsls	r3, r3, #25
 80053b0:	f53f af12 	bmi.w	80051d8 <_vfiprintf_r+0x4c>
 80053b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053b6:	e711      	b.n	80051dc <_vfiprintf_r+0x50>
 80053b8:	ab03      	add	r3, sp, #12
 80053ba:	9300      	str	r3, [sp, #0]
 80053bc:	462a      	mov	r2, r5
 80053be:	4b09      	ldr	r3, [pc, #36]	; (80053e4 <_vfiprintf_r+0x258>)
 80053c0:	a904      	add	r1, sp, #16
 80053c2:	4630      	mov	r0, r6
 80053c4:	f000 f880 	bl	80054c8 <_printf_i>
 80053c8:	e7e4      	b.n	8005394 <_vfiprintf_r+0x208>
 80053ca:	bf00      	nop
 80053cc:	08006bb8 	.word	0x08006bb8
 80053d0:	08006bd8 	.word	0x08006bd8
 80053d4:	08006b98 	.word	0x08006b98
 80053d8:	08006b62 	.word	0x08006b62
 80053dc:	08006b6c 	.word	0x08006b6c
 80053e0:	00000000 	.word	0x00000000
 80053e4:	08005167 	.word	0x08005167
 80053e8:	08006b68 	.word	0x08006b68

080053ec <_printf_common>:
 80053ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053f0:	4616      	mov	r6, r2
 80053f2:	4699      	mov	r9, r3
 80053f4:	688a      	ldr	r2, [r1, #8]
 80053f6:	690b      	ldr	r3, [r1, #16]
 80053f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053fc:	4293      	cmp	r3, r2
 80053fe:	bfb8      	it	lt
 8005400:	4613      	movlt	r3, r2
 8005402:	6033      	str	r3, [r6, #0]
 8005404:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005408:	4607      	mov	r7, r0
 800540a:	460c      	mov	r4, r1
 800540c:	b10a      	cbz	r2, 8005412 <_printf_common+0x26>
 800540e:	3301      	adds	r3, #1
 8005410:	6033      	str	r3, [r6, #0]
 8005412:	6823      	ldr	r3, [r4, #0]
 8005414:	0699      	lsls	r1, r3, #26
 8005416:	bf42      	ittt	mi
 8005418:	6833      	ldrmi	r3, [r6, #0]
 800541a:	3302      	addmi	r3, #2
 800541c:	6033      	strmi	r3, [r6, #0]
 800541e:	6825      	ldr	r5, [r4, #0]
 8005420:	f015 0506 	ands.w	r5, r5, #6
 8005424:	d106      	bne.n	8005434 <_printf_common+0x48>
 8005426:	f104 0a19 	add.w	sl, r4, #25
 800542a:	68e3      	ldr	r3, [r4, #12]
 800542c:	6832      	ldr	r2, [r6, #0]
 800542e:	1a9b      	subs	r3, r3, r2
 8005430:	42ab      	cmp	r3, r5
 8005432:	dc26      	bgt.n	8005482 <_printf_common+0x96>
 8005434:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005438:	1e13      	subs	r3, r2, #0
 800543a:	6822      	ldr	r2, [r4, #0]
 800543c:	bf18      	it	ne
 800543e:	2301      	movne	r3, #1
 8005440:	0692      	lsls	r2, r2, #26
 8005442:	d42b      	bmi.n	800549c <_printf_common+0xb0>
 8005444:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005448:	4649      	mov	r1, r9
 800544a:	4638      	mov	r0, r7
 800544c:	47c0      	blx	r8
 800544e:	3001      	adds	r0, #1
 8005450:	d01e      	beq.n	8005490 <_printf_common+0xa4>
 8005452:	6823      	ldr	r3, [r4, #0]
 8005454:	68e5      	ldr	r5, [r4, #12]
 8005456:	6832      	ldr	r2, [r6, #0]
 8005458:	f003 0306 	and.w	r3, r3, #6
 800545c:	2b04      	cmp	r3, #4
 800545e:	bf08      	it	eq
 8005460:	1aad      	subeq	r5, r5, r2
 8005462:	68a3      	ldr	r3, [r4, #8]
 8005464:	6922      	ldr	r2, [r4, #16]
 8005466:	bf0c      	ite	eq
 8005468:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800546c:	2500      	movne	r5, #0
 800546e:	4293      	cmp	r3, r2
 8005470:	bfc4      	itt	gt
 8005472:	1a9b      	subgt	r3, r3, r2
 8005474:	18ed      	addgt	r5, r5, r3
 8005476:	2600      	movs	r6, #0
 8005478:	341a      	adds	r4, #26
 800547a:	42b5      	cmp	r5, r6
 800547c:	d11a      	bne.n	80054b4 <_printf_common+0xc8>
 800547e:	2000      	movs	r0, #0
 8005480:	e008      	b.n	8005494 <_printf_common+0xa8>
 8005482:	2301      	movs	r3, #1
 8005484:	4652      	mov	r2, sl
 8005486:	4649      	mov	r1, r9
 8005488:	4638      	mov	r0, r7
 800548a:	47c0      	blx	r8
 800548c:	3001      	adds	r0, #1
 800548e:	d103      	bne.n	8005498 <_printf_common+0xac>
 8005490:	f04f 30ff 	mov.w	r0, #4294967295
 8005494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005498:	3501      	adds	r5, #1
 800549a:	e7c6      	b.n	800542a <_printf_common+0x3e>
 800549c:	18e1      	adds	r1, r4, r3
 800549e:	1c5a      	adds	r2, r3, #1
 80054a0:	2030      	movs	r0, #48	; 0x30
 80054a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054a6:	4422      	add	r2, r4
 80054a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054b0:	3302      	adds	r3, #2
 80054b2:	e7c7      	b.n	8005444 <_printf_common+0x58>
 80054b4:	2301      	movs	r3, #1
 80054b6:	4622      	mov	r2, r4
 80054b8:	4649      	mov	r1, r9
 80054ba:	4638      	mov	r0, r7
 80054bc:	47c0      	blx	r8
 80054be:	3001      	adds	r0, #1
 80054c0:	d0e6      	beq.n	8005490 <_printf_common+0xa4>
 80054c2:	3601      	adds	r6, #1
 80054c4:	e7d9      	b.n	800547a <_printf_common+0x8e>
	...

080054c8 <_printf_i>:
 80054c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054cc:	7e0f      	ldrb	r7, [r1, #24]
 80054ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054d0:	2f78      	cmp	r7, #120	; 0x78
 80054d2:	4691      	mov	r9, r2
 80054d4:	4680      	mov	r8, r0
 80054d6:	460c      	mov	r4, r1
 80054d8:	469a      	mov	sl, r3
 80054da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80054de:	d807      	bhi.n	80054f0 <_printf_i+0x28>
 80054e0:	2f62      	cmp	r7, #98	; 0x62
 80054e2:	d80a      	bhi.n	80054fa <_printf_i+0x32>
 80054e4:	2f00      	cmp	r7, #0
 80054e6:	f000 80d8 	beq.w	800569a <_printf_i+0x1d2>
 80054ea:	2f58      	cmp	r7, #88	; 0x58
 80054ec:	f000 80a3 	beq.w	8005636 <_printf_i+0x16e>
 80054f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80054f8:	e03a      	b.n	8005570 <_printf_i+0xa8>
 80054fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80054fe:	2b15      	cmp	r3, #21
 8005500:	d8f6      	bhi.n	80054f0 <_printf_i+0x28>
 8005502:	a101      	add	r1, pc, #4	; (adr r1, 8005508 <_printf_i+0x40>)
 8005504:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005508:	08005561 	.word	0x08005561
 800550c:	08005575 	.word	0x08005575
 8005510:	080054f1 	.word	0x080054f1
 8005514:	080054f1 	.word	0x080054f1
 8005518:	080054f1 	.word	0x080054f1
 800551c:	080054f1 	.word	0x080054f1
 8005520:	08005575 	.word	0x08005575
 8005524:	080054f1 	.word	0x080054f1
 8005528:	080054f1 	.word	0x080054f1
 800552c:	080054f1 	.word	0x080054f1
 8005530:	080054f1 	.word	0x080054f1
 8005534:	08005681 	.word	0x08005681
 8005538:	080055a5 	.word	0x080055a5
 800553c:	08005663 	.word	0x08005663
 8005540:	080054f1 	.word	0x080054f1
 8005544:	080054f1 	.word	0x080054f1
 8005548:	080056a3 	.word	0x080056a3
 800554c:	080054f1 	.word	0x080054f1
 8005550:	080055a5 	.word	0x080055a5
 8005554:	080054f1 	.word	0x080054f1
 8005558:	080054f1 	.word	0x080054f1
 800555c:	0800566b 	.word	0x0800566b
 8005560:	682b      	ldr	r3, [r5, #0]
 8005562:	1d1a      	adds	r2, r3, #4
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	602a      	str	r2, [r5, #0]
 8005568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800556c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005570:	2301      	movs	r3, #1
 8005572:	e0a3      	b.n	80056bc <_printf_i+0x1f4>
 8005574:	6820      	ldr	r0, [r4, #0]
 8005576:	6829      	ldr	r1, [r5, #0]
 8005578:	0606      	lsls	r6, r0, #24
 800557a:	f101 0304 	add.w	r3, r1, #4
 800557e:	d50a      	bpl.n	8005596 <_printf_i+0xce>
 8005580:	680e      	ldr	r6, [r1, #0]
 8005582:	602b      	str	r3, [r5, #0]
 8005584:	2e00      	cmp	r6, #0
 8005586:	da03      	bge.n	8005590 <_printf_i+0xc8>
 8005588:	232d      	movs	r3, #45	; 0x2d
 800558a:	4276      	negs	r6, r6
 800558c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005590:	485e      	ldr	r0, [pc, #376]	; (800570c <_printf_i+0x244>)
 8005592:	230a      	movs	r3, #10
 8005594:	e019      	b.n	80055ca <_printf_i+0x102>
 8005596:	680e      	ldr	r6, [r1, #0]
 8005598:	602b      	str	r3, [r5, #0]
 800559a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800559e:	bf18      	it	ne
 80055a0:	b236      	sxthne	r6, r6
 80055a2:	e7ef      	b.n	8005584 <_printf_i+0xbc>
 80055a4:	682b      	ldr	r3, [r5, #0]
 80055a6:	6820      	ldr	r0, [r4, #0]
 80055a8:	1d19      	adds	r1, r3, #4
 80055aa:	6029      	str	r1, [r5, #0]
 80055ac:	0601      	lsls	r1, r0, #24
 80055ae:	d501      	bpl.n	80055b4 <_printf_i+0xec>
 80055b0:	681e      	ldr	r6, [r3, #0]
 80055b2:	e002      	b.n	80055ba <_printf_i+0xf2>
 80055b4:	0646      	lsls	r6, r0, #25
 80055b6:	d5fb      	bpl.n	80055b0 <_printf_i+0xe8>
 80055b8:	881e      	ldrh	r6, [r3, #0]
 80055ba:	4854      	ldr	r0, [pc, #336]	; (800570c <_printf_i+0x244>)
 80055bc:	2f6f      	cmp	r7, #111	; 0x6f
 80055be:	bf0c      	ite	eq
 80055c0:	2308      	moveq	r3, #8
 80055c2:	230a      	movne	r3, #10
 80055c4:	2100      	movs	r1, #0
 80055c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055ca:	6865      	ldr	r5, [r4, #4]
 80055cc:	60a5      	str	r5, [r4, #8]
 80055ce:	2d00      	cmp	r5, #0
 80055d0:	bfa2      	ittt	ge
 80055d2:	6821      	ldrge	r1, [r4, #0]
 80055d4:	f021 0104 	bicge.w	r1, r1, #4
 80055d8:	6021      	strge	r1, [r4, #0]
 80055da:	b90e      	cbnz	r6, 80055e0 <_printf_i+0x118>
 80055dc:	2d00      	cmp	r5, #0
 80055de:	d04d      	beq.n	800567c <_printf_i+0x1b4>
 80055e0:	4615      	mov	r5, r2
 80055e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80055e6:	fb03 6711 	mls	r7, r3, r1, r6
 80055ea:	5dc7      	ldrb	r7, [r0, r7]
 80055ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80055f0:	4637      	mov	r7, r6
 80055f2:	42bb      	cmp	r3, r7
 80055f4:	460e      	mov	r6, r1
 80055f6:	d9f4      	bls.n	80055e2 <_printf_i+0x11a>
 80055f8:	2b08      	cmp	r3, #8
 80055fa:	d10b      	bne.n	8005614 <_printf_i+0x14c>
 80055fc:	6823      	ldr	r3, [r4, #0]
 80055fe:	07de      	lsls	r6, r3, #31
 8005600:	d508      	bpl.n	8005614 <_printf_i+0x14c>
 8005602:	6923      	ldr	r3, [r4, #16]
 8005604:	6861      	ldr	r1, [r4, #4]
 8005606:	4299      	cmp	r1, r3
 8005608:	bfde      	ittt	le
 800560a:	2330      	movle	r3, #48	; 0x30
 800560c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005610:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005614:	1b52      	subs	r2, r2, r5
 8005616:	6122      	str	r2, [r4, #16]
 8005618:	f8cd a000 	str.w	sl, [sp]
 800561c:	464b      	mov	r3, r9
 800561e:	aa03      	add	r2, sp, #12
 8005620:	4621      	mov	r1, r4
 8005622:	4640      	mov	r0, r8
 8005624:	f7ff fee2 	bl	80053ec <_printf_common>
 8005628:	3001      	adds	r0, #1
 800562a:	d14c      	bne.n	80056c6 <_printf_i+0x1fe>
 800562c:	f04f 30ff 	mov.w	r0, #4294967295
 8005630:	b004      	add	sp, #16
 8005632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005636:	4835      	ldr	r0, [pc, #212]	; (800570c <_printf_i+0x244>)
 8005638:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800563c:	6829      	ldr	r1, [r5, #0]
 800563e:	6823      	ldr	r3, [r4, #0]
 8005640:	f851 6b04 	ldr.w	r6, [r1], #4
 8005644:	6029      	str	r1, [r5, #0]
 8005646:	061d      	lsls	r5, r3, #24
 8005648:	d514      	bpl.n	8005674 <_printf_i+0x1ac>
 800564a:	07df      	lsls	r7, r3, #31
 800564c:	bf44      	itt	mi
 800564e:	f043 0320 	orrmi.w	r3, r3, #32
 8005652:	6023      	strmi	r3, [r4, #0]
 8005654:	b91e      	cbnz	r6, 800565e <_printf_i+0x196>
 8005656:	6823      	ldr	r3, [r4, #0]
 8005658:	f023 0320 	bic.w	r3, r3, #32
 800565c:	6023      	str	r3, [r4, #0]
 800565e:	2310      	movs	r3, #16
 8005660:	e7b0      	b.n	80055c4 <_printf_i+0xfc>
 8005662:	6823      	ldr	r3, [r4, #0]
 8005664:	f043 0320 	orr.w	r3, r3, #32
 8005668:	6023      	str	r3, [r4, #0]
 800566a:	2378      	movs	r3, #120	; 0x78
 800566c:	4828      	ldr	r0, [pc, #160]	; (8005710 <_printf_i+0x248>)
 800566e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005672:	e7e3      	b.n	800563c <_printf_i+0x174>
 8005674:	0659      	lsls	r1, r3, #25
 8005676:	bf48      	it	mi
 8005678:	b2b6      	uxthmi	r6, r6
 800567a:	e7e6      	b.n	800564a <_printf_i+0x182>
 800567c:	4615      	mov	r5, r2
 800567e:	e7bb      	b.n	80055f8 <_printf_i+0x130>
 8005680:	682b      	ldr	r3, [r5, #0]
 8005682:	6826      	ldr	r6, [r4, #0]
 8005684:	6961      	ldr	r1, [r4, #20]
 8005686:	1d18      	adds	r0, r3, #4
 8005688:	6028      	str	r0, [r5, #0]
 800568a:	0635      	lsls	r5, r6, #24
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	d501      	bpl.n	8005694 <_printf_i+0x1cc>
 8005690:	6019      	str	r1, [r3, #0]
 8005692:	e002      	b.n	800569a <_printf_i+0x1d2>
 8005694:	0670      	lsls	r0, r6, #25
 8005696:	d5fb      	bpl.n	8005690 <_printf_i+0x1c8>
 8005698:	8019      	strh	r1, [r3, #0]
 800569a:	2300      	movs	r3, #0
 800569c:	6123      	str	r3, [r4, #16]
 800569e:	4615      	mov	r5, r2
 80056a0:	e7ba      	b.n	8005618 <_printf_i+0x150>
 80056a2:	682b      	ldr	r3, [r5, #0]
 80056a4:	1d1a      	adds	r2, r3, #4
 80056a6:	602a      	str	r2, [r5, #0]
 80056a8:	681d      	ldr	r5, [r3, #0]
 80056aa:	6862      	ldr	r2, [r4, #4]
 80056ac:	2100      	movs	r1, #0
 80056ae:	4628      	mov	r0, r5
 80056b0:	f7fa fd9e 	bl	80001f0 <memchr>
 80056b4:	b108      	cbz	r0, 80056ba <_printf_i+0x1f2>
 80056b6:	1b40      	subs	r0, r0, r5
 80056b8:	6060      	str	r0, [r4, #4]
 80056ba:	6863      	ldr	r3, [r4, #4]
 80056bc:	6123      	str	r3, [r4, #16]
 80056be:	2300      	movs	r3, #0
 80056c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056c4:	e7a8      	b.n	8005618 <_printf_i+0x150>
 80056c6:	6923      	ldr	r3, [r4, #16]
 80056c8:	462a      	mov	r2, r5
 80056ca:	4649      	mov	r1, r9
 80056cc:	4640      	mov	r0, r8
 80056ce:	47d0      	blx	sl
 80056d0:	3001      	adds	r0, #1
 80056d2:	d0ab      	beq.n	800562c <_printf_i+0x164>
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	079b      	lsls	r3, r3, #30
 80056d8:	d413      	bmi.n	8005702 <_printf_i+0x23a>
 80056da:	68e0      	ldr	r0, [r4, #12]
 80056dc:	9b03      	ldr	r3, [sp, #12]
 80056de:	4298      	cmp	r0, r3
 80056e0:	bfb8      	it	lt
 80056e2:	4618      	movlt	r0, r3
 80056e4:	e7a4      	b.n	8005630 <_printf_i+0x168>
 80056e6:	2301      	movs	r3, #1
 80056e8:	4632      	mov	r2, r6
 80056ea:	4649      	mov	r1, r9
 80056ec:	4640      	mov	r0, r8
 80056ee:	47d0      	blx	sl
 80056f0:	3001      	adds	r0, #1
 80056f2:	d09b      	beq.n	800562c <_printf_i+0x164>
 80056f4:	3501      	adds	r5, #1
 80056f6:	68e3      	ldr	r3, [r4, #12]
 80056f8:	9903      	ldr	r1, [sp, #12]
 80056fa:	1a5b      	subs	r3, r3, r1
 80056fc:	42ab      	cmp	r3, r5
 80056fe:	dcf2      	bgt.n	80056e6 <_printf_i+0x21e>
 8005700:	e7eb      	b.n	80056da <_printf_i+0x212>
 8005702:	2500      	movs	r5, #0
 8005704:	f104 0619 	add.w	r6, r4, #25
 8005708:	e7f5      	b.n	80056f6 <_printf_i+0x22e>
 800570a:	bf00      	nop
 800570c:	08006b73 	.word	0x08006b73
 8005710:	08006b84 	.word	0x08006b84

08005714 <__swbuf_r>:
 8005714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005716:	460e      	mov	r6, r1
 8005718:	4614      	mov	r4, r2
 800571a:	4605      	mov	r5, r0
 800571c:	b118      	cbz	r0, 8005726 <__swbuf_r+0x12>
 800571e:	6983      	ldr	r3, [r0, #24]
 8005720:	b90b      	cbnz	r3, 8005726 <__swbuf_r+0x12>
 8005722:	f000 f9d9 	bl	8005ad8 <__sinit>
 8005726:	4b21      	ldr	r3, [pc, #132]	; (80057ac <__swbuf_r+0x98>)
 8005728:	429c      	cmp	r4, r3
 800572a:	d12b      	bne.n	8005784 <__swbuf_r+0x70>
 800572c:	686c      	ldr	r4, [r5, #4]
 800572e:	69a3      	ldr	r3, [r4, #24]
 8005730:	60a3      	str	r3, [r4, #8]
 8005732:	89a3      	ldrh	r3, [r4, #12]
 8005734:	071a      	lsls	r2, r3, #28
 8005736:	d52f      	bpl.n	8005798 <__swbuf_r+0x84>
 8005738:	6923      	ldr	r3, [r4, #16]
 800573a:	b36b      	cbz	r3, 8005798 <__swbuf_r+0x84>
 800573c:	6923      	ldr	r3, [r4, #16]
 800573e:	6820      	ldr	r0, [r4, #0]
 8005740:	1ac0      	subs	r0, r0, r3
 8005742:	6963      	ldr	r3, [r4, #20]
 8005744:	b2f6      	uxtb	r6, r6
 8005746:	4283      	cmp	r3, r0
 8005748:	4637      	mov	r7, r6
 800574a:	dc04      	bgt.n	8005756 <__swbuf_r+0x42>
 800574c:	4621      	mov	r1, r4
 800574e:	4628      	mov	r0, r5
 8005750:	f000 f92e 	bl	80059b0 <_fflush_r>
 8005754:	bb30      	cbnz	r0, 80057a4 <__swbuf_r+0x90>
 8005756:	68a3      	ldr	r3, [r4, #8]
 8005758:	3b01      	subs	r3, #1
 800575a:	60a3      	str	r3, [r4, #8]
 800575c:	6823      	ldr	r3, [r4, #0]
 800575e:	1c5a      	adds	r2, r3, #1
 8005760:	6022      	str	r2, [r4, #0]
 8005762:	701e      	strb	r6, [r3, #0]
 8005764:	6963      	ldr	r3, [r4, #20]
 8005766:	3001      	adds	r0, #1
 8005768:	4283      	cmp	r3, r0
 800576a:	d004      	beq.n	8005776 <__swbuf_r+0x62>
 800576c:	89a3      	ldrh	r3, [r4, #12]
 800576e:	07db      	lsls	r3, r3, #31
 8005770:	d506      	bpl.n	8005780 <__swbuf_r+0x6c>
 8005772:	2e0a      	cmp	r6, #10
 8005774:	d104      	bne.n	8005780 <__swbuf_r+0x6c>
 8005776:	4621      	mov	r1, r4
 8005778:	4628      	mov	r0, r5
 800577a:	f000 f919 	bl	80059b0 <_fflush_r>
 800577e:	b988      	cbnz	r0, 80057a4 <__swbuf_r+0x90>
 8005780:	4638      	mov	r0, r7
 8005782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005784:	4b0a      	ldr	r3, [pc, #40]	; (80057b0 <__swbuf_r+0x9c>)
 8005786:	429c      	cmp	r4, r3
 8005788:	d101      	bne.n	800578e <__swbuf_r+0x7a>
 800578a:	68ac      	ldr	r4, [r5, #8]
 800578c:	e7cf      	b.n	800572e <__swbuf_r+0x1a>
 800578e:	4b09      	ldr	r3, [pc, #36]	; (80057b4 <__swbuf_r+0xa0>)
 8005790:	429c      	cmp	r4, r3
 8005792:	bf08      	it	eq
 8005794:	68ec      	ldreq	r4, [r5, #12]
 8005796:	e7ca      	b.n	800572e <__swbuf_r+0x1a>
 8005798:	4621      	mov	r1, r4
 800579a:	4628      	mov	r0, r5
 800579c:	f000 f80c 	bl	80057b8 <__swsetup_r>
 80057a0:	2800      	cmp	r0, #0
 80057a2:	d0cb      	beq.n	800573c <__swbuf_r+0x28>
 80057a4:	f04f 37ff 	mov.w	r7, #4294967295
 80057a8:	e7ea      	b.n	8005780 <__swbuf_r+0x6c>
 80057aa:	bf00      	nop
 80057ac:	08006bb8 	.word	0x08006bb8
 80057b0:	08006bd8 	.word	0x08006bd8
 80057b4:	08006b98 	.word	0x08006b98

080057b8 <__swsetup_r>:
 80057b8:	4b32      	ldr	r3, [pc, #200]	; (8005884 <__swsetup_r+0xcc>)
 80057ba:	b570      	push	{r4, r5, r6, lr}
 80057bc:	681d      	ldr	r5, [r3, #0]
 80057be:	4606      	mov	r6, r0
 80057c0:	460c      	mov	r4, r1
 80057c2:	b125      	cbz	r5, 80057ce <__swsetup_r+0x16>
 80057c4:	69ab      	ldr	r3, [r5, #24]
 80057c6:	b913      	cbnz	r3, 80057ce <__swsetup_r+0x16>
 80057c8:	4628      	mov	r0, r5
 80057ca:	f000 f985 	bl	8005ad8 <__sinit>
 80057ce:	4b2e      	ldr	r3, [pc, #184]	; (8005888 <__swsetup_r+0xd0>)
 80057d0:	429c      	cmp	r4, r3
 80057d2:	d10f      	bne.n	80057f4 <__swsetup_r+0x3c>
 80057d4:	686c      	ldr	r4, [r5, #4]
 80057d6:	89a3      	ldrh	r3, [r4, #12]
 80057d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057dc:	0719      	lsls	r1, r3, #28
 80057de:	d42c      	bmi.n	800583a <__swsetup_r+0x82>
 80057e0:	06dd      	lsls	r5, r3, #27
 80057e2:	d411      	bmi.n	8005808 <__swsetup_r+0x50>
 80057e4:	2309      	movs	r3, #9
 80057e6:	6033      	str	r3, [r6, #0]
 80057e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80057ec:	81a3      	strh	r3, [r4, #12]
 80057ee:	f04f 30ff 	mov.w	r0, #4294967295
 80057f2:	e03e      	b.n	8005872 <__swsetup_r+0xba>
 80057f4:	4b25      	ldr	r3, [pc, #148]	; (800588c <__swsetup_r+0xd4>)
 80057f6:	429c      	cmp	r4, r3
 80057f8:	d101      	bne.n	80057fe <__swsetup_r+0x46>
 80057fa:	68ac      	ldr	r4, [r5, #8]
 80057fc:	e7eb      	b.n	80057d6 <__swsetup_r+0x1e>
 80057fe:	4b24      	ldr	r3, [pc, #144]	; (8005890 <__swsetup_r+0xd8>)
 8005800:	429c      	cmp	r4, r3
 8005802:	bf08      	it	eq
 8005804:	68ec      	ldreq	r4, [r5, #12]
 8005806:	e7e6      	b.n	80057d6 <__swsetup_r+0x1e>
 8005808:	0758      	lsls	r0, r3, #29
 800580a:	d512      	bpl.n	8005832 <__swsetup_r+0x7a>
 800580c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800580e:	b141      	cbz	r1, 8005822 <__swsetup_r+0x6a>
 8005810:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005814:	4299      	cmp	r1, r3
 8005816:	d002      	beq.n	800581e <__swsetup_r+0x66>
 8005818:	4630      	mov	r0, r6
 800581a:	f7ff faf5 	bl	8004e08 <_free_r>
 800581e:	2300      	movs	r3, #0
 8005820:	6363      	str	r3, [r4, #52]	; 0x34
 8005822:	89a3      	ldrh	r3, [r4, #12]
 8005824:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005828:	81a3      	strh	r3, [r4, #12]
 800582a:	2300      	movs	r3, #0
 800582c:	6063      	str	r3, [r4, #4]
 800582e:	6923      	ldr	r3, [r4, #16]
 8005830:	6023      	str	r3, [r4, #0]
 8005832:	89a3      	ldrh	r3, [r4, #12]
 8005834:	f043 0308 	orr.w	r3, r3, #8
 8005838:	81a3      	strh	r3, [r4, #12]
 800583a:	6923      	ldr	r3, [r4, #16]
 800583c:	b94b      	cbnz	r3, 8005852 <__swsetup_r+0x9a>
 800583e:	89a3      	ldrh	r3, [r4, #12]
 8005840:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005848:	d003      	beq.n	8005852 <__swsetup_r+0x9a>
 800584a:	4621      	mov	r1, r4
 800584c:	4630      	mov	r0, r6
 800584e:	f000 fa09 	bl	8005c64 <__smakebuf_r>
 8005852:	89a0      	ldrh	r0, [r4, #12]
 8005854:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005858:	f010 0301 	ands.w	r3, r0, #1
 800585c:	d00a      	beq.n	8005874 <__swsetup_r+0xbc>
 800585e:	2300      	movs	r3, #0
 8005860:	60a3      	str	r3, [r4, #8]
 8005862:	6963      	ldr	r3, [r4, #20]
 8005864:	425b      	negs	r3, r3
 8005866:	61a3      	str	r3, [r4, #24]
 8005868:	6923      	ldr	r3, [r4, #16]
 800586a:	b943      	cbnz	r3, 800587e <__swsetup_r+0xc6>
 800586c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005870:	d1ba      	bne.n	80057e8 <__swsetup_r+0x30>
 8005872:	bd70      	pop	{r4, r5, r6, pc}
 8005874:	0781      	lsls	r1, r0, #30
 8005876:	bf58      	it	pl
 8005878:	6963      	ldrpl	r3, [r4, #20]
 800587a:	60a3      	str	r3, [r4, #8]
 800587c:	e7f4      	b.n	8005868 <__swsetup_r+0xb0>
 800587e:	2000      	movs	r0, #0
 8005880:	e7f7      	b.n	8005872 <__swsetup_r+0xba>
 8005882:	bf00      	nop
 8005884:	20000014 	.word	0x20000014
 8005888:	08006bb8 	.word	0x08006bb8
 800588c:	08006bd8 	.word	0x08006bd8
 8005890:	08006b98 	.word	0x08006b98

08005894 <abort>:
 8005894:	b508      	push	{r3, lr}
 8005896:	2006      	movs	r0, #6
 8005898:	f000 fa4c 	bl	8005d34 <raise>
 800589c:	2001      	movs	r0, #1
 800589e:	f7fd fadd 	bl	8002e5c <_exit>
	...

080058a4 <__sflush_r>:
 80058a4:	898a      	ldrh	r2, [r1, #12]
 80058a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058aa:	4605      	mov	r5, r0
 80058ac:	0710      	lsls	r0, r2, #28
 80058ae:	460c      	mov	r4, r1
 80058b0:	d458      	bmi.n	8005964 <__sflush_r+0xc0>
 80058b2:	684b      	ldr	r3, [r1, #4]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	dc05      	bgt.n	80058c4 <__sflush_r+0x20>
 80058b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	dc02      	bgt.n	80058c4 <__sflush_r+0x20>
 80058be:	2000      	movs	r0, #0
 80058c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058c6:	2e00      	cmp	r6, #0
 80058c8:	d0f9      	beq.n	80058be <__sflush_r+0x1a>
 80058ca:	2300      	movs	r3, #0
 80058cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80058d0:	682f      	ldr	r7, [r5, #0]
 80058d2:	602b      	str	r3, [r5, #0]
 80058d4:	d032      	beq.n	800593c <__sflush_r+0x98>
 80058d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80058d8:	89a3      	ldrh	r3, [r4, #12]
 80058da:	075a      	lsls	r2, r3, #29
 80058dc:	d505      	bpl.n	80058ea <__sflush_r+0x46>
 80058de:	6863      	ldr	r3, [r4, #4]
 80058e0:	1ac0      	subs	r0, r0, r3
 80058e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80058e4:	b10b      	cbz	r3, 80058ea <__sflush_r+0x46>
 80058e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80058e8:	1ac0      	subs	r0, r0, r3
 80058ea:	2300      	movs	r3, #0
 80058ec:	4602      	mov	r2, r0
 80058ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058f0:	6a21      	ldr	r1, [r4, #32]
 80058f2:	4628      	mov	r0, r5
 80058f4:	47b0      	blx	r6
 80058f6:	1c43      	adds	r3, r0, #1
 80058f8:	89a3      	ldrh	r3, [r4, #12]
 80058fa:	d106      	bne.n	800590a <__sflush_r+0x66>
 80058fc:	6829      	ldr	r1, [r5, #0]
 80058fe:	291d      	cmp	r1, #29
 8005900:	d82c      	bhi.n	800595c <__sflush_r+0xb8>
 8005902:	4a2a      	ldr	r2, [pc, #168]	; (80059ac <__sflush_r+0x108>)
 8005904:	40ca      	lsrs	r2, r1
 8005906:	07d6      	lsls	r6, r2, #31
 8005908:	d528      	bpl.n	800595c <__sflush_r+0xb8>
 800590a:	2200      	movs	r2, #0
 800590c:	6062      	str	r2, [r4, #4]
 800590e:	04d9      	lsls	r1, r3, #19
 8005910:	6922      	ldr	r2, [r4, #16]
 8005912:	6022      	str	r2, [r4, #0]
 8005914:	d504      	bpl.n	8005920 <__sflush_r+0x7c>
 8005916:	1c42      	adds	r2, r0, #1
 8005918:	d101      	bne.n	800591e <__sflush_r+0x7a>
 800591a:	682b      	ldr	r3, [r5, #0]
 800591c:	b903      	cbnz	r3, 8005920 <__sflush_r+0x7c>
 800591e:	6560      	str	r0, [r4, #84]	; 0x54
 8005920:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005922:	602f      	str	r7, [r5, #0]
 8005924:	2900      	cmp	r1, #0
 8005926:	d0ca      	beq.n	80058be <__sflush_r+0x1a>
 8005928:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800592c:	4299      	cmp	r1, r3
 800592e:	d002      	beq.n	8005936 <__sflush_r+0x92>
 8005930:	4628      	mov	r0, r5
 8005932:	f7ff fa69 	bl	8004e08 <_free_r>
 8005936:	2000      	movs	r0, #0
 8005938:	6360      	str	r0, [r4, #52]	; 0x34
 800593a:	e7c1      	b.n	80058c0 <__sflush_r+0x1c>
 800593c:	6a21      	ldr	r1, [r4, #32]
 800593e:	2301      	movs	r3, #1
 8005940:	4628      	mov	r0, r5
 8005942:	47b0      	blx	r6
 8005944:	1c41      	adds	r1, r0, #1
 8005946:	d1c7      	bne.n	80058d8 <__sflush_r+0x34>
 8005948:	682b      	ldr	r3, [r5, #0]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0c4      	beq.n	80058d8 <__sflush_r+0x34>
 800594e:	2b1d      	cmp	r3, #29
 8005950:	d001      	beq.n	8005956 <__sflush_r+0xb2>
 8005952:	2b16      	cmp	r3, #22
 8005954:	d101      	bne.n	800595a <__sflush_r+0xb6>
 8005956:	602f      	str	r7, [r5, #0]
 8005958:	e7b1      	b.n	80058be <__sflush_r+0x1a>
 800595a:	89a3      	ldrh	r3, [r4, #12]
 800595c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005960:	81a3      	strh	r3, [r4, #12]
 8005962:	e7ad      	b.n	80058c0 <__sflush_r+0x1c>
 8005964:	690f      	ldr	r7, [r1, #16]
 8005966:	2f00      	cmp	r7, #0
 8005968:	d0a9      	beq.n	80058be <__sflush_r+0x1a>
 800596a:	0793      	lsls	r3, r2, #30
 800596c:	680e      	ldr	r6, [r1, #0]
 800596e:	bf08      	it	eq
 8005970:	694b      	ldreq	r3, [r1, #20]
 8005972:	600f      	str	r7, [r1, #0]
 8005974:	bf18      	it	ne
 8005976:	2300      	movne	r3, #0
 8005978:	eba6 0807 	sub.w	r8, r6, r7
 800597c:	608b      	str	r3, [r1, #8]
 800597e:	f1b8 0f00 	cmp.w	r8, #0
 8005982:	dd9c      	ble.n	80058be <__sflush_r+0x1a>
 8005984:	6a21      	ldr	r1, [r4, #32]
 8005986:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005988:	4643      	mov	r3, r8
 800598a:	463a      	mov	r2, r7
 800598c:	4628      	mov	r0, r5
 800598e:	47b0      	blx	r6
 8005990:	2800      	cmp	r0, #0
 8005992:	dc06      	bgt.n	80059a2 <__sflush_r+0xfe>
 8005994:	89a3      	ldrh	r3, [r4, #12]
 8005996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800599a:	81a3      	strh	r3, [r4, #12]
 800599c:	f04f 30ff 	mov.w	r0, #4294967295
 80059a0:	e78e      	b.n	80058c0 <__sflush_r+0x1c>
 80059a2:	4407      	add	r7, r0
 80059a4:	eba8 0800 	sub.w	r8, r8, r0
 80059a8:	e7e9      	b.n	800597e <__sflush_r+0xda>
 80059aa:	bf00      	nop
 80059ac:	20400001 	.word	0x20400001

080059b0 <_fflush_r>:
 80059b0:	b538      	push	{r3, r4, r5, lr}
 80059b2:	690b      	ldr	r3, [r1, #16]
 80059b4:	4605      	mov	r5, r0
 80059b6:	460c      	mov	r4, r1
 80059b8:	b913      	cbnz	r3, 80059c0 <_fflush_r+0x10>
 80059ba:	2500      	movs	r5, #0
 80059bc:	4628      	mov	r0, r5
 80059be:	bd38      	pop	{r3, r4, r5, pc}
 80059c0:	b118      	cbz	r0, 80059ca <_fflush_r+0x1a>
 80059c2:	6983      	ldr	r3, [r0, #24]
 80059c4:	b90b      	cbnz	r3, 80059ca <_fflush_r+0x1a>
 80059c6:	f000 f887 	bl	8005ad8 <__sinit>
 80059ca:	4b14      	ldr	r3, [pc, #80]	; (8005a1c <_fflush_r+0x6c>)
 80059cc:	429c      	cmp	r4, r3
 80059ce:	d11b      	bne.n	8005a08 <_fflush_r+0x58>
 80059d0:	686c      	ldr	r4, [r5, #4]
 80059d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d0ef      	beq.n	80059ba <_fflush_r+0xa>
 80059da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80059dc:	07d0      	lsls	r0, r2, #31
 80059de:	d404      	bmi.n	80059ea <_fflush_r+0x3a>
 80059e0:	0599      	lsls	r1, r3, #22
 80059e2:	d402      	bmi.n	80059ea <_fflush_r+0x3a>
 80059e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059e6:	f000 f915 	bl	8005c14 <__retarget_lock_acquire_recursive>
 80059ea:	4628      	mov	r0, r5
 80059ec:	4621      	mov	r1, r4
 80059ee:	f7ff ff59 	bl	80058a4 <__sflush_r>
 80059f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80059f4:	07da      	lsls	r2, r3, #31
 80059f6:	4605      	mov	r5, r0
 80059f8:	d4e0      	bmi.n	80059bc <_fflush_r+0xc>
 80059fa:	89a3      	ldrh	r3, [r4, #12]
 80059fc:	059b      	lsls	r3, r3, #22
 80059fe:	d4dd      	bmi.n	80059bc <_fflush_r+0xc>
 8005a00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a02:	f000 f908 	bl	8005c16 <__retarget_lock_release_recursive>
 8005a06:	e7d9      	b.n	80059bc <_fflush_r+0xc>
 8005a08:	4b05      	ldr	r3, [pc, #20]	; (8005a20 <_fflush_r+0x70>)
 8005a0a:	429c      	cmp	r4, r3
 8005a0c:	d101      	bne.n	8005a12 <_fflush_r+0x62>
 8005a0e:	68ac      	ldr	r4, [r5, #8]
 8005a10:	e7df      	b.n	80059d2 <_fflush_r+0x22>
 8005a12:	4b04      	ldr	r3, [pc, #16]	; (8005a24 <_fflush_r+0x74>)
 8005a14:	429c      	cmp	r4, r3
 8005a16:	bf08      	it	eq
 8005a18:	68ec      	ldreq	r4, [r5, #12]
 8005a1a:	e7da      	b.n	80059d2 <_fflush_r+0x22>
 8005a1c:	08006bb8 	.word	0x08006bb8
 8005a20:	08006bd8 	.word	0x08006bd8
 8005a24:	08006b98 	.word	0x08006b98

08005a28 <std>:
 8005a28:	2300      	movs	r3, #0
 8005a2a:	b510      	push	{r4, lr}
 8005a2c:	4604      	mov	r4, r0
 8005a2e:	e9c0 3300 	strd	r3, r3, [r0]
 8005a32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a36:	6083      	str	r3, [r0, #8]
 8005a38:	8181      	strh	r1, [r0, #12]
 8005a3a:	6643      	str	r3, [r0, #100]	; 0x64
 8005a3c:	81c2      	strh	r2, [r0, #14]
 8005a3e:	6183      	str	r3, [r0, #24]
 8005a40:	4619      	mov	r1, r3
 8005a42:	2208      	movs	r2, #8
 8005a44:	305c      	adds	r0, #92	; 0x5c
 8005a46:	f7ff f9d7 	bl	8004df8 <memset>
 8005a4a:	4b05      	ldr	r3, [pc, #20]	; (8005a60 <std+0x38>)
 8005a4c:	6263      	str	r3, [r4, #36]	; 0x24
 8005a4e:	4b05      	ldr	r3, [pc, #20]	; (8005a64 <std+0x3c>)
 8005a50:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a52:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <std+0x40>)
 8005a54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a56:	4b05      	ldr	r3, [pc, #20]	; (8005a6c <std+0x44>)
 8005a58:	6224      	str	r4, [r4, #32]
 8005a5a:	6323      	str	r3, [r4, #48]	; 0x30
 8005a5c:	bd10      	pop	{r4, pc}
 8005a5e:	bf00      	nop
 8005a60:	08005d6d 	.word	0x08005d6d
 8005a64:	08005d8f 	.word	0x08005d8f
 8005a68:	08005dc7 	.word	0x08005dc7
 8005a6c:	08005deb 	.word	0x08005deb

08005a70 <_cleanup_r>:
 8005a70:	4901      	ldr	r1, [pc, #4]	; (8005a78 <_cleanup_r+0x8>)
 8005a72:	f000 b8af 	b.w	8005bd4 <_fwalk_reent>
 8005a76:	bf00      	nop
 8005a78:	080059b1 	.word	0x080059b1

08005a7c <__sfmoreglue>:
 8005a7c:	b570      	push	{r4, r5, r6, lr}
 8005a7e:	2268      	movs	r2, #104	; 0x68
 8005a80:	1e4d      	subs	r5, r1, #1
 8005a82:	4355      	muls	r5, r2
 8005a84:	460e      	mov	r6, r1
 8005a86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a8a:	f7ff fa29 	bl	8004ee0 <_malloc_r>
 8005a8e:	4604      	mov	r4, r0
 8005a90:	b140      	cbz	r0, 8005aa4 <__sfmoreglue+0x28>
 8005a92:	2100      	movs	r1, #0
 8005a94:	e9c0 1600 	strd	r1, r6, [r0]
 8005a98:	300c      	adds	r0, #12
 8005a9a:	60a0      	str	r0, [r4, #8]
 8005a9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005aa0:	f7ff f9aa 	bl	8004df8 <memset>
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	bd70      	pop	{r4, r5, r6, pc}

08005aa8 <__sfp_lock_acquire>:
 8005aa8:	4801      	ldr	r0, [pc, #4]	; (8005ab0 <__sfp_lock_acquire+0x8>)
 8005aaa:	f000 b8b3 	b.w	8005c14 <__retarget_lock_acquire_recursive>
 8005aae:	bf00      	nop
 8005ab0:	200001e1 	.word	0x200001e1

08005ab4 <__sfp_lock_release>:
 8005ab4:	4801      	ldr	r0, [pc, #4]	; (8005abc <__sfp_lock_release+0x8>)
 8005ab6:	f000 b8ae 	b.w	8005c16 <__retarget_lock_release_recursive>
 8005aba:	bf00      	nop
 8005abc:	200001e1 	.word	0x200001e1

08005ac0 <__sinit_lock_acquire>:
 8005ac0:	4801      	ldr	r0, [pc, #4]	; (8005ac8 <__sinit_lock_acquire+0x8>)
 8005ac2:	f000 b8a7 	b.w	8005c14 <__retarget_lock_acquire_recursive>
 8005ac6:	bf00      	nop
 8005ac8:	200001e2 	.word	0x200001e2

08005acc <__sinit_lock_release>:
 8005acc:	4801      	ldr	r0, [pc, #4]	; (8005ad4 <__sinit_lock_release+0x8>)
 8005ace:	f000 b8a2 	b.w	8005c16 <__retarget_lock_release_recursive>
 8005ad2:	bf00      	nop
 8005ad4:	200001e2 	.word	0x200001e2

08005ad8 <__sinit>:
 8005ad8:	b510      	push	{r4, lr}
 8005ada:	4604      	mov	r4, r0
 8005adc:	f7ff fff0 	bl	8005ac0 <__sinit_lock_acquire>
 8005ae0:	69a3      	ldr	r3, [r4, #24]
 8005ae2:	b11b      	cbz	r3, 8005aec <__sinit+0x14>
 8005ae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ae8:	f7ff bff0 	b.w	8005acc <__sinit_lock_release>
 8005aec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005af0:	6523      	str	r3, [r4, #80]	; 0x50
 8005af2:	4b13      	ldr	r3, [pc, #76]	; (8005b40 <__sinit+0x68>)
 8005af4:	4a13      	ldr	r2, [pc, #76]	; (8005b44 <__sinit+0x6c>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	62a2      	str	r2, [r4, #40]	; 0x28
 8005afa:	42a3      	cmp	r3, r4
 8005afc:	bf04      	itt	eq
 8005afe:	2301      	moveq	r3, #1
 8005b00:	61a3      	streq	r3, [r4, #24]
 8005b02:	4620      	mov	r0, r4
 8005b04:	f000 f820 	bl	8005b48 <__sfp>
 8005b08:	6060      	str	r0, [r4, #4]
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f000 f81c 	bl	8005b48 <__sfp>
 8005b10:	60a0      	str	r0, [r4, #8]
 8005b12:	4620      	mov	r0, r4
 8005b14:	f000 f818 	bl	8005b48 <__sfp>
 8005b18:	2200      	movs	r2, #0
 8005b1a:	60e0      	str	r0, [r4, #12]
 8005b1c:	2104      	movs	r1, #4
 8005b1e:	6860      	ldr	r0, [r4, #4]
 8005b20:	f7ff ff82 	bl	8005a28 <std>
 8005b24:	68a0      	ldr	r0, [r4, #8]
 8005b26:	2201      	movs	r2, #1
 8005b28:	2109      	movs	r1, #9
 8005b2a:	f7ff ff7d 	bl	8005a28 <std>
 8005b2e:	68e0      	ldr	r0, [r4, #12]
 8005b30:	2202      	movs	r2, #2
 8005b32:	2112      	movs	r1, #18
 8005b34:	f7ff ff78 	bl	8005a28 <std>
 8005b38:	2301      	movs	r3, #1
 8005b3a:	61a3      	str	r3, [r4, #24]
 8005b3c:	e7d2      	b.n	8005ae4 <__sinit+0xc>
 8005b3e:	bf00      	nop
 8005b40:	08006ab0 	.word	0x08006ab0
 8005b44:	08005a71 	.word	0x08005a71

08005b48 <__sfp>:
 8005b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b4a:	4607      	mov	r7, r0
 8005b4c:	f7ff ffac 	bl	8005aa8 <__sfp_lock_acquire>
 8005b50:	4b1e      	ldr	r3, [pc, #120]	; (8005bcc <__sfp+0x84>)
 8005b52:	681e      	ldr	r6, [r3, #0]
 8005b54:	69b3      	ldr	r3, [r6, #24]
 8005b56:	b913      	cbnz	r3, 8005b5e <__sfp+0x16>
 8005b58:	4630      	mov	r0, r6
 8005b5a:	f7ff ffbd 	bl	8005ad8 <__sinit>
 8005b5e:	3648      	adds	r6, #72	; 0x48
 8005b60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005b64:	3b01      	subs	r3, #1
 8005b66:	d503      	bpl.n	8005b70 <__sfp+0x28>
 8005b68:	6833      	ldr	r3, [r6, #0]
 8005b6a:	b30b      	cbz	r3, 8005bb0 <__sfp+0x68>
 8005b6c:	6836      	ldr	r6, [r6, #0]
 8005b6e:	e7f7      	b.n	8005b60 <__sfp+0x18>
 8005b70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005b74:	b9d5      	cbnz	r5, 8005bac <__sfp+0x64>
 8005b76:	4b16      	ldr	r3, [pc, #88]	; (8005bd0 <__sfp+0x88>)
 8005b78:	60e3      	str	r3, [r4, #12]
 8005b7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b7e:	6665      	str	r5, [r4, #100]	; 0x64
 8005b80:	f000 f847 	bl	8005c12 <__retarget_lock_init_recursive>
 8005b84:	f7ff ff96 	bl	8005ab4 <__sfp_lock_release>
 8005b88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005b8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005b90:	6025      	str	r5, [r4, #0]
 8005b92:	61a5      	str	r5, [r4, #24]
 8005b94:	2208      	movs	r2, #8
 8005b96:	4629      	mov	r1, r5
 8005b98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005b9c:	f7ff f92c 	bl	8004df8 <memset>
 8005ba0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005ba4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ba8:	4620      	mov	r0, r4
 8005baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bac:	3468      	adds	r4, #104	; 0x68
 8005bae:	e7d9      	b.n	8005b64 <__sfp+0x1c>
 8005bb0:	2104      	movs	r1, #4
 8005bb2:	4638      	mov	r0, r7
 8005bb4:	f7ff ff62 	bl	8005a7c <__sfmoreglue>
 8005bb8:	4604      	mov	r4, r0
 8005bba:	6030      	str	r0, [r6, #0]
 8005bbc:	2800      	cmp	r0, #0
 8005bbe:	d1d5      	bne.n	8005b6c <__sfp+0x24>
 8005bc0:	f7ff ff78 	bl	8005ab4 <__sfp_lock_release>
 8005bc4:	230c      	movs	r3, #12
 8005bc6:	603b      	str	r3, [r7, #0]
 8005bc8:	e7ee      	b.n	8005ba8 <__sfp+0x60>
 8005bca:	bf00      	nop
 8005bcc:	08006ab0 	.word	0x08006ab0
 8005bd0:	ffff0001 	.word	0xffff0001

08005bd4 <_fwalk_reent>:
 8005bd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bd8:	4606      	mov	r6, r0
 8005bda:	4688      	mov	r8, r1
 8005bdc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005be0:	2700      	movs	r7, #0
 8005be2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005be6:	f1b9 0901 	subs.w	r9, r9, #1
 8005bea:	d505      	bpl.n	8005bf8 <_fwalk_reent+0x24>
 8005bec:	6824      	ldr	r4, [r4, #0]
 8005bee:	2c00      	cmp	r4, #0
 8005bf0:	d1f7      	bne.n	8005be2 <_fwalk_reent+0xe>
 8005bf2:	4638      	mov	r0, r7
 8005bf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bf8:	89ab      	ldrh	r3, [r5, #12]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d907      	bls.n	8005c0e <_fwalk_reent+0x3a>
 8005bfe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c02:	3301      	adds	r3, #1
 8005c04:	d003      	beq.n	8005c0e <_fwalk_reent+0x3a>
 8005c06:	4629      	mov	r1, r5
 8005c08:	4630      	mov	r0, r6
 8005c0a:	47c0      	blx	r8
 8005c0c:	4307      	orrs	r7, r0
 8005c0e:	3568      	adds	r5, #104	; 0x68
 8005c10:	e7e9      	b.n	8005be6 <_fwalk_reent+0x12>

08005c12 <__retarget_lock_init_recursive>:
 8005c12:	4770      	bx	lr

08005c14 <__retarget_lock_acquire_recursive>:
 8005c14:	4770      	bx	lr

08005c16 <__retarget_lock_release_recursive>:
 8005c16:	4770      	bx	lr

08005c18 <__swhatbuf_r>:
 8005c18:	b570      	push	{r4, r5, r6, lr}
 8005c1a:	460e      	mov	r6, r1
 8005c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c20:	2900      	cmp	r1, #0
 8005c22:	b096      	sub	sp, #88	; 0x58
 8005c24:	4614      	mov	r4, r2
 8005c26:	461d      	mov	r5, r3
 8005c28:	da08      	bge.n	8005c3c <__swhatbuf_r+0x24>
 8005c2a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	602a      	str	r2, [r5, #0]
 8005c32:	061a      	lsls	r2, r3, #24
 8005c34:	d410      	bmi.n	8005c58 <__swhatbuf_r+0x40>
 8005c36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c3a:	e00e      	b.n	8005c5a <__swhatbuf_r+0x42>
 8005c3c:	466a      	mov	r2, sp
 8005c3e:	f000 f8fb 	bl	8005e38 <_fstat_r>
 8005c42:	2800      	cmp	r0, #0
 8005c44:	dbf1      	blt.n	8005c2a <__swhatbuf_r+0x12>
 8005c46:	9a01      	ldr	r2, [sp, #4]
 8005c48:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005c4c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005c50:	425a      	negs	r2, r3
 8005c52:	415a      	adcs	r2, r3
 8005c54:	602a      	str	r2, [r5, #0]
 8005c56:	e7ee      	b.n	8005c36 <__swhatbuf_r+0x1e>
 8005c58:	2340      	movs	r3, #64	; 0x40
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	6023      	str	r3, [r4, #0]
 8005c5e:	b016      	add	sp, #88	; 0x58
 8005c60:	bd70      	pop	{r4, r5, r6, pc}
	...

08005c64 <__smakebuf_r>:
 8005c64:	898b      	ldrh	r3, [r1, #12]
 8005c66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005c68:	079d      	lsls	r5, r3, #30
 8005c6a:	4606      	mov	r6, r0
 8005c6c:	460c      	mov	r4, r1
 8005c6e:	d507      	bpl.n	8005c80 <__smakebuf_r+0x1c>
 8005c70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005c74:	6023      	str	r3, [r4, #0]
 8005c76:	6123      	str	r3, [r4, #16]
 8005c78:	2301      	movs	r3, #1
 8005c7a:	6163      	str	r3, [r4, #20]
 8005c7c:	b002      	add	sp, #8
 8005c7e:	bd70      	pop	{r4, r5, r6, pc}
 8005c80:	ab01      	add	r3, sp, #4
 8005c82:	466a      	mov	r2, sp
 8005c84:	f7ff ffc8 	bl	8005c18 <__swhatbuf_r>
 8005c88:	9900      	ldr	r1, [sp, #0]
 8005c8a:	4605      	mov	r5, r0
 8005c8c:	4630      	mov	r0, r6
 8005c8e:	f7ff f927 	bl	8004ee0 <_malloc_r>
 8005c92:	b948      	cbnz	r0, 8005ca8 <__smakebuf_r+0x44>
 8005c94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c98:	059a      	lsls	r2, r3, #22
 8005c9a:	d4ef      	bmi.n	8005c7c <__smakebuf_r+0x18>
 8005c9c:	f023 0303 	bic.w	r3, r3, #3
 8005ca0:	f043 0302 	orr.w	r3, r3, #2
 8005ca4:	81a3      	strh	r3, [r4, #12]
 8005ca6:	e7e3      	b.n	8005c70 <__smakebuf_r+0xc>
 8005ca8:	4b0d      	ldr	r3, [pc, #52]	; (8005ce0 <__smakebuf_r+0x7c>)
 8005caa:	62b3      	str	r3, [r6, #40]	; 0x28
 8005cac:	89a3      	ldrh	r3, [r4, #12]
 8005cae:	6020      	str	r0, [r4, #0]
 8005cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cb4:	81a3      	strh	r3, [r4, #12]
 8005cb6:	9b00      	ldr	r3, [sp, #0]
 8005cb8:	6163      	str	r3, [r4, #20]
 8005cba:	9b01      	ldr	r3, [sp, #4]
 8005cbc:	6120      	str	r0, [r4, #16]
 8005cbe:	b15b      	cbz	r3, 8005cd8 <__smakebuf_r+0x74>
 8005cc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cc4:	4630      	mov	r0, r6
 8005cc6:	f000 f8c9 	bl	8005e5c <_isatty_r>
 8005cca:	b128      	cbz	r0, 8005cd8 <__smakebuf_r+0x74>
 8005ccc:	89a3      	ldrh	r3, [r4, #12]
 8005cce:	f023 0303 	bic.w	r3, r3, #3
 8005cd2:	f043 0301 	orr.w	r3, r3, #1
 8005cd6:	81a3      	strh	r3, [r4, #12]
 8005cd8:	89a0      	ldrh	r0, [r4, #12]
 8005cda:	4305      	orrs	r5, r0
 8005cdc:	81a5      	strh	r5, [r4, #12]
 8005cde:	e7cd      	b.n	8005c7c <__smakebuf_r+0x18>
 8005ce0:	08005a71 	.word	0x08005a71

08005ce4 <_raise_r>:
 8005ce4:	291f      	cmp	r1, #31
 8005ce6:	b538      	push	{r3, r4, r5, lr}
 8005ce8:	4604      	mov	r4, r0
 8005cea:	460d      	mov	r5, r1
 8005cec:	d904      	bls.n	8005cf8 <_raise_r+0x14>
 8005cee:	2316      	movs	r3, #22
 8005cf0:	6003      	str	r3, [r0, #0]
 8005cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cf6:	bd38      	pop	{r3, r4, r5, pc}
 8005cf8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005cfa:	b112      	cbz	r2, 8005d02 <_raise_r+0x1e>
 8005cfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d00:	b94b      	cbnz	r3, 8005d16 <_raise_r+0x32>
 8005d02:	4620      	mov	r0, r4
 8005d04:	f000 f830 	bl	8005d68 <_getpid_r>
 8005d08:	462a      	mov	r2, r5
 8005d0a:	4601      	mov	r1, r0
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d12:	f000 b817 	b.w	8005d44 <_kill_r>
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d00a      	beq.n	8005d30 <_raise_r+0x4c>
 8005d1a:	1c59      	adds	r1, r3, #1
 8005d1c:	d103      	bne.n	8005d26 <_raise_r+0x42>
 8005d1e:	2316      	movs	r3, #22
 8005d20:	6003      	str	r3, [r0, #0]
 8005d22:	2001      	movs	r0, #1
 8005d24:	e7e7      	b.n	8005cf6 <_raise_r+0x12>
 8005d26:	2400      	movs	r4, #0
 8005d28:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005d2c:	4628      	mov	r0, r5
 8005d2e:	4798      	blx	r3
 8005d30:	2000      	movs	r0, #0
 8005d32:	e7e0      	b.n	8005cf6 <_raise_r+0x12>

08005d34 <raise>:
 8005d34:	4b02      	ldr	r3, [pc, #8]	; (8005d40 <raise+0xc>)
 8005d36:	4601      	mov	r1, r0
 8005d38:	6818      	ldr	r0, [r3, #0]
 8005d3a:	f7ff bfd3 	b.w	8005ce4 <_raise_r>
 8005d3e:	bf00      	nop
 8005d40:	20000014 	.word	0x20000014

08005d44 <_kill_r>:
 8005d44:	b538      	push	{r3, r4, r5, lr}
 8005d46:	4d07      	ldr	r5, [pc, #28]	; (8005d64 <_kill_r+0x20>)
 8005d48:	2300      	movs	r3, #0
 8005d4a:	4604      	mov	r4, r0
 8005d4c:	4608      	mov	r0, r1
 8005d4e:	4611      	mov	r1, r2
 8005d50:	602b      	str	r3, [r5, #0]
 8005d52:	f7fd f873 	bl	8002e3c <_kill>
 8005d56:	1c43      	adds	r3, r0, #1
 8005d58:	d102      	bne.n	8005d60 <_kill_r+0x1c>
 8005d5a:	682b      	ldr	r3, [r5, #0]
 8005d5c:	b103      	cbz	r3, 8005d60 <_kill_r+0x1c>
 8005d5e:	6023      	str	r3, [r4, #0]
 8005d60:	bd38      	pop	{r3, r4, r5, pc}
 8005d62:	bf00      	nop
 8005d64:	200001dc 	.word	0x200001dc

08005d68 <_getpid_r>:
 8005d68:	f7fd b860 	b.w	8002e2c <_getpid>

08005d6c <__sread>:
 8005d6c:	b510      	push	{r4, lr}
 8005d6e:	460c      	mov	r4, r1
 8005d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d74:	f000 f894 	bl	8005ea0 <_read_r>
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	bfab      	itete	ge
 8005d7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d7e:	89a3      	ldrhlt	r3, [r4, #12]
 8005d80:	181b      	addge	r3, r3, r0
 8005d82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d86:	bfac      	ite	ge
 8005d88:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d8a:	81a3      	strhlt	r3, [r4, #12]
 8005d8c:	bd10      	pop	{r4, pc}

08005d8e <__swrite>:
 8005d8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d92:	461f      	mov	r7, r3
 8005d94:	898b      	ldrh	r3, [r1, #12]
 8005d96:	05db      	lsls	r3, r3, #23
 8005d98:	4605      	mov	r5, r0
 8005d9a:	460c      	mov	r4, r1
 8005d9c:	4616      	mov	r6, r2
 8005d9e:	d505      	bpl.n	8005dac <__swrite+0x1e>
 8005da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005da4:	2302      	movs	r3, #2
 8005da6:	2200      	movs	r2, #0
 8005da8:	f000 f868 	bl	8005e7c <_lseek_r>
 8005dac:	89a3      	ldrh	r3, [r4, #12]
 8005dae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005db2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005db6:	81a3      	strh	r3, [r4, #12]
 8005db8:	4632      	mov	r2, r6
 8005dba:	463b      	mov	r3, r7
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc2:	f000 b817 	b.w	8005df4 <_write_r>

08005dc6 <__sseek>:
 8005dc6:	b510      	push	{r4, lr}
 8005dc8:	460c      	mov	r4, r1
 8005dca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dce:	f000 f855 	bl	8005e7c <_lseek_r>
 8005dd2:	1c43      	adds	r3, r0, #1
 8005dd4:	89a3      	ldrh	r3, [r4, #12]
 8005dd6:	bf15      	itete	ne
 8005dd8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005dda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005dde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005de2:	81a3      	strheq	r3, [r4, #12]
 8005de4:	bf18      	it	ne
 8005de6:	81a3      	strhne	r3, [r4, #12]
 8005de8:	bd10      	pop	{r4, pc}

08005dea <__sclose>:
 8005dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dee:	f000 b813 	b.w	8005e18 <_close_r>
	...

08005df4 <_write_r>:
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	4d07      	ldr	r5, [pc, #28]	; (8005e14 <_write_r+0x20>)
 8005df8:	4604      	mov	r4, r0
 8005dfa:	4608      	mov	r0, r1
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	2200      	movs	r2, #0
 8005e00:	602a      	str	r2, [r5, #0]
 8005e02:	461a      	mov	r2, r3
 8005e04:	f7fd f851 	bl	8002eaa <_write>
 8005e08:	1c43      	adds	r3, r0, #1
 8005e0a:	d102      	bne.n	8005e12 <_write_r+0x1e>
 8005e0c:	682b      	ldr	r3, [r5, #0]
 8005e0e:	b103      	cbz	r3, 8005e12 <_write_r+0x1e>
 8005e10:	6023      	str	r3, [r4, #0]
 8005e12:	bd38      	pop	{r3, r4, r5, pc}
 8005e14:	200001dc 	.word	0x200001dc

08005e18 <_close_r>:
 8005e18:	b538      	push	{r3, r4, r5, lr}
 8005e1a:	4d06      	ldr	r5, [pc, #24]	; (8005e34 <_close_r+0x1c>)
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	4604      	mov	r4, r0
 8005e20:	4608      	mov	r0, r1
 8005e22:	602b      	str	r3, [r5, #0]
 8005e24:	f7fd f85d 	bl	8002ee2 <_close>
 8005e28:	1c43      	adds	r3, r0, #1
 8005e2a:	d102      	bne.n	8005e32 <_close_r+0x1a>
 8005e2c:	682b      	ldr	r3, [r5, #0]
 8005e2e:	b103      	cbz	r3, 8005e32 <_close_r+0x1a>
 8005e30:	6023      	str	r3, [r4, #0]
 8005e32:	bd38      	pop	{r3, r4, r5, pc}
 8005e34:	200001dc 	.word	0x200001dc

08005e38 <_fstat_r>:
 8005e38:	b538      	push	{r3, r4, r5, lr}
 8005e3a:	4d07      	ldr	r5, [pc, #28]	; (8005e58 <_fstat_r+0x20>)
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	4604      	mov	r4, r0
 8005e40:	4608      	mov	r0, r1
 8005e42:	4611      	mov	r1, r2
 8005e44:	602b      	str	r3, [r5, #0]
 8005e46:	f7fd f858 	bl	8002efa <_fstat>
 8005e4a:	1c43      	adds	r3, r0, #1
 8005e4c:	d102      	bne.n	8005e54 <_fstat_r+0x1c>
 8005e4e:	682b      	ldr	r3, [r5, #0]
 8005e50:	b103      	cbz	r3, 8005e54 <_fstat_r+0x1c>
 8005e52:	6023      	str	r3, [r4, #0]
 8005e54:	bd38      	pop	{r3, r4, r5, pc}
 8005e56:	bf00      	nop
 8005e58:	200001dc 	.word	0x200001dc

08005e5c <_isatty_r>:
 8005e5c:	b538      	push	{r3, r4, r5, lr}
 8005e5e:	4d06      	ldr	r5, [pc, #24]	; (8005e78 <_isatty_r+0x1c>)
 8005e60:	2300      	movs	r3, #0
 8005e62:	4604      	mov	r4, r0
 8005e64:	4608      	mov	r0, r1
 8005e66:	602b      	str	r3, [r5, #0]
 8005e68:	f7fd f857 	bl	8002f1a <_isatty>
 8005e6c:	1c43      	adds	r3, r0, #1
 8005e6e:	d102      	bne.n	8005e76 <_isatty_r+0x1a>
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	b103      	cbz	r3, 8005e76 <_isatty_r+0x1a>
 8005e74:	6023      	str	r3, [r4, #0]
 8005e76:	bd38      	pop	{r3, r4, r5, pc}
 8005e78:	200001dc 	.word	0x200001dc

08005e7c <_lseek_r>:
 8005e7c:	b538      	push	{r3, r4, r5, lr}
 8005e7e:	4d07      	ldr	r5, [pc, #28]	; (8005e9c <_lseek_r+0x20>)
 8005e80:	4604      	mov	r4, r0
 8005e82:	4608      	mov	r0, r1
 8005e84:	4611      	mov	r1, r2
 8005e86:	2200      	movs	r2, #0
 8005e88:	602a      	str	r2, [r5, #0]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	f7fd f850 	bl	8002f30 <_lseek>
 8005e90:	1c43      	adds	r3, r0, #1
 8005e92:	d102      	bne.n	8005e9a <_lseek_r+0x1e>
 8005e94:	682b      	ldr	r3, [r5, #0]
 8005e96:	b103      	cbz	r3, 8005e9a <_lseek_r+0x1e>
 8005e98:	6023      	str	r3, [r4, #0]
 8005e9a:	bd38      	pop	{r3, r4, r5, pc}
 8005e9c:	200001dc 	.word	0x200001dc

08005ea0 <_read_r>:
 8005ea0:	b538      	push	{r3, r4, r5, lr}
 8005ea2:	4d07      	ldr	r5, [pc, #28]	; (8005ec0 <_read_r+0x20>)
 8005ea4:	4604      	mov	r4, r0
 8005ea6:	4608      	mov	r0, r1
 8005ea8:	4611      	mov	r1, r2
 8005eaa:	2200      	movs	r2, #0
 8005eac:	602a      	str	r2, [r5, #0]
 8005eae:	461a      	mov	r2, r3
 8005eb0:	f7fc ffde 	bl	8002e70 <_read>
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	d102      	bne.n	8005ebe <_read_r+0x1e>
 8005eb8:	682b      	ldr	r3, [r5, #0]
 8005eba:	b103      	cbz	r3, 8005ebe <_read_r+0x1e>
 8005ebc:	6023      	str	r3, [r4, #0]
 8005ebe:	bd38      	pop	{r3, r4, r5, pc}
 8005ec0:	200001dc 	.word	0x200001dc
 8005ec4:	00000000 	.word	0x00000000

08005ec8 <ceil>:
 8005ec8:	ec51 0b10 	vmov	r0, r1, d0
 8005ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ed0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005ed4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005ed8:	2e13      	cmp	r6, #19
 8005eda:	ee10 5a10 	vmov	r5, s0
 8005ede:	ee10 8a10 	vmov	r8, s0
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	dc30      	bgt.n	8005f48 <ceil+0x80>
 8005ee6:	2e00      	cmp	r6, #0
 8005ee8:	da12      	bge.n	8005f10 <ceil+0x48>
 8005eea:	a335      	add	r3, pc, #212	; (adr r3, 8005fc0 <ceil+0xf8>)
 8005eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef0:	f7fa f9d4 	bl	800029c <__adddf3>
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	f7fa fe16 	bl	8000b28 <__aeabi_dcmpgt>
 8005efc:	b128      	cbz	r0, 8005f0a <ceil+0x42>
 8005efe:	2c00      	cmp	r4, #0
 8005f00:	db55      	blt.n	8005fae <ceil+0xe6>
 8005f02:	432c      	orrs	r4, r5
 8005f04:	d057      	beq.n	8005fb6 <ceil+0xee>
 8005f06:	4c30      	ldr	r4, [pc, #192]	; (8005fc8 <ceil+0x100>)
 8005f08:	2500      	movs	r5, #0
 8005f0a:	4621      	mov	r1, r4
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	e025      	b.n	8005f5c <ceil+0x94>
 8005f10:	4f2e      	ldr	r7, [pc, #184]	; (8005fcc <ceil+0x104>)
 8005f12:	4137      	asrs	r7, r6
 8005f14:	ea01 0307 	and.w	r3, r1, r7
 8005f18:	4303      	orrs	r3, r0
 8005f1a:	d01f      	beq.n	8005f5c <ceil+0x94>
 8005f1c:	a328      	add	r3, pc, #160	; (adr r3, 8005fc0 <ceil+0xf8>)
 8005f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f22:	f7fa f9bb 	bl	800029c <__adddf3>
 8005f26:	2200      	movs	r2, #0
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f7fa fdfd 	bl	8000b28 <__aeabi_dcmpgt>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	d0eb      	beq.n	8005f0a <ceil+0x42>
 8005f32:	2c00      	cmp	r4, #0
 8005f34:	bfc2      	ittt	gt
 8005f36:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8005f3a:	fa43 f606 	asrgt.w	r6, r3, r6
 8005f3e:	19a4      	addgt	r4, r4, r6
 8005f40:	ea24 0407 	bic.w	r4, r4, r7
 8005f44:	2500      	movs	r5, #0
 8005f46:	e7e0      	b.n	8005f0a <ceil+0x42>
 8005f48:	2e33      	cmp	r6, #51	; 0x33
 8005f4a:	dd0b      	ble.n	8005f64 <ceil+0x9c>
 8005f4c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005f50:	d104      	bne.n	8005f5c <ceil+0x94>
 8005f52:	ee10 2a10 	vmov	r2, s0
 8005f56:	460b      	mov	r3, r1
 8005f58:	f7fa f9a0 	bl	800029c <__adddf3>
 8005f5c:	ec41 0b10 	vmov	d0, r0, r1
 8005f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f64:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005f68:	f04f 33ff 	mov.w	r3, #4294967295
 8005f6c:	fa23 f707 	lsr.w	r7, r3, r7
 8005f70:	4207      	tst	r7, r0
 8005f72:	d0f3      	beq.n	8005f5c <ceil+0x94>
 8005f74:	a312      	add	r3, pc, #72	; (adr r3, 8005fc0 <ceil+0xf8>)
 8005f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7a:	f7fa f98f 	bl	800029c <__adddf3>
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2300      	movs	r3, #0
 8005f82:	f7fa fdd1 	bl	8000b28 <__aeabi_dcmpgt>
 8005f86:	2800      	cmp	r0, #0
 8005f88:	d0bf      	beq.n	8005f0a <ceil+0x42>
 8005f8a:	2c00      	cmp	r4, #0
 8005f8c:	dd02      	ble.n	8005f94 <ceil+0xcc>
 8005f8e:	2e14      	cmp	r6, #20
 8005f90:	d103      	bne.n	8005f9a <ceil+0xd2>
 8005f92:	3401      	adds	r4, #1
 8005f94:	ea25 0507 	bic.w	r5, r5, r7
 8005f98:	e7b7      	b.n	8005f0a <ceil+0x42>
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005fa0:	fa03 f606 	lsl.w	r6, r3, r6
 8005fa4:	4435      	add	r5, r6
 8005fa6:	4545      	cmp	r5, r8
 8005fa8:	bf38      	it	cc
 8005faa:	18e4      	addcc	r4, r4, r3
 8005fac:	e7f2      	b.n	8005f94 <ceil+0xcc>
 8005fae:	2500      	movs	r5, #0
 8005fb0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8005fb4:	e7a9      	b.n	8005f0a <ceil+0x42>
 8005fb6:	4625      	mov	r5, r4
 8005fb8:	e7a7      	b.n	8005f0a <ceil+0x42>
 8005fba:	bf00      	nop
 8005fbc:	f3af 8000 	nop.w
 8005fc0:	8800759c 	.word	0x8800759c
 8005fc4:	7e37e43c 	.word	0x7e37e43c
 8005fc8:	3ff00000 	.word	0x3ff00000
 8005fcc:	000fffff 	.word	0x000fffff

08005fd0 <floor>:
 8005fd0:	ec51 0b10 	vmov	r0, r1, d0
 8005fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fd8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005fdc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005fe0:	2e13      	cmp	r6, #19
 8005fe2:	ee10 5a10 	vmov	r5, s0
 8005fe6:	ee10 8a10 	vmov	r8, s0
 8005fea:	460c      	mov	r4, r1
 8005fec:	dc32      	bgt.n	8006054 <floor+0x84>
 8005fee:	2e00      	cmp	r6, #0
 8005ff0:	da14      	bge.n	800601c <floor+0x4c>
 8005ff2:	a333      	add	r3, pc, #204	; (adr r3, 80060c0 <floor+0xf0>)
 8005ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff8:	f7fa f950 	bl	800029c <__adddf3>
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	2300      	movs	r3, #0
 8006000:	f7fa fd92 	bl	8000b28 <__aeabi_dcmpgt>
 8006004:	b138      	cbz	r0, 8006016 <floor+0x46>
 8006006:	2c00      	cmp	r4, #0
 8006008:	da57      	bge.n	80060ba <floor+0xea>
 800600a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800600e:	431d      	orrs	r5, r3
 8006010:	d001      	beq.n	8006016 <floor+0x46>
 8006012:	4c2d      	ldr	r4, [pc, #180]	; (80060c8 <floor+0xf8>)
 8006014:	2500      	movs	r5, #0
 8006016:	4621      	mov	r1, r4
 8006018:	4628      	mov	r0, r5
 800601a:	e025      	b.n	8006068 <floor+0x98>
 800601c:	4f2b      	ldr	r7, [pc, #172]	; (80060cc <floor+0xfc>)
 800601e:	4137      	asrs	r7, r6
 8006020:	ea01 0307 	and.w	r3, r1, r7
 8006024:	4303      	orrs	r3, r0
 8006026:	d01f      	beq.n	8006068 <floor+0x98>
 8006028:	a325      	add	r3, pc, #148	; (adr r3, 80060c0 <floor+0xf0>)
 800602a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602e:	f7fa f935 	bl	800029c <__adddf3>
 8006032:	2200      	movs	r2, #0
 8006034:	2300      	movs	r3, #0
 8006036:	f7fa fd77 	bl	8000b28 <__aeabi_dcmpgt>
 800603a:	2800      	cmp	r0, #0
 800603c:	d0eb      	beq.n	8006016 <floor+0x46>
 800603e:	2c00      	cmp	r4, #0
 8006040:	bfbe      	ittt	lt
 8006042:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006046:	fa43 f606 	asrlt.w	r6, r3, r6
 800604a:	19a4      	addlt	r4, r4, r6
 800604c:	ea24 0407 	bic.w	r4, r4, r7
 8006050:	2500      	movs	r5, #0
 8006052:	e7e0      	b.n	8006016 <floor+0x46>
 8006054:	2e33      	cmp	r6, #51	; 0x33
 8006056:	dd0b      	ble.n	8006070 <floor+0xa0>
 8006058:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800605c:	d104      	bne.n	8006068 <floor+0x98>
 800605e:	ee10 2a10 	vmov	r2, s0
 8006062:	460b      	mov	r3, r1
 8006064:	f7fa f91a 	bl	800029c <__adddf3>
 8006068:	ec41 0b10 	vmov	d0, r0, r1
 800606c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006070:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006074:	f04f 33ff 	mov.w	r3, #4294967295
 8006078:	fa23 f707 	lsr.w	r7, r3, r7
 800607c:	4207      	tst	r7, r0
 800607e:	d0f3      	beq.n	8006068 <floor+0x98>
 8006080:	a30f      	add	r3, pc, #60	; (adr r3, 80060c0 <floor+0xf0>)
 8006082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006086:	f7fa f909 	bl	800029c <__adddf3>
 800608a:	2200      	movs	r2, #0
 800608c:	2300      	movs	r3, #0
 800608e:	f7fa fd4b 	bl	8000b28 <__aeabi_dcmpgt>
 8006092:	2800      	cmp	r0, #0
 8006094:	d0bf      	beq.n	8006016 <floor+0x46>
 8006096:	2c00      	cmp	r4, #0
 8006098:	da02      	bge.n	80060a0 <floor+0xd0>
 800609a:	2e14      	cmp	r6, #20
 800609c:	d103      	bne.n	80060a6 <floor+0xd6>
 800609e:	3401      	adds	r4, #1
 80060a0:	ea25 0507 	bic.w	r5, r5, r7
 80060a4:	e7b7      	b.n	8006016 <floor+0x46>
 80060a6:	2301      	movs	r3, #1
 80060a8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80060ac:	fa03 f606 	lsl.w	r6, r3, r6
 80060b0:	4435      	add	r5, r6
 80060b2:	4545      	cmp	r5, r8
 80060b4:	bf38      	it	cc
 80060b6:	18e4      	addcc	r4, r4, r3
 80060b8:	e7f2      	b.n	80060a0 <floor+0xd0>
 80060ba:	2500      	movs	r5, #0
 80060bc:	462c      	mov	r4, r5
 80060be:	e7aa      	b.n	8006016 <floor+0x46>
 80060c0:	8800759c 	.word	0x8800759c
 80060c4:	7e37e43c 	.word	0x7e37e43c
 80060c8:	bff00000 	.word	0xbff00000
 80060cc:	000fffff 	.word	0x000fffff

080060d0 <_init>:
 80060d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060d2:	bf00      	nop
 80060d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060d6:	bc08      	pop	{r3}
 80060d8:	469e      	mov	lr, r3
 80060da:	4770      	bx	lr

080060dc <_fini>:
 80060dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060de:	bf00      	nop
 80060e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060e2:	bc08      	pop	{r3}
 80060e4:	469e      	mov	lr, r3
 80060e6:	4770      	bx	lr
