#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon May 28 20:57:23 2018
# Process ID: 2380
# Current directory: C:/Users/David/Desktop/git/designprojectb/WavletVHDL/imagecompression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11748 C:\Users\David\Desktop\git\designprojectb\WavletVHDL\imagecompression\imagecompression.xpr
# Log file: C:/Users/David/Desktop/git/designprojectb/WavletVHDL/imagecompression/vivado.log
# Journal file: C:/Users/David/Desktop/git/designprojectb/WavletVHDL/imagecompression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/David/Desktop/git/designprojectb/WavletVHDL/imagecompression/imagecompression.xpr
INFO: [Project 1-313] Project file moved from '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/David/Desktop/git/designprojectb/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/Users/David/Desktop/git/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 750.344 ; gain = 83.215
update_compile_order -fileset sources_1
open_bd_design {C:/Users/David/Desktop/git/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- user.org:user:axi_ip_demo:9.0 - axi_ip_demo_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/David/Desktop/git/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 835.820 ; gain = 70.055
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 28 21:03:04 2018...
