ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.bss
  19              		.align	2
  20              	cyPmBackup:
  21 0000 00000000 		.space	47
  21      00000000 
  21      00000000 
  21      00000000 
  21      00000000 
  22 002f 00       		.align	2
  23              	cyPmClockBackup:
  24 0030 00000000 		.space	18
  24      00000000 
  24      00000000 
  24      00000000 
  24      0000
  25              		.section	.rodata
  26              		.align	2
  27              		.type	cyPmImoFreqReg2Mhz, %object
  28              		.size	cyPmImoFreqReg2Mhz, 7
  29              	cyPmImoFreqReg2Mhz:
  30 0000 0C       		.byte	12
  31 0001 06       		.byte	6
  32 0002 18       		.byte	24
  33 0003 03       		.byte	3
  34 0004 30       		.byte	48
  35 0005 3E       		.byte	62
  36 0006 4A       		.byte	74
  37              		.section	.text.CyPmSaveClocks,"ax",%progbits
  38              		.align	2
  39              		.global	CyPmSaveClocks
  40              		.thumb
  41              		.thumb_func
  42              		.type	CyPmSaveClocks, %function
  43              	CyPmSaveClocks:
  44              	.LFB0:
  45              		.file 1 ".\\Generated_Source\\PSoC5\\cyPm.c"
   1:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/cyPm.c **** * File Name: cyPm.c
   3:.\Generated_Source\PSoC5/cyPm.c **** * Version 4.0
   4:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 2


   5:.\Generated_Source\PSoC5/cyPm.c **** * Description:
   6:.\Generated_Source\PSoC5/cyPm.c **** *  Provides an API for the power management.
   7:.\Generated_Source\PSoC5/cyPm.c **** *
   8:.\Generated_Source\PSoC5/cyPm.c **** * Note:
   9:.\Generated_Source\PSoC5/cyPm.c **** *  Documentation of the API's in this file is located in the
  10:.\Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
  11:.\Generated_Source\PSoC5/cyPm.c **** *
  12:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  13:.\Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  14:.\Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:.\Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:.\Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  17:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  18:.\Generated_Source\PSoC5/cyPm.c **** 
  19:.\Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  20:.\Generated_Source\PSoC5/cyPm.c **** 
  21:.\Generated_Source\PSoC5/cyPm.c **** 
  22:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:.\Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines and code here. Do not use merge
  24:.\Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggest to do so.
  25:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:.\Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:.\Generated_Source\PSoC5/cyPm.c **** 
  28:.\Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:.\Generated_Source\PSoC5/cyPm.c **** 
  30:.\Generated_Source\PSoC5/cyPm.c **** 
  31:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:.\Generated_Source\PSoC5/cyPm.c **** 
  34:.\Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:.\Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:.\Generated_Source\PSoC5/cyPm.c **** 
  37:.\Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:.\Generated_Source\PSoC5/cyPm.c **** 
  41:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:.\Generated_Source\PSoC5/cyPm.c **** 
  44:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:.\Generated_Source\PSoC5/cyPm.c **** 
  47:.\Generated_Source\PSoC5/cyPm.c **** 
  48:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  51:.\Generated_Source\PSoC5/cyPm.c **** *
  52:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
  53:.\Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  54:.\Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all state of the clocking system that does not persist
  55:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that needs to be altered in preparation for
  56:.\Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  57:.\Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  58:.\Generated_Source\PSoC5/cyPm.c **** *
  59:.\Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  60:.\Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  61:.\Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 3


  62:.\Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  63:.\Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  64:.\Generated_Source\PSoC5/cyPm.c **** *  speed.
  65:.\Generated_Source\PSoC5/cyPm.c **** *
  66:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  67:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  68:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  69:.\Generated_Source\PSoC5/cyPm.c **** *
  70:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
  71:.\Generated_Source\PSoC5/cyPm.c **** *  None
  72:.\Generated_Source\PSoC5/cyPm.c **** *
  73:.\Generated_Source\PSoC5/cyPm.c **** * Return:
  74:.\Generated_Source\PSoC5/cyPm.c **** *  None
  75:.\Generated_Source\PSoC5/cyPm.c **** *
  76:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
  77:.\Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  78:.\Generated_Source\PSoC5/cyPm.c **** *
  79:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  80:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  81:.\Generated_Source\PSoC5/cyPm.c **** {
  46              		.loc 1 81 0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 1, uses_anonymous_args = 0
  50 0000 80B5     		push	{r7, lr}
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 7, -8
  53              		.cfi_offset 14, -4
  54 0002 00AF     		add	r7, sp, #0
  55              		.cfi_def_cfa_register 7
  82:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  83:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  56              		.loc 1 83 0
  57 0004 7F4B     		ldr	r3, .L21
  58 0006 1B78     		ldrb	r3, [r3]
  59 0008 DBB2     		uxtb	r3, r3
  60 000a 03F00F03 		and	r3, r3, #15
  61 000e DAB2     		uxtb	r2, r3
  62 0010 7D4B     		ldr	r3, .L21+4
  63 0012 1A70     		strb	r2, [r3]
  84:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  64              		.loc 1 84 0
  65 0014 7D4B     		ldr	r3, .L21+8
  66 0016 1B78     		ldrb	r3, [r3]
  67 0018 DAB2     		uxtb	r2, r3
  68 001a 7B4B     		ldr	r3, .L21+4
  69 001c 5A70     		strb	r2, [r3, #1]
  85:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  70              		.loc 1 85 0
  71 001e 794A     		ldr	r2, .L21
  72 0020 784B     		ldr	r3, .L21
  73 0022 1B78     		ldrb	r3, [r3]
  74 0024 DBB2     		uxtb	r3, r3
  75 0026 23F00F03 		bic	r3, r3, #15
  76 002a DBB2     		uxtb	r3, r3
  77 002c 1370     		strb	r3, [r2]
  86:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 4


  78              		.loc 1 86 0
  79 002e 774B     		ldr	r3, .L21+8
  80 0030 1B78     		ldrb	r3, [r3]
  81 0032 764B     		ldr	r3, .L21+8
  82 0034 0022     		movs	r2, #0
  83 0036 1A70     		strb	r2, [r3]
  87:.\Generated_Source\PSoC5/cyPm.c **** 
  88:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  89:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  84              		.loc 1 89 0
  85 0038 754B     		ldr	r3, .L21+12
  86 003a 1B78     		ldrb	r3, [r3]
  87 003c DBB2     		uxtb	r3, r3
  88 003e 23F03F03 		bic	r3, r3, #63
  89 0042 DAB2     		uxtb	r2, r3
  90 0044 704B     		ldr	r3, .L21+4
  91 0046 5A71     		strb	r2, [r3, #5]
  90:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  92              		.loc 1 90 0
  93 0048 3720     		movs	r0, #55
  94 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  91:.\Generated_Source\PSoC5/cyPm.c **** 
  92:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  93:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  95              		.loc 1 93 0
  96 004e 714B     		ldr	r3, .L21+16
  97 0050 1B78     		ldrb	r3, [r3]
  98 0052 DBB2     		uxtb	r3, r3
  99 0054 03F00703 		and	r3, r3, #7
 100 0058 DAB2     		uxtb	r2, r3
 101 005a 6B4B     		ldr	r3, .L21+4
 102 005c DA70     		strb	r2, [r3, #3]
  94:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 103              		.loc 1 94 0
 104 005e 6D4B     		ldr	r3, .L21+16
 105 0060 1B78     		ldrb	r3, [r3]
 106 0062 DBB2     		uxtb	r3, r3
 107 0064 03F04003 		and	r3, r3, #64
 108 0068 DAB2     		uxtb	r2, r3
 109 006a 674B     		ldr	r3, .L21+4
 110 006c 1A71     		strb	r2, [r3, #4]
  95:.\Generated_Source\PSoC5/cyPm.c **** 
  96:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  97:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 111              		.loc 1 97 0
 112 006e 694B     		ldr	r3, .L21+16
 113 0070 1B78     		ldrb	r3, [r3]
 114 0072 DBB2     		uxtb	r3, r3
 115 0074 03F01003 		and	r3, r3, #16
 116 0078 002B     		cmp	r3, #0
 117 007a 03D0     		beq	.L2
  98:.\Generated_Source\PSoC5/cyPm.c ****     {
  99:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
 100:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 118              		.loc 1 100 0
 119 007c 624B     		ldr	r3, .L21+4
 120 007e 0122     		movs	r2, #1
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 5


 121 0080 5A72     		strb	r2, [r3, #9]
 122 0082 02E0     		b	.L3
 123              	.L2:
 101:.\Generated_Source\PSoC5/cyPm.c ****     }
 102:.\Generated_Source\PSoC5/cyPm.c ****     else
 103:.\Generated_Source\PSoC5/cyPm.c ****     {
 104:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
 105:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 124              		.loc 1 105 0
 125 0084 604B     		ldr	r3, .L21+4
 126 0086 0022     		movs	r2, #0
 127 0088 5A72     		strb	r2, [r3, #9]
 128              	.L3:
 106:.\Generated_Source\PSoC5/cyPm.c ****     }
 107:.\Generated_Source\PSoC5/cyPm.c **** 
 108:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 109:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 129              		.loc 1 109 0
 130 008a 0420     		movs	r0, #4
 131 008c FFF7FEFF 		bl	CyIMO_SetFreq
 110:.\Generated_Source\PSoC5/cyPm.c **** 
 111:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 112:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 132              		.loc 1 112 0
 133 0090 614B     		ldr	r3, .L21+20
 134 0092 1B78     		ldrb	r3, [r3]
 135 0094 DBB2     		uxtb	r3, r3
 136 0096 03F01003 		and	r3, r3, #16
 137 009a DBB2     		uxtb	r3, r3
 138 009c 002B     		cmp	r3, #0
 139 009e 03D0     		beq	.L4
 113:.\Generated_Source\PSoC5/cyPm.c ****     {
 114:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 115:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 140              		.loc 1 115 0
 141 00a0 594B     		ldr	r3, .L21+4
 142 00a2 0122     		movs	r2, #1
 143 00a4 9A71     		strb	r2, [r3, #6]
 144 00a6 05E0     		b	.L5
 145              	.L4:
 116:.\Generated_Source\PSoC5/cyPm.c ****     }
 117:.\Generated_Source\PSoC5/cyPm.c ****     else
 118:.\Generated_Source\PSoC5/cyPm.c ****     {
 119:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 120:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 146              		.loc 1 120 0
 147 00a8 574B     		ldr	r3, .L21+4
 148 00aa 0022     		movs	r2, #0
 149 00ac 9A71     		strb	r2, [r3, #6]
 121:.\Generated_Source\PSoC5/cyPm.c **** 
 122:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - enable */
 123:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 150              		.loc 1 123 0
 151 00ae 0020     		movs	r0, #0
 152 00b0 FFF7FEFF 		bl	CyIMO_Start
 153              	.L5:
 124:.\Generated_Source\PSoC5/cyPm.c ****     }
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 6


 125:.\Generated_Source\PSoC5/cyPm.c **** 
 126:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 127:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 154              		.loc 1 127 0
 155 00b4 574B     		ldr	r3, .L21+16
 156 00b6 1B78     		ldrb	r3, [r3]
 157 00b8 DBB2     		uxtb	r3, r3
 158 00ba 03F02003 		and	r3, r3, #32
 159 00be 002B     		cmp	r3, #0
 160 00c0 10D0     		beq	.L6
 128:.\Generated_Source\PSoC5/cyPm.c ****     {
 129:.\Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 130:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 131:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 161              		.loc 1 131 0
 162 00c2 4FF04023 		mov	r3, #1073758208
 163 00c6 1B78     		ldrb	r3, [r3]
 164 00c8 DBB2     		uxtb	r3, r3
 165 00ca 03F04003 		and	r3, r3, #64
 130:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 166              		.loc 1 130 0
 167 00ce 002B     		cmp	r3, #0
 168 00d0 01D1     		bne	.L7
 130:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 169              		.loc 1 130 0 is_stmt 0 discriminator 1
 170 00d2 0222     		movs	r2, #2
 171 00d4 00E0     		b	.L8
 172              	.L7:
 130:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 173              		.loc 1 130 0 discriminator 2
 174 00d6 0122     		movs	r2, #1
 175              	.L8:
 130:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 176              		.loc 1 130 0 discriminator 4
 177 00d8 4B4B     		ldr	r3, .L21+4
 178 00da DA71     		strb	r2, [r3, #7]
 132:.\Generated_Source\PSoC5/cyPm.c **** 
 133:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to MHz OSC */
 134:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 179              		.loc 1 134 0 is_stmt 1 discriminator 4
 180 00dc 0020     		movs	r0, #0
 181 00de FFF7FEFF 		bl	CyIMO_SetSource
 182 00e2 02E0     		b	.L9
 183              	.L6:
 135:.\Generated_Source\PSoC5/cyPm.c ****     }
 136:.\Generated_Source\PSoC5/cyPm.c ****     else
 137:.\Generated_Source\PSoC5/cyPm.c ****     {
 138:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 139:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 184              		.loc 1 139 0
 185 00e4 484B     		ldr	r3, .L21+4
 186 00e6 0022     		movs	r2, #0
 187 00e8 DA71     		strb	r2, [r3, #7]
 188              	.L9:
 140:.\Generated_Source\PSoC5/cyPm.c ****     }
 141:.\Generated_Source\PSoC5/cyPm.c **** 
 142:.\Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 7


 143:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 189              		.loc 1 143 0
 190 00ea 4FF04023 		mov	r3, #1073758208
 191 00ee 1B78     		ldrb	r3, [r3]
 192 00f0 DBB2     		uxtb	r3, r3
 193 00f2 03F03003 		and	r3, r3, #48
 194 00f6 DAB2     		uxtb	r2, r3
 195 00f8 434B     		ldr	r3, .L21+4
 196 00fa 1A72     		strb	r2, [r3, #8]
 144:.\Generated_Source\PSoC5/cyPm.c **** 
 145:.\Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 146:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 197              		.loc 1 146 0
 198 00fc 424B     		ldr	r3, .L21+4
 199 00fe 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 200 0100 002B     		cmp	r3, #0
 201 0102 09D0     		beq	.L10
 147:.\Generated_Source\PSoC5/cyPm.c ****     {
 148:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 149:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 202              		.loc 1 149 0
 203 0104 4FF04022 		mov	r2, #1073758208
 204 0108 4FF04023 		mov	r3, #1073758208
 205 010c 1B78     		ldrb	r3, [r3]
 206 010e DBB2     		uxtb	r3, r3
 207 0110 23F03003 		bic	r3, r3, #48
 208 0114 DBB2     		uxtb	r3, r3
 209 0116 1370     		strb	r3, [r2]
 210              	.L10:
 150:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 151:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 152:.\Generated_Source\PSoC5/cyPm.c **** 
 153:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 154:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 211              		.loc 1 154 0
 212 0118 3E4B     		ldr	r3, .L21+16
 213 011a 1B78     		ldrb	r3, [r3]
 214 011c DBB2     		uxtb	r3, r3
 215 011e 03F01003 		and	r3, r3, #16
 216 0122 002B     		cmp	r3, #0
 217 0124 01D0     		beq	.L11
 155:.\Generated_Source\PSoC5/cyPm.c ****     {
 156:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 218              		.loc 1 156 0
 219 0126 FFF7FEFF 		bl	CyIMO_DisableDoubler
 220              	.L11:
 157:.\Generated_Source\PSoC5/cyPm.c ****     }
 158:.\Generated_Source\PSoC5/cyPm.c **** 
 159:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 160:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 221              		.loc 1 160 0
 222 012a 3C4B     		ldr	r3, .L21+24
 223 012c 1B78     		ldrb	r3, [r3]
 224 012e DAB2     		uxtb	r2, r3
 225 0130 354B     		ldr	r3, .L21+4
 226 0132 9A72     		strb	r2, [r3, #10]
 161:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 8


 227              		.loc 1 161 0
 228 0134 344B     		ldr	r3, .L21+4
 229 0136 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 230 0138 002B     		cmp	r3, #0
 231 013a 02D0     		beq	.L12
 162:.\Generated_Source\PSoC5/cyPm.c ****     {
 163:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 232              		.loc 1 163 0
 233 013c 0020     		movs	r0, #0
 234 013e FFF7FEFF 		bl	CyMasterClk_SetDivider
 235              	.L12:
 164:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if master clock divider is 1 */
 165:.\Generated_Source\PSoC5/cyPm.c **** 
 166:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save current source */
 167:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 236              		.loc 1 167 0
 237 0142 374B     		ldr	r3, .L21+28
 238 0144 1B78     		ldrb	r3, [r3]
 239 0146 DBB2     		uxtb	r3, r3
 240 0148 03F00303 		and	r3, r3, #3
 241 014c DAB2     		uxtb	r2, r3
 242 014e 2E4B     		ldr	r3, .L21+4
 243 0150 9A70     		strb	r2, [r3, #2]
 168:.\Generated_Source\PSoC5/cyPm.c **** 
 169:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 170:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 244              		.loc 1 170 0
 245 0152 2D4B     		ldr	r3, .L21+4
 246 0154 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 247 0156 002B     		cmp	r3, #0
 248 0158 02D0     		beq	.L13
 171:.\Generated_Source\PSoC5/cyPm.c ****     {
 172:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 249              		.loc 1 172 0
 250 015a 0020     		movs	r0, #0
 251 015c FFF7FEFF 		bl	CyMasterClk_SetSource
 252              	.L13:
 173:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if master clock source is IMO */
 174:.\Generated_Source\PSoC5/cyPm.c **** 
 175:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 176:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 253              		.loc 1 176 0
 254 0160 304B     		ldr	r3, .L21+32
 255 0162 1B78     		ldrb	r3, [r3]
 256 0164 DBB2     		uxtb	r3, r3
 257 0166 9BB2     		uxth	r3, r3
 258 0168 1B02     		lsls	r3, r3, #8
 259 016a 9AB2     		uxth	r2, r3
 260 016c 264B     		ldr	r3, .L21+4
 261 016e 9A81     		strh	r2, [r3, #12]	@ movhi
 177:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 262              		.loc 1 177 0
 263 0170 2D4B     		ldr	r3, .L21+36
 264 0172 1B78     		ldrb	r3, [r3]
 265 0174 D9B2     		uxtb	r1, r3
 266 0176 244B     		ldr	r3, .L21+4
 267 0178 9A89     		ldrh	r2, [r3, #12]
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 9


 268 017a 8BB2     		uxth	r3, r1
 269 017c 1343     		orrs	r3, r3, r2
 270 017e 9AB2     		uxth	r2, r3
 271 0180 214B     		ldr	r3, .L21+4
 272 0182 9A81     		strh	r2, [r3, #12]	@ movhi
 178:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 273              		.loc 1 178 0
 274 0184 204B     		ldr	r3, .L21+4
 275 0186 9B89     		ldrh	r3, [r3, #12]
 276 0188 002B     		cmp	r3, #0
 277 018a 02D0     		beq	.L14
 179:.\Generated_Source\PSoC5/cyPm.c ****     {
 180:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 278              		.loc 1 180 0
 279 018c 0020     		movs	r0, #0
 280 018e FFF7FEFF 		bl	CyBusClk_SetDivider
 281              	.L14:
 181:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 182:.\Generated_Source\PSoC5/cyPm.c **** 
 183:.\Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for the flash according CPU frequency in MHz */
 184:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 282              		.loc 1 184 0
 283 0192 204B     		ldr	r3, .L21+16
 284 0194 1B78     		ldrb	r3, [r3]
 285 0196 DBB2     		uxtb	r3, r3
 286 0198 03F00703 		and	r3, r3, #7
 287 019c 234A     		ldr	r2, .L21+40
 288 019e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 289 01a0 1846     		mov	r0, r3
 290 01a2 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 185:.\Generated_Source\PSoC5/cyPm.c **** 
 186:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 187:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 291              		.loc 1 187 0
 292 01a6 224B     		ldr	r3, .L21+44
 293 01a8 1B78     		ldrb	r3, [r3]
 294 01aa DBB2     		uxtb	r3, r3
 295 01ac 03F00103 		and	r3, r3, #1
 296 01b0 002B     		cmp	r3, #0
 297 01b2 05D0     		beq	.L15
 188:.\Generated_Source\PSoC5/cyPm.c ****     {
 189:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 190:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 298              		.loc 1 190 0
 299 01b4 144B     		ldr	r3, .L21+4
 300 01b6 0122     		movs	r2, #1
 301 01b8 9A73     		strb	r2, [r3, #14]
 191:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 302              		.loc 1 191 0
 303 01ba FFF7FEFF 		bl	CyPLL_OUT_Stop
 304 01be 02E0     		b	.L16
 305              	.L15:
 192:.\Generated_Source\PSoC5/cyPm.c ****     }
 193:.\Generated_Source\PSoC5/cyPm.c ****     else
 194:.\Generated_Source\PSoC5/cyPm.c ****     {
 195:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 196:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 10


 306              		.loc 1 196 0
 307 01c0 114B     		ldr	r3, .L21+4
 308 01c2 0022     		movs	r2, #0
 309 01c4 9A73     		strb	r2, [r3, #14]
 310              	.L16:
 197:.\Generated_Source\PSoC5/cyPm.c ****     }
 198:.\Generated_Source\PSoC5/cyPm.c **** 
 199:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 200:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 311              		.loc 1 200 0
 312 01c6 1B4B     		ldr	r3, .L21+48
 313 01c8 1B78     		ldrb	r3, [r3]
 314 01ca DBB2     		uxtb	r3, r3
 315 01cc 03F00103 		and	r3, r3, #1
 316 01d0 002B     		cmp	r3, #0
 317 01d2 05D0     		beq	.L17
 201:.\Generated_Source\PSoC5/cyPm.c ****     {
 202:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 203:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 318              		.loc 1 203 0
 319 01d4 0C4B     		ldr	r3, .L21+4
 320 01d6 0122     		movs	r2, #1
 321 01d8 DA73     		strb	r2, [r3, #15]
 204:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 322              		.loc 1 204 0
 323 01da FFF7FEFF 		bl	CyXTAL_Stop
 324 01de 02E0     		b	.L18
 325              	.L17:
 205:.\Generated_Source\PSoC5/cyPm.c ****     }
 206:.\Generated_Source\PSoC5/cyPm.c ****     else
 207:.\Generated_Source\PSoC5/cyPm.c ****     {
 208:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 209:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 326              		.loc 1 209 0
 327 01e0 094B     		ldr	r3, .L21+4
 328 01e2 0022     		movs	r2, #0
 329 01e4 DA73     		strb	r2, [r3, #15]
 330              	.L18:
 210:.\Generated_Source\PSoC5/cyPm.c ****     }
 211:.\Generated_Source\PSoC5/cyPm.c **** 
 212:.\Generated_Source\PSoC5/cyPm.c **** 
 213:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 214:.\Generated_Source\PSoC5/cyPm.c ****     * Save enable state of delay between the system bus clock and each of the
 215:.\Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and it's value should
 216:.\Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 217:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 218:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 331              		.loc 1 218 0
 332 01e6 144B     		ldr	r3, .L21+52
 333 01e8 1B78     		ldrb	r3, [r3]
 334 01ea DBB2     		uxtb	r3, r3
 335 01ec 03F00403 		and	r3, r3, #4
 336 01f0 002B     		cmp	r3, #0
 337 01f2 03D0     		beq	.L19
 219:.\Generated_Source\PSoC5/cyPm.c ****     {
 220:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 338              		.loc 1 220 0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 11


 339 01f4 044B     		ldr	r3, .L21+4
 340 01f6 0122     		movs	r2, #1
 341 01f8 1A74     		strb	r2, [r3, #16]
 342 01fa 02E0     		b	.L1
 343              	.L19:
 221:.\Generated_Source\PSoC5/cyPm.c ****     }
 222:.\Generated_Source\PSoC5/cyPm.c ****     else
 223:.\Generated_Source\PSoC5/cyPm.c ****     {
 224:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 344              		.loc 1 224 0
 345 01fc 024B     		ldr	r3, .L21+4
 346 01fe 0022     		movs	r2, #0
 347 0200 1A74     		strb	r2, [r3, #16]
 348              	.L1:
 225:.\Generated_Source\PSoC5/cyPm.c ****     }
 226:.\Generated_Source\PSoC5/cyPm.c **** }
 349              		.loc 1 226 0
 350 0202 80BD     		pop	{r7, pc}
 351              	.L22:
 352              		.align	2
 353              	.L21:
 354 0204 A1430040 		.word	1073759137
 355 0208 30000000 		.word	cyPmClockBackup
 356 020c A2430040 		.word	1073759138
 357 0210 00480040 		.word	1073760256
 358 0214 00420040 		.word	1073758720
 359 0218 A0430040 		.word	1073759136
 360 021c 04400040 		.word	1073758212
 361 0220 05400040 		.word	1073758213
 362 0224 07400040 		.word	1073758215
 363 0228 06400040 		.word	1073758214
 364 022c 00000000 		.word	cyPmImoFreqReg2Mhz
 365 0230 20420040 		.word	1073758752
 366 0234 10420040 		.word	1073758736
 367 0238 0B400040 		.word	1073758219
 368              		.cfi_endproc
 369              	.LFE0:
 370              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 371              		.section	.rodata
 372 0007 00       		.align	2
 373              	.LC0:
 374 0008 02       		.byte	2
 375 0009 01       		.byte	1
 376 000a 03       		.byte	3
 377 000b 00       		.byte	0
 378 000c 04       		.byte	4
 379 000d 05       		.byte	5
 380 000e 06       		.byte	6
 381 000f 00       		.section	.text.CyPmRestoreClocks,"ax",%progbits
 382              		.align	2
 383              		.global	CyPmRestoreClocks
 384              		.thumb
 385              		.thumb_func
 386              		.type	CyPmRestoreClocks, %function
 387              	CyPmRestoreClocks:
 388              	.LFB1:
 227:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 12


 228:.\Generated_Source\PSoC5/cyPm.c **** 
 229:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 230:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 231:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 232:.\Generated_Source\PSoC5/cyPm.c **** *
 233:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 234:.\Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 235:.\Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 236:.\Generated_Source\PSoC5/cyPm.c **** *
 237:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 238:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 239:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 240:.\Generated_Source\PSoC5/cyPm.c **** *
 241:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 242:.\Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 243:.\Generated_Source\PSoC5/cyPm.c **** *  not ready after the hold-off timeout.
 244:.\Generated_Source\PSoC5/cyPm.c **** *
 245:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 246:.\Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. It's readiness is
 247:.\Generated_Source\PSoC5/cyPm.c **** *  not verified after the hold-off timeout.
 248:.\Generated_Source\PSoC5/cyPm.c **** *
 249:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 250:.\Generated_Source\PSoC5/cyPm.c **** *  None
 251:.\Generated_Source\PSoC5/cyPm.c **** *
 252:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 253:.\Generated_Source\PSoC5/cyPm.c **** *  None
 254:.\Generated_Source\PSoC5/cyPm.c **** *
 255:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 256:.\Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 257:.\Generated_Source\PSoC5/cyPm.c **** {
 389              		.loc 1 257 0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 24
 392              		@ frame_needed = 1, uses_anonymous_args = 0
 393 0000 80B5     		push	{r7, lr}
 394              		.cfi_def_cfa_offset 8
 395              		.cfi_offset 7, -8
 396              		.cfi_offset 14, -4
 397 0002 86B0     		sub	sp, sp, #24
 398              		.cfi_def_cfa_offset 32
 399 0004 00AF     		add	r7, sp, #0
 400              		.cfi_def_cfa_register 7
 258:.\Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 401              		.loc 1 258 0
 402 0006 1023     		movs	r3, #16
 403 0008 3B61     		str	r3, [r7, #16]
 259:.\Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 260:.\Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 261:.\Generated_Source\PSoC5/cyPm.c **** 
 262:.\Generated_Source\PSoC5/cyPm.c **** 
 263:.\Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 264:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 404              		.loc 1 264 0
 405 000a A14A     		ldr	r2, .L45
 406 000c 3B1D     		adds	r3, r7, #4
 407 000e 1068     		ldr	r0, [r2]	@ unaligned
 408 0010 1860     		str	r0, [r3]	@ unaligned
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 13


 409 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 410 0014 9279     		ldrb	r2, [r2, #6]
 411 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 412 0018 9A71     		strb	r2, [r3, #6]
 265:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 266:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 267:.\Generated_Source\PSoC5/cyPm.c **** 
 268:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between the system bus clock and ACLKs. */
 269:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 413              		.loc 1 269 0
 414 001a 9E4B     		ldr	r3, .L45+4
 415 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 416 001e 012B     		cmp	r3, #1
 417 0020 17D1     		bne	.L24
 270:.\Generated_Source\PSoC5/cyPm.c ****     {
 271:.\Generated_Source\PSoC5/cyPm.c ****         /* Delay for both the bandgap and the delay line to settle out */
 272:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 273:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 418              		.loc 1 273 0
 419 0022 9D4B     		ldr	r3, .L45+8
 420 0024 1B78     		ldrb	r3, [r3]
 421 0026 DBB2     		uxtb	r3, r3
 422 0028 03F00703 		and	r3, r3, #7
 423 002c 9B4A     		ldr	r2, .L45+12
 424 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 272:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 425              		.loc 1 272 0
 426 0030 1A46     		mov	r2, r3
 427 0032 1346     		mov	r3, r2
 428 0034 9B00     		lsls	r3, r3, #2
 429 0036 1344     		add	r3, r3, r2
 430 0038 1A01     		lsls	r2, r3, #4
 431 003a D31A     		subs	r3, r2, r3
 432 003c 1846     		mov	r0, r3
 433 003e FFF7FEFF 		bl	CyDelayCycles
 274:.\Generated_Source\PSoC5/cyPm.c **** 
 275:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 434              		.loc 1 275 0
 435 0042 974A     		ldr	r2, .L45+16
 436 0044 964B     		ldr	r3, .L45+16
 437 0046 1B78     		ldrb	r3, [r3]
 438 0048 DBB2     		uxtb	r3, r3
 439 004a 43F00403 		orr	r3, r3, #4
 440 004e DBB2     		uxtb	r3, r3
 441 0050 1370     		strb	r3, [r2]
 442              	.L24:
 276:.\Generated_Source\PSoC5/cyPm.c ****     }
 277:.\Generated_Source\PSoC5/cyPm.c **** 
 278:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 279:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 443              		.loc 1 279 0
 444 0052 904B     		ldr	r3, .L45+4
 445 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 446 0056 012B     		cmp	r3, #1
 447 0058 26D1     		bne	.L25
 280:.\Generated_Source\PSoC5/cyPm.c ****     {
 281:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 14


 282:.\Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with non zero wait
 283:.\Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 284:.\Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 285:.\Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 286:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 287:.\Generated_Source\PSoC5/cyPm.c **** 
 288:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 289:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 448              		.loc 1 289 0
 449 005a 0020     		movs	r0, #0
 450 005c FFF7FEFF 		bl	CyXTAL_Start
 290:.\Generated_Source\PSoC5/cyPm.c **** 
 291:.\Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 292:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 451              		.loc 1 292 0
 452 0060 904B     		ldr	r3, .L45+20
 453 0062 1B78     		ldrb	r3, [r3]
 293:.\Generated_Source\PSoC5/cyPm.c **** 
 294:.\Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 295:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 454              		.loc 1 295 0
 455 0064 0523     		movs	r3, #5
 456 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 457 0068 1BE0     		b	.L26
 458              	.L29:
 296:.\Generated_Source\PSoC5/cyPm.c ****         {
 297:.\Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 298:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 459              		.loc 1 298 0
 460 006a 8B4B     		ldr	r3, .L45+8
 461 006c 1B78     		ldrb	r3, [r3]
 462 006e DBB2     		uxtb	r3, r3
 463 0070 03F00703 		and	r3, r3, #7
 464 0074 894A     		ldr	r2, .L45+12
 465 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 466 0078 1A46     		mov	r2, r3
 467 007a C823     		movs	r3, #200
 468 007c 03FB02F3 		mul	r3, r3, r2
 469 0080 1846     		mov	r0, r3
 470 0082 FFF7FEFF 		bl	CyDelayCycles
 299:.\Generated_Source\PSoC5/cyPm.c **** 
 300:.\Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 301:.\Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 471              		.loc 1 301 0
 472 0086 874B     		ldr	r3, .L45+20
 473 0088 1B78     		ldrb	r3, [r3]
 474 008a DBB2     		uxtb	r3, r3
 475 008c DBB2     		uxtb	r3, r3
 476 008e 5BB2     		sxtb	r3, r3
 477 0090 002B     		cmp	r3, #0
 478 0092 03DB     		blt	.L27
 302:.\Generated_Source\PSoC5/cyPm.c ****             {
 303:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 479              		.loc 1 303 0
 480 0094 0023     		movs	r3, #0
 481 0096 3B61     		str	r3, [r7, #16]
 304:.\Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 15


 482              		.loc 1 304 0
 483 0098 00BF     		nop
 484 009a 05E0     		b	.L25
 485              	.L27:
 295:.\Generated_Source\PSoC5/cyPm.c ****         {
 486              		.loc 1 295 0 discriminator 2
 487 009c FB8A     		ldrh	r3, [r7, #22]
 488 009e 013B     		subs	r3, r3, #1
 489 00a0 FB82     		strh	r3, [r7, #22]	@ movhi
 490              	.L26:
 295:.\Generated_Source\PSoC5/cyPm.c ****         {
 491              		.loc 1 295 0 is_stmt 0 discriminator 1
 492 00a2 FB8A     		ldrh	r3, [r7, #22]
 493 00a4 002B     		cmp	r3, #0
 494 00a6 E0D1     		bne	.L29
 495              	.L25:
 305:.\Generated_Source\PSoC5/cyPm.c ****             }
 306:.\Generated_Source\PSoC5/cyPm.c ****         }
 307:.\Generated_Source\PSoC5/cyPm.c **** 
 308:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 309:.\Generated_Source\PSoC5/cyPm.c ****         {
 310:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 311:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 312:.\Generated_Source\PSoC5/cyPm.c ****             * Time to stabialize value is crystal specific.
 313:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 314:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 315:.\Generated_Source\PSoC5/cyPm.c **** 
 316:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 317:.\Generated_Source\PSoC5/cyPm.c ****         }
 318:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 319:.\Generated_Source\PSoC5/cyPm.c **** 
 320:.\Generated_Source\PSoC5/cyPm.c **** 
 321:.\Generated_Source\PSoC5/cyPm.c ****     /* Temprorary set the maximum flash wait cycles */
 322:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 496              		.loc 1 322 0 is_stmt 1
 497 00a8 3720     		movs	r0, #55
 498 00aa FFF7FEFF 		bl	CyFlash_SetWaitCycles
 323:.\Generated_Source\PSoC5/cyPm.c **** 
 324:.\Generated_Source\PSoC5/cyPm.c ****     /* The XTAL and DSI clocks are ready to be source for Master clock. */
 325:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 499              		.loc 1 325 0
 500 00ae 794B     		ldr	r3, .L45+4
 501 00b0 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 502 00b2 022B     		cmp	r3, #2
 503 00b4 03D0     		beq	.L30
 326:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 504              		.loc 1 326 0 discriminator 1
 505 00b6 774B     		ldr	r3, .L45+4
 506 00b8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 325:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 507              		.loc 1 325 0 discriminator 1
 508 00ba 032B     		cmp	r3, #3
 509 00bc 10D1     		bne	.L31
 510              	.L30:
 327:.\Generated_Source\PSoC5/cyPm.c ****     {
 328:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 329:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 16


 511              		.loc 1 329 0
 512 00be 7A4B     		ldr	r3, .L45+24
 513 00c0 1B78     		ldrb	r3, [r3]
 514 00c2 DAB2     		uxtb	r2, r3
 515 00c4 734B     		ldr	r3, .L45+4
 516 00c6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 517 00c8 9A42     		cmp	r2, r3
 518 00ca 04D0     		beq	.L32
 330:.\Generated_Source\PSoC5/cyPm.c ****         {
 331:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 332:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 519              		.loc 1 332 0
 520 00cc 714B     		ldr	r3, .L45+4
 521 00ce 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 522 00d0 1846     		mov	r0, r3
 523 00d2 FFF7FEFF 		bl	CyMasterClk_SetDivider
 524              	.L32:
 333:.\Generated_Source\PSoC5/cyPm.c ****         }
 334:.\Generated_Source\PSoC5/cyPm.c **** 
 335:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 336:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 525              		.loc 1 336 0
 526 00d6 6F4B     		ldr	r3, .L45+4
 527 00d8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 528 00da 1846     		mov	r0, r3
 529 00dc FFF7FEFF 		bl	CyMasterClk_SetSource
 530              	.L31:
 337:.\Generated_Source\PSoC5/cyPm.c ****     }
 338:.\Generated_Source\PSoC5/cyPm.c **** 
 339:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 340:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 531              		.loc 1 340 0
 532 00e0 6C4B     		ldr	r3, .L45+4
 533 00e2 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 534 00e4 03F04003 		and	r3, r3, #64
 535 00e8 002B     		cmp	r3, #0
 536 00ea 0CD0     		beq	.L33
 341:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 537              		.loc 1 341 0 discriminator 1
 538 00ec 694B     		ldr	r3, .L45+4
 539 00ee DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 540 00f0 07F11802 		add	r2, r7, #24
 541 00f4 1344     		add	r3, r3, r2
 542 00f6 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 340:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 543              		.loc 1 340 0 discriminator 1
 544 00fa 032B     		cmp	r3, #3
 545 00fc 03D1     		bne	.L33
 342:.\Generated_Source\PSoC5/cyPm.c ****     {
 343:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 344:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 546              		.loc 1 344 0
 547 00fe 0820     		movs	r0, #8
 548 0100 FFF7FEFF 		bl	CyIMO_SetFreq
 549 0104 20E0     		b	.L34
 550              	.L33:
 345:.\Generated_Source\PSoC5/cyPm.c ****     }
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 17


 346:.\Generated_Source\PSoC5/cyPm.c ****     else
 347:.\Generated_Source\PSoC5/cyPm.c ****     {
 348:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 349:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 551              		.loc 1 349 0
 552 0106 634B     		ldr	r3, .L45+4
 553 0108 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 554 010a 07F11802 		add	r2, r7, #24
 555 010e 1344     		add	r3, r3, r2
 556 0110 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 557 0114 1846     		mov	r0, r3
 558 0116 FFF7FEFF 		bl	CyIMO_SetFreq
 350:.\Generated_Source\PSoC5/cyPm.c **** 
 351:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 559              		.loc 1 351 0
 560 011a 5E4B     		ldr	r3, .L45+4
 561 011c 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 562 011e 03F04003 		and	r3, r3, #64
 563 0122 002B     		cmp	r3, #0
 564 0124 08D0     		beq	.L35
 352:.\Generated_Source\PSoC5/cyPm.c ****         {
 353:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 565              		.loc 1 353 0
 566 0126 5C4A     		ldr	r2, .L45+8
 567 0128 5B4B     		ldr	r3, .L45+8
 568 012a 1B78     		ldrb	r3, [r3]
 569 012c DBB2     		uxtb	r3, r3
 570 012e 43F04003 		orr	r3, r3, #64
 571 0132 DBB2     		uxtb	r3, r3
 572 0134 1370     		strb	r3, [r2]
 573 0136 07E0     		b	.L34
 574              	.L35:
 354:.\Generated_Source\PSoC5/cyPm.c ****         }
 355:.\Generated_Source\PSoC5/cyPm.c ****         else
 356:.\Generated_Source\PSoC5/cyPm.c ****         {
 357:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 575              		.loc 1 357 0
 576 0138 574A     		ldr	r2, .L45+8
 577 013a 574B     		ldr	r3, .L45+8
 578 013c 1B78     		ldrb	r3, [r3]
 579 013e DBB2     		uxtb	r3, r3
 580 0140 23F04003 		bic	r3, r3, #64
 581 0144 DBB2     		uxtb	r3, r3
 582 0146 1370     		strb	r3, [r2]
 583              	.L34:
 358:.\Generated_Source\PSoC5/cyPm.c ****         }
 359:.\Generated_Source\PSoC5/cyPm.c ****     }
 360:.\Generated_Source\PSoC5/cyPm.c **** 
 361:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 362:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 584              		.loc 1 362 0
 585 0148 524B     		ldr	r3, .L45+4
 586 014a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 587 014c 012B     		cmp	r3, #1
 588 014e 0AD1     		bne	.L36
 363:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 589              		.loc 1 363 0 discriminator 1
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 18


 590 0150 564B     		ldr	r3, .L45+28
 591 0152 1B78     		ldrb	r3, [r3]
 592 0154 DBB2     		uxtb	r3, r3
 593 0156 03F01003 		and	r3, r3, #16
 594 015a DBB2     		uxtb	r3, r3
 362:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 595              		.loc 1 362 0 discriminator 1
 596 015c 002B     		cmp	r3, #0
 597 015e 02D1     		bne	.L36
 364:.\Generated_Source\PSoC5/cyPm.c ****     {
 365:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 366:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 598              		.loc 1 366 0
 599 0160 0020     		movs	r0, #0
 600 0162 FFF7FEFF 		bl	CyIMO_Start
 601              	.L36:
 367:.\Generated_Source\PSoC5/cyPm.c ****     }
 368:.\Generated_Source\PSoC5/cyPm.c **** 
 369:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore disable state if needed */
 370:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 602              		.loc 1 370 0
 603 0166 4B4B     		ldr	r3, .L45+4
 604 0168 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 605 016a 002B     		cmp	r3, #0
 606 016c 09D1     		bne	.L37
 371:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 607              		.loc 1 371 0 discriminator 1
 608 016e 4F4B     		ldr	r3, .L45+28
 609 0170 1B78     		ldrb	r3, [r3]
 610 0172 DBB2     		uxtb	r3, r3
 611 0174 03F01003 		and	r3, r3, #16
 612 0178 DBB2     		uxtb	r3, r3
 370:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 613              		.loc 1 370 0 discriminator 1
 614 017a 002B     		cmp	r3, #0
 615 017c 01D0     		beq	.L37
 372:.\Generated_Source\PSoC5/cyPm.c ****     {
 373:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 616              		.loc 1 373 0
 617 017e FFF7FEFF 		bl	CyIMO_Stop
 618              	.L37:
 374:.\Generated_Source\PSoC5/cyPm.c ****     }
 375:.\Generated_Source\PSoC5/cyPm.c **** 
 376:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 377:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 619              		.loc 1 377 0
 620 0182 444B     		ldr	r3, .L45+4
 621 0184 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 622 0186 1846     		mov	r0, r3
 623 0188 FFF7FEFF 		bl	CyIMO_SetSource
 378:.\Generated_Source\PSoC5/cyPm.c **** 
 379:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 380:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 624              		.loc 1 380 0
 625 018c 414B     		ldr	r3, .L45+4
 626 018e 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 627 0190 012B     		cmp	r3, #1
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 19


 628 0192 01D1     		bne	.L38
 381:.\Generated_Source\PSoC5/cyPm.c ****     {
 382:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 629              		.loc 1 382 0
 630 0194 FFF7FEFF 		bl	CyIMO_EnableDoubler
 631              	.L38:
 383:.\Generated_Source\PSoC5/cyPm.c ****     }
 384:.\Generated_Source\PSoC5/cyPm.c **** 
 385:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 386:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 632              		.loc 1 386 0
 633 0198 3E4B     		ldr	r3, .L45+4
 634 019a 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 635 019c 1A46     		mov	r2, r3
 636 019e 4FF04023 		mov	r3, #1073758208
 637 01a2 1B78     		ldrb	r3, [r3]
 638 01a4 DBB2     		uxtb	r3, r3
 639 01a6 03F03003 		and	r3, r3, #48
 640 01aa 9A42     		cmp	r2, r3
 641 01ac 10D0     		beq	.L39
 387:.\Generated_Source\PSoC5/cyPm.c ****     {
 388:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 642              		.loc 1 388 0
 643 01ae 4FF04023 		mov	r3, #1073758208
 644 01b2 4FF04022 		mov	r2, #1073758208
 645 01b6 1278     		ldrb	r2, [r2]
 646 01b8 D2B2     		uxtb	r2, r2
 647 01ba D2B2     		uxtb	r2, r2
 648 01bc 22F03002 		bic	r2, r2, #48
 649 01c0 D1B2     		uxtb	r1, r2
 389:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 650              		.loc 1 389 0
 651 01c2 344A     		ldr	r2, .L45+4
 652 01c4 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 388:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 653              		.loc 1 388 0
 654 01c6 D2B2     		uxtb	r2, r2
 655 01c8 0A43     		orrs	r2, r2, r1
 656 01ca D2B2     		uxtb	r2, r2
 657 01cc D2B2     		uxtb	r2, r2
 658 01ce 1A70     		strb	r2, [r3]
 659              	.L39:
 390:.\Generated_Source\PSoC5/cyPm.c ****     }
 391:.\Generated_Source\PSoC5/cyPm.c **** 
 392:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 393:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 660              		.loc 1 393 0
 661 01d0 304B     		ldr	r3, .L45+4
 662 01d2 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 663 01d4 012B     		cmp	r3, #1
 664 01d6 10D1     		bne	.L40
 394:.\Generated_Source\PSoC5/cyPm.c ****     {
 395:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 396:.\Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 397:.\Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 398:.\Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 399:.\Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 20


 400:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 401:.\Generated_Source\PSoC5/cyPm.c **** 
 402:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 403:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 665              		.loc 1 403 0
 666 01d8 0020     		movs	r0, #0
 667 01da FFF7FEFF 		bl	CyPLL_OUT_Start
 404:.\Generated_Source\PSoC5/cyPm.c **** 
 405:.\Generated_Source\PSoC5/cyPm.c ****         /* Make a 250 us delay */
 406:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)CY_PM_WAIT_250_US * CY_PM_GET_CPU_FREQ_MHZ);
 668              		.loc 1 406 0
 669 01de 2E4B     		ldr	r3, .L45+8
 670 01e0 1B78     		ldrb	r3, [r3]
 671 01e2 DBB2     		uxtb	r3, r3
 672 01e4 03F00703 		and	r3, r3, #7
 673 01e8 2C4A     		ldr	r2, .L45+12
 674 01ea D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 675 01ec 1A46     		mov	r2, r3
 676 01ee FA23     		movs	r3, #250
 677 01f0 03FB02F3 		mul	r3, r3, r2
 678 01f4 1846     		mov	r0, r3
 679 01f6 FFF7FEFF 		bl	CyDelayCycles
 680              	.L40:
 407:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 408:.\Generated_Source\PSoC5/cyPm.c **** 
 409:.\Generated_Source\PSoC5/cyPm.c **** 
 410:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 411:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 681              		.loc 1 411 0
 682 01fa 264B     		ldr	r3, .L45+4
 683 01fc 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 684 01fe 002B     		cmp	r3, #0
 685 0200 03D0     		beq	.L41
 412:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 686              		.loc 1 412 0 discriminator 1
 687 0202 244B     		ldr	r3, .L45+4
 688 0204 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 411:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 689              		.loc 1 411 0 discriminator 1
 690 0206 012B     		cmp	r3, #1
 691 0208 10D1     		bne	.L42
 692              	.L41:
 413:.\Generated_Source\PSoC5/cyPm.c ****     {
 414:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 415:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 693              		.loc 1 415 0
 694 020a 274B     		ldr	r3, .L45+24
 695 020c 1B78     		ldrb	r3, [r3]
 696 020e DAB2     		uxtb	r2, r3
 697 0210 204B     		ldr	r3, .L45+4
 698 0212 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 699 0214 9A42     		cmp	r2, r3
 700 0216 04D0     		beq	.L43
 416:.\Generated_Source\PSoC5/cyPm.c ****         {
 417:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 701              		.loc 1 417 0
 702 0218 1E4B     		ldr	r3, .L45+4
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 21


 703 021a 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 704 021c 1846     		mov	r0, r3
 705 021e FFF7FEFF 		bl	CyMasterClk_SetDivider
 706              	.L43:
 418:.\Generated_Source\PSoC5/cyPm.c ****         }
 419:.\Generated_Source\PSoC5/cyPm.c **** 
 420:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 421:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 707              		.loc 1 421 0
 708 0222 1C4B     		ldr	r3, .L45+4
 709 0224 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 710 0226 1846     		mov	r0, r3
 711 0228 FFF7FEFF 		bl	CyMasterClk_SetSource
 712              	.L42:
 422:.\Generated_Source\PSoC5/cyPm.c ****     }
 423:.\Generated_Source\PSoC5/cyPm.c **** 
 424:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 425:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 713              		.loc 1 425 0
 714 022c 204B     		ldr	r3, .L45+32
 715 022e 1B78     		ldrb	r3, [r3]
 716 0230 DBB2     		uxtb	r3, r3
 717 0232 9BB2     		uxth	r3, r3
 718 0234 1B02     		lsls	r3, r3, #8
 719 0236 FB81     		strh	r3, [r7, #14]	@ movhi
 426:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 720              		.loc 1 426 0
 721 0238 1E4B     		ldr	r3, .L45+36
 722 023a 1B78     		ldrb	r3, [r3]
 723 023c DBB2     		uxtb	r3, r3
 724 023e 9AB2     		uxth	r2, r3
 725 0240 FB89     		ldrh	r3, [r7, #14]	@ movhi
 726 0242 1343     		orrs	r3, r3, r2
 727 0244 FB81     		strh	r3, [r7, #14]	@ movhi
 427:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 728              		.loc 1 427 0
 729 0246 134B     		ldr	r3, .L45+4
 730 0248 9B89     		ldrh	r3, [r3, #12]
 731 024a FA89     		ldrh	r2, [r7, #14]
 732 024c 9A42     		cmp	r2, r3
 733 024e 04D0     		beq	.L44
 428:.\Generated_Source\PSoC5/cyPm.c ****     {
 429:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 734              		.loc 1 429 0
 735 0250 104B     		ldr	r3, .L45+4
 736 0252 9B89     		ldrh	r3, [r3, #12]
 737 0254 1846     		mov	r0, r3
 738 0256 FFF7FEFF 		bl	CyBusClk_SetDivider
 739              	.L44:
 430:.\Generated_Source\PSoC5/cyPm.c ****     }
 431:.\Generated_Source\PSoC5/cyPm.c **** 
 432:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 433:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 740              		.loc 1 433 0
 741 025a 174B     		ldr	r3, .L45+40
 742 025c 164A     		ldr	r2, .L45+40
 743 025e 1278     		ldrb	r2, [r2]
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 22


 744 0260 D2B2     		uxtb	r2, r2
 745 0262 D2B2     		uxtb	r2, r2
 746 0264 02F03F02 		and	r2, r2, #63
 747 0268 D1B2     		uxtb	r1, r2
 434:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 748              		.loc 1 434 0
 749 026a 0A4A     		ldr	r2, .L45+4
 750 026c 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 433:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 751              		.loc 1 433 0
 752 026e D2B2     		uxtb	r2, r2
 753 0270 0A43     		orrs	r2, r2, r1
 754 0272 D2B2     		uxtb	r2, r2
 755 0274 D2B2     		uxtb	r2, r2
 756 0276 1A70     		strb	r2, [r3]
 435:.\Generated_Source\PSoC5/cyPm.c **** 
 436:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 437:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 757              		.loc 1 437 0
 758 0278 104B     		ldr	r3, .L45+44
 759 027a 064A     		ldr	r2, .L45+4
 760 027c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 761 027e 1A70     		strb	r2, [r3]
 438:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 762              		.loc 1 438 0
 763 0280 0F4B     		ldr	r3, .L45+48
 764 0282 044A     		ldr	r2, .L45+4
 765 0284 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 766 0286 1A70     		strb	r2, [r3]
 439:.\Generated_Source\PSoC5/cyPm.c **** }
 767              		.loc 1 439 0
 768 0288 1837     		adds	r7, r7, #24
 769              		.cfi_def_cfa_offset 8
 770 028a BD46     		mov	sp, r7
 771              		.cfi_def_cfa_register 13
 772              		@ sp needed
 773 028c 80BD     		pop	{r7, pc}
 774              	.L46:
 775 028e 00BF     		.align	2
 776              	.L45:
 777 0290 08000000 		.word	.LC0
 778 0294 30000000 		.word	cyPmClockBackup
 779 0298 00420040 		.word	1073758720
 780 029c 00000000 		.word	cyPmImoFreqReg2Mhz
 781 02a0 0B400040 		.word	1073758219
 782 02a4 10420040 		.word	1073758736
 783 02a8 04400040 		.word	1073758212
 784 02ac A0430040 		.word	1073759136
 785 02b0 07400040 		.word	1073758215
 786 02b4 06400040 		.word	1073758214
 787 02b8 00480040 		.word	1073760256
 788 02bc A1430040 		.word	1073759137
 789 02c0 A2430040 		.word	1073759138
 790              		.cfi_endproc
 791              	.LFE1:
 792              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 793              		.section	.text.CyPmAltAct,"ax",%progbits
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 23


 794              		.align	2
 795              		.global	CyPmAltAct
 796              		.thumb
 797              		.thumb_func
 798              		.type	CyPmAltAct, %function
 799              	CyPmAltAct:
 800              	.LFB2:
 440:.\Generated_Source\PSoC5/cyPm.c **** 
 441:.\Generated_Source\PSoC5/cyPm.c **** 
 442:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 443:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 444:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 445:.\Generated_Source\PSoC5/cyPm.c **** *
 446:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 447:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 448:.\Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 449:.\Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 450:.\Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 451:.\Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 452:.\Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 453:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 454:.\Generated_Source\PSoC5/cyPm.c **** *
 455:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 456:.\Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 457:.\Generated_Source\PSoC5/cyPm.c **** *
 458:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 459:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 460:.\Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 461:.\Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 462:.\Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 463:.\Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 464:.\Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 465:.\Generated_Source\PSoC5/cyPm.c **** *  Active state.
 466:.\Generated_Source\PSoC5/cyPm.c **** *
 467:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 468:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 469:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 470:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 471:.\Generated_Source\PSoC5/cyPm.c **** *
 472:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 473:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 474:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 475:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 476:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 477:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 478:.\Generated_Source\PSoC5/cyPm.c **** *
 479:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 480:.\Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 481:.\Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 482:.\Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 483:.\Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 484:.\Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 485:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 486:.\Generated_Source\PSoC5/cyPm.c **** *
 487:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 488:.\Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 489:.\Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 24


 490:.\Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 491:.\Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 492:.\Generated_Source\PSoC5/cyPm.c **** *
 493:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on wakeupSource parameter in the following
 494:.\Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 495:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 496:.\Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 497:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 498:.\Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 499:.\Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 500:.\Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 501:.\Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 502:.\Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 503:.\Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 504:.\Generated_Source\PSoC5/cyPm.c **** *
 505:.\Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 506:.\Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 507:.\Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 508:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 509:.\Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 510:.\Generated_Source\PSoC5/cyPm.c **** *
 511:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 512:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 513:.\Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 514:.\Generated_Source\PSoC5/cyPm.c **** *
 515:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 516:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 517:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 518:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 519:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 520:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 521:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 522:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 523:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 524:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 525:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 526:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 527:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 528:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 529:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 530:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 531:.\Generated_Source\PSoC5/cyPm.c **** *
 532:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 533:.\Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 534:.\Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 535:.\Generated_Source\PSoC5/cyPm.c **** *
 536:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 537:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 538:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 539:.\Generated_Source\PSoC5/cyPm.c **** *
 540:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 541:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 542:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 543:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 544:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 545:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 546:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 25


 547:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 548:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 549:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 550:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 551:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 552:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 553:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 554:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 555:.\Generated_Source\PSoC5/cyPm.c **** *
 556:.\Generated_Source\PSoC5/cyPm.c **** *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 557:.\Generated_Source\PSoC5/cyPm.c **** *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 558:.\Generated_Source\PSoC5/cyPm.c **** *
 559:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 560:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 561:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example, for a Comparator instance named MyComp the
 562:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 563:.\Generated_Source\PSoC5/cyPm.c **** *
 564:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 565:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 566:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 567:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 568:.\Generated_Source\PSoC5/cyPm.c **** *
 569:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 570:.\Generated_Source\PSoC5/cyPm.c **** *  None
 571:.\Generated_Source\PSoC5/cyPm.c **** *
 572:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 573:.\Generated_Source\PSoC5/cyPm.c **** *  No
 574:.\Generated_Source\PSoC5/cyPm.c **** *
 575:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
 576:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 577:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 578:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 579:.\Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if FTW timer is used as wakeup time)
 580:.\Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 581:.\Generated_Source\PSoC5/cyPm.c **** *
 582:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 583:.\Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 584:.\Generated_Source\PSoC5/cyPm.c **** {
 801              		.loc 1 584 0
 802              		.cfi_startproc
 803              		@ args = 0, pretend = 0, frame = 8
 804              		@ frame_needed = 1, uses_anonymous_args = 0
 805 0000 80B5     		push	{r7, lr}
 806              		.cfi_def_cfa_offset 8
 807              		.cfi_offset 7, -8
 808              		.cfi_offset 14, -4
 809 0002 82B0     		sub	sp, sp, #8
 810              		.cfi_def_cfa_offset 16
 811 0004 00AF     		add	r7, sp, #0
 812              		.cfi_def_cfa_register 7
 813 0006 0346     		mov	r3, r0
 814 0008 0A46     		mov	r2, r1
 815 000a FB80     		strh	r3, [r7, #6]	@ movhi
 816 000c 1346     		mov	r3, r2	@ movhi
 817 000e BB80     		strh	r3, [r7, #4]	@ movhi
 585:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 586:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 26


 587:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 588:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 818              		.loc 1 588 0
 819 0010 FB88     		ldrh	r3, [r7, #6]
 820 0012 002B     		cmp	r3, #0
 821 0014 02D0     		beq	.L49
 822              		.loc 1 588 0 is_stmt 0 discriminator 1
 823 0016 0020     		movs	r0, #0
 824 0018 FFF7FEFF 		bl	CyHalt
 825              	.L49:
 589:.\Generated_Source\PSoC5/cyPm.c **** 
 590:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 591:.\Generated_Source\PSoC5/cyPm.c ****         {
 592:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 593:.\Generated_Source\PSoC5/cyPm.c ****         }
 594:.\Generated_Source\PSoC5/cyPm.c **** 
 595:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 596:.\Generated_Source\PSoC5/cyPm.c **** 
 597:.\Generated_Source\PSoC5/cyPm.c **** 
 598:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 599:.\Generated_Source\PSoC5/cyPm.c **** 
 600:.\Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 601:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 602:.\Generated_Source\PSoC5/cyPm.c ****         {
 603:.\Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 604:.\Generated_Source\PSoC5/cyPm.c **** 
 605:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 606:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 607:.\Generated_Source\PSoC5/cyPm.c ****         }
 608:.\Generated_Source\PSoC5/cyPm.c **** 
 609:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 610:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 611:.\Generated_Source\PSoC5/cyPm.c ****         {
 612:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 613:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 614:.\Generated_Source\PSoC5/cyPm.c **** 
 615:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 616:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 617:.\Generated_Source\PSoC5/cyPm.c ****         }
 618:.\Generated_Source\PSoC5/cyPm.c **** 
 619:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 620:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 621:.\Generated_Source\PSoC5/cyPm.c ****         {
 622:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 623:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 624:.\Generated_Source\PSoC5/cyPm.c **** 
 625:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 626:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 627:.\Generated_Source\PSoC5/cyPm.c ****         }
 628:.\Generated_Source\PSoC5/cyPm.c **** 
 629:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 630:.\Generated_Source\PSoC5/cyPm.c **** 
 631:.\Generated_Source\PSoC5/cyPm.c **** 
 632:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 633:.\Generated_Source\PSoC5/cyPm.c **** 
 634:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 635:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 27


 826              		.loc 1 635 0 is_stmt 1
 827 001c 214B     		ldr	r3, .L50
 828 001e 1B78     		ldrb	r3, [r3]
 829 0020 DAB2     		uxtb	r2, r3
 830 0022 214B     		ldr	r3, .L50+4
 831 0024 1A71     		strb	r2, [r3, #4]
 636:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 832              		.loc 1 636 0
 833 0026 1F4A     		ldr	r2, .L50
 834 0028 BB88     		ldrh	r3, [r7, #4]
 835 002a 1B09     		lsrs	r3, r3, #4
 836 002c 9BB2     		uxth	r3, r3
 837 002e DBB2     		uxtb	r3, r3
 838 0030 1370     		strb	r3, [r2]
 637:.\Generated_Source\PSoC5/cyPm.c **** 
 638:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 639:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 839              		.loc 1 639 0
 840 0032 1E4B     		ldr	r3, .L50+8
 841 0034 1B78     		ldrb	r3, [r3]
 842 0036 DAB2     		uxtb	r2, r3
 843 0038 1B4B     		ldr	r3, .L50+4
 844 003a 5A71     		strb	r2, [r3, #5]
 640:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 845              		.loc 1 640 0
 846 003c 1B4A     		ldr	r2, .L50+8
 847 003e BB88     		ldrh	r3, [r7, #4]	@ movhi
 848 0040 DBB2     		uxtb	r3, r3
 849 0042 03F00F03 		and	r3, r3, #15
 850 0046 DBB2     		uxtb	r3, r3
 851 0048 1370     		strb	r3, [r2]
 641:.\Generated_Source\PSoC5/cyPm.c **** 
 642:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 643:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 852              		.loc 1 643 0
 853 004a 194B     		ldr	r3, .L50+12
 854 004c 1B78     		ldrb	r3, [r3]
 855 004e DAB2     		uxtb	r2, r3
 856 0050 154B     		ldr	r3, .L50+4
 857 0052 9A71     		strb	r2, [r3, #6]
 644:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 858              		.loc 1 644 0
 859 0054 164A     		ldr	r2, .L50+12
 860 0056 BB88     		ldrh	r3, [r7, #4]
 861 0058 1B0B     		lsrs	r3, r3, #12
 862 005a 9BB2     		uxth	r3, r3
 863 005c DBB2     		uxtb	r3, r3
 864 005e 03F00103 		and	r3, r3, #1
 865 0062 DBB2     		uxtb	r3, r3
 866 0064 1370     		strb	r3, [r2]
 645:.\Generated_Source\PSoC5/cyPm.c **** 
 646:.\Generated_Source\PSoC5/cyPm.c **** 
 647:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 648:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 867              		.loc 1 648 0
 868 0066 134A     		ldr	r2, .L50+16
 869 0068 124B     		ldr	r3, .L50+16
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 28


 870 006a 1B78     		ldrb	r3, [r3]
 871 006c DBB2     		uxtb	r3, r3
 872 006e 23F00703 		bic	r3, r3, #7
 873 0072 DBB2     		uxtb	r3, r3
 874 0074 43F00103 		orr	r3, r3, #1
 875 0078 DBB2     		uxtb	r3, r3
 876 007a 1370     		strb	r3, [r2]
 649:.\Generated_Source\PSoC5/cyPm.c **** 
 650:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 651:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 877              		.loc 1 651 0
 878 007c 0D4B     		ldr	r3, .L50+16
 879 007e 1B78     		ldrb	r3, [r3]
 652:.\Generated_Source\PSoC5/cyPm.c **** 
 653:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 654:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 880              		.loc 1 654 0
 881              	@ 654 ".\Generated_Source\PSoC5\cyPm.c" 1
 882 0080 00BF     		NOP
 883              	
 884              	@ 0 "" 2
 655:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 885              		.loc 1 655 0
 886              	@ 655 ".\Generated_Source\PSoC5\cyPm.c" 1
 887 0082 00BF     		NOP
 888              	
 889              	@ 0 "" 2
 656:.\Generated_Source\PSoC5/cyPm.c **** 
 657:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 658:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 890              		.loc 1 658 0
 891              	@ 658 ".\Generated_Source\PSoC5\cyPm.c" 1
 892 0084 30BF     		WFI 
 893              	
 894              	@ 0 "" 2
 659:.\Generated_Source\PSoC5/cyPm.c **** 
 660:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 661:.\Generated_Source\PSoC5/cyPm.c **** 
 662:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 663:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 895              		.loc 1 663 0
 896              		.thumb
 897 0086 074B     		ldr	r3, .L50
 898 0088 074A     		ldr	r2, .L50+4
 899 008a 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 900 008c 1A70     		strb	r2, [r3]
 664:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 901              		.loc 1 664 0
 902 008e 074B     		ldr	r3, .L50+8
 903 0090 054A     		ldr	r2, .L50+4
 904 0092 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 905 0094 1A70     		strb	r2, [r3]
 665:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 906              		.loc 1 665 0
 907 0096 064B     		ldr	r3, .L50+12
 908 0098 034A     		ldr	r2, .L50+4
 909 009a 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 29


 910 009c 1A70     		strb	r2, [r3]
 666:.\Generated_Source\PSoC5/cyPm.c **** }
 911              		.loc 1 666 0
 912 009e 0837     		adds	r7, r7, #8
 913              		.cfi_def_cfa_offset 8
 914 00a0 BD46     		mov	sp, r7
 915              		.cfi_def_cfa_register 13
 916              		@ sp needed
 917 00a2 80BD     		pop	{r7, pc}
 918              	.L51:
 919              		.align	2
 920              	.L50:
 921 00a4 98430040 		.word	1073759128
 922 00a8 00000000 		.word	cyPmBackup
 923 00ac 99430040 		.word	1073759129
 924 00b0 9A430040 		.word	1073759130
 925 00b4 93430040 		.word	1073759123
 926              		.cfi_endproc
 927              	.LFE2:
 928              		.size	CyPmAltAct, .-CyPmAltAct
 929              		.section	.text.CyPmSleep,"ax",%progbits
 930              		.align	2
 931              		.global	CyPmSleep
 932              		.thumb
 933              		.thumb_func
 934              		.type	CyPmSleep, %function
 935              	CyPmSleep:
 936              	.LFB3:
 667:.\Generated_Source\PSoC5/cyPm.c **** 
 668:.\Generated_Source\PSoC5/cyPm.c **** 
 669:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 670:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 671:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 672:.\Generated_Source\PSoC5/cyPm.c **** *
 673:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 674:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 675:.\Generated_Source\PSoC5/cyPm.c **** *
 676:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 677:.\Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as wakeup timer.
 678:.\Generated_Source\PSoC5/cyPm.c **** *
 679:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 680:.\Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 681:.\Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 682:.\Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 683:.\Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 684:.\Generated_Source\PSoC5/cyPm.c **** *
 685:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 686:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 687:.\Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 688:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be the combination
 689:.\Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 690:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 691:.\Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 692:.\Generated_Source\PSoC5/cyPm.c **** *
 693:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 694:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 695:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 30


 696:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 697:.\Generated_Source\PSoC5/cyPm.c **** *
 698:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 699:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 700:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 701:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 702:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 703:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 704:.\Generated_Source\PSoC5/cyPm.c **** *
 705:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 706:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 707:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 708:.\Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 709:.\Generated_Source\PSoC5/cyPm.c **** *  generate an interrrupt.
 710:.\Generated_Source\PSoC5/cyPm.c **** *
 711:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 712:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 713:.\Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 714:.\Generated_Source\PSoC5/cyPm.c **** *
 715:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 716:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 717:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 718:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 719:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 720:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 721:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 722:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 723:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 724:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 725:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 726:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 727:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 728:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 729:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 730:.\Generated_Source\PSoC5/cyPm.c **** *
 731:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 732:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 733:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 734:.\Generated_Source\PSoC5/cyPm.c **** *
 735:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 736:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 737:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 738:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 739:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 740:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 741:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 742:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 743:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 744:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 745:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 746:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 747:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 748:.\Generated_Source\PSoC5/cyPm.c **** *
 749:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 750:.\Generated_Source\PSoC5/cyPm.c **** *
 751:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 752:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 31


 753:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 754:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 755:.\Generated_Source\PSoC5/cyPm.c **** *
 756:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 757:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 758:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 759:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 760:.\Generated_Source\PSoC5/cyPm.c **** *
 761:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 762:.\Generated_Source\PSoC5/cyPm.c **** *  None
 763:.\Generated_Source\PSoC5/cyPm.c **** *
 764:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 765:.\Generated_Source\PSoC5/cyPm.c **** *  No
 766:.\Generated_Source\PSoC5/cyPm.c **** *
 767:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 768:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 769:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 770:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 771:.\Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 772:.\Generated_Source\PSoC5/cyPm.c **** *
 773:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 774:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 775:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 776:.\Generated_Source\PSoC5/cyPm.c **** *
 777:.\Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 778:.\Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 779:.\Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 780:.\Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 781:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 782:.\Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 783:.\Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then use of the CTW is not required.
 784:.\Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 785:.\Generated_Source\PSoC5/cyPm.c **** *
 786:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 787:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 788:.\Generated_Source\PSoC5/cyPm.c **** {
 937              		.loc 1 788 0
 938              		.cfi_startproc
 939              		@ args = 0, pretend = 0, frame = 16
 940              		@ frame_needed = 1, uses_anonymous_args = 0
 941 0000 80B5     		push	{r7, lr}
 942              		.cfi_def_cfa_offset 8
 943              		.cfi_offset 7, -8
 944              		.cfi_offset 14, -4
 945 0002 84B0     		sub	sp, sp, #16
 946              		.cfi_def_cfa_offset 24
 947 0004 00AF     		add	r7, sp, #0
 948              		.cfi_def_cfa_register 7
 949 0006 0346     		mov	r3, r0
 950 0008 0A46     		mov	r2, r1
 951 000a FB71     		strb	r3, [r7, #7]
 952 000c 1346     		mov	r3, r2	@ movhi
 953 000e BB80     		strh	r3, [r7, #4]	@ movhi
 789:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 790:.\Generated_Source\PSoC5/cyPm.c **** 
 791:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 792:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 32


 954              		.loc 1 792 0
 955 0010 FFF7FEFF 		bl	CyEnterCriticalSection
 956 0014 0346     		mov	r3, r0
 957 0016 FB73     		strb	r3, [r7, #15]
 793:.\Generated_Source\PSoC5/cyPm.c **** 
 794:.\Generated_Source\PSoC5/cyPm.c **** 
 795:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 796:.\Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 797:.\Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 798:.\Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 799:.\Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 800:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 801:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 958              		.loc 1 801 0
 959 0018 4E4B     		ldr	r3, .L62
 960 001a 1B78     		ldrb	r3, [r3]
 961 001c DBB2     		uxtb	r3, r3
 962 001e 03F00803 		and	r3, r3, #8
 963 0022 002B     		cmp	r3, #0
 964 0024 0BD1     		bne	.L53
 802:.\Generated_Source\PSoC5/cyPm.c ****     {
 803:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 804:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 965              		.loc 1 804 0
 966 0026 4C4A     		ldr	r2, .L62+4
 967 0028 4B4B     		ldr	r3, .L62+4
 968 002a 1B78     		ldrb	r3, [r3]
 969 002c DBB2     		uxtb	r3, r3
 970 002e 03F01F03 		and	r3, r3, #31
 971 0032 DBB2     		uxtb	r3, r3
 972 0034 1370     		strb	r3, [r2]
 805:.\Generated_Source\PSoC5/cyPm.c ****     }
 806:.\Generated_Source\PSoC5/cyPm.c ****     else
 807:.\Generated_Source\PSoC5/cyPm.c ****     {
 808:.\Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 809:.\Generated_Source\PSoC5/cyPm.c **** 
 810:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 811:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 812:.\Generated_Source\PSoC5/cyPm.c **** 
 813:.\Generated_Source\PSoC5/cyPm.c ****         return;
 814:.\Generated_Source\PSoC5/cyPm.c ****     }
 815:.\Generated_Source\PSoC5/cyPm.c **** 
 816:.\Generated_Source\PSoC5/cyPm.c **** 
 817:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 818:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 819:.\Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before sleep mode entry.
 820:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 821:.\Generated_Source\PSoC5/cyPm.c ****     *   be aslo disabled.
 822:.\Generated_Source\PSoC5/cyPm.c ****     *
 823:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 824:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware buzz must be
 825:.\Generated_Source\PSoC5/cyPm.c ****     *   enabled before sleep mode entry and restored on wakeup.
 826:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 827:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 828:.\Generated_Source\PSoC5/cyPm.c **** 
 829:.\Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 830:.\Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 33


 831:.\Generated_Source\PSoC5/cyPm.c ****         {
 832:.\Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 833:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 834:.\Generated_Source\PSoC5/cyPm.c ****         }
 835:.\Generated_Source\PSoC5/cyPm.c **** 
 836:.\Generated_Source\PSoC5/cyPm.c **** 
 837:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 838:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 839:.\Generated_Source\PSoC5/cyPm.c ****         {
 840:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 841:.\Generated_Source\PSoC5/cyPm.c ****             {
 842:.\Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 843:.\Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 844:.\Generated_Source\PSoC5/cyPm.c ****             }
 845:.\Generated_Source\PSoC5/cyPm.c ****             else
 846:.\Generated_Source\PSoC5/cyPm.c ****             {
 847:.\Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 848:.\Generated_Source\PSoC5/cyPm.c ****                 {
 849:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 850:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 851:.\Generated_Source\PSoC5/cyPm.c ****                 }
 852:.\Generated_Source\PSoC5/cyPm.c ****                 else
 853:.\Generated_Source\PSoC5/cyPm.c ****                 {
 854:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 855:.\Generated_Source\PSoC5/cyPm.c ****                 }
 856:.\Generated_Source\PSoC5/cyPm.c ****             }
 857:.\Generated_Source\PSoC5/cyPm.c ****         }
 858:.\Generated_Source\PSoC5/cyPm.c **** 
 859:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 860:.\Generated_Source\PSoC5/cyPm.c **** 
 861:.\Generated_Source\PSoC5/cyPm.c **** 
 862:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 863:.\Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices, an interrupt is required for the CPU to wake up. The
 864:.\Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 865:.\Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for an
 866:.\Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 867:.\Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 868:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 869:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 870:.\Generated_Source\PSoC5/cyPm.c **** 
 871:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 872:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 973              		.loc 1 872 0
 974 0036 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 975 0038 002B     		cmp	r3, #0
 976 003a 08D0     		beq	.L60
 977 003c 04E0     		b	.L61
 978              	.L53:
 811:.\Generated_Source\PSoC5/cyPm.c **** 
 979              		.loc 1 811 0
 980 003e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 981 0040 1846     		mov	r0, r3
 982 0042 FFF7FEFF 		bl	CyExitCriticalSection
 813:.\Generated_Source\PSoC5/cyPm.c ****     }
 983              		.loc 1 813 0
 984 0046 81E0     		b	.L52
 985              	.L61:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 34


 986              		.loc 1 872 0 discriminator 1
 987 0048 0020     		movs	r0, #0
 988 004a FFF7FEFF 		bl	CyHalt
 989              	.L60:
 873:.\Generated_Source\PSoC5/cyPm.c **** 
 874:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 875:.\Generated_Source\PSoC5/cyPm.c ****         {
 876:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 877:.\Generated_Source\PSoC5/cyPm.c ****         }
 878:.\Generated_Source\PSoC5/cyPm.c **** 
 879:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 880:.\Generated_Source\PSoC5/cyPm.c **** 
 881:.\Generated_Source\PSoC5/cyPm.c **** 
 882:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 990              		.loc 1 882 0
 991 004e FFF7FEFF 		bl	CyPmHibSlpSaveSet
 883:.\Generated_Source\PSoC5/cyPm.c **** 
 884:.\Generated_Source\PSoC5/cyPm.c **** 
 885:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 886:.\Generated_Source\PSoC5/cyPm.c **** 
 887:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 888:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 889:.\Generated_Source\PSoC5/cyPm.c ****         {
 890:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the CTW */
 891:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 892:.\Generated_Source\PSoC5/cyPm.c **** 
 893:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 894:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 895:.\Generated_Source\PSoC5/cyPm.c ****         }
 896:.\Generated_Source\PSoC5/cyPm.c **** 
 897:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 898:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 899:.\Generated_Source\PSoC5/cyPm.c ****         {
 900:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 901:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 902:.\Generated_Source\PSoC5/cyPm.c **** 
 903:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 904:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 905:.\Generated_Source\PSoC5/cyPm.c ****         }
 906:.\Generated_Source\PSoC5/cyPm.c **** 
 907:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 908:.\Generated_Source\PSoC5/cyPm.c **** 
 909:.\Generated_Source\PSoC5/cyPm.c **** 
 910:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 911:.\Generated_Source\PSoC5/cyPm.c **** 
 912:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 913:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 992              		.loc 1 913 0
 993 0052 424B     		ldr	r3, .L62+8
 994 0054 1B78     		ldrb	r3, [r3]
 995 0056 DAB2     		uxtb	r2, r3
 996 0058 414B     		ldr	r3, .L62+12
 997 005a 1A71     		strb	r2, [r3, #4]
 914:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 998              		.loc 1 914 0
 999 005c 3F4A     		ldr	r2, .L62+8
 1000 005e BB88     		ldrh	r3, [r7, #4]
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 35


 1001 0060 1B09     		lsrs	r3, r3, #4
 1002 0062 9BB2     		uxth	r3, r3
 1003 0064 DBB2     		uxtb	r3, r3
 1004 0066 1370     		strb	r3, [r2]
 915:.\Generated_Source\PSoC5/cyPm.c **** 
 916:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 917:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1005              		.loc 1 917 0
 1006 0068 3E4B     		ldr	r3, .L62+16
 1007 006a 1B78     		ldrb	r3, [r3]
 1008 006c DAB2     		uxtb	r2, r3
 1009 006e 3C4B     		ldr	r3, .L62+12
 1010 0070 5A71     		strb	r2, [r3, #5]
 918:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1011              		.loc 1 918 0
 1012 0072 3C4A     		ldr	r2, .L62+16
 1013 0074 BB88     		ldrh	r3, [r7, #4]	@ movhi
 1014 0076 DBB2     		uxtb	r3, r3
 1015 0078 03F00F03 		and	r3, r3, #15
 1016 007c DBB2     		uxtb	r3, r3
 1017 007e 1370     		strb	r3, [r2]
 919:.\Generated_Source\PSoC5/cyPm.c **** 
 920:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 921:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1018              		.loc 1 921 0
 1019 0080 394B     		ldr	r3, .L62+20
 1020 0082 1B78     		ldrb	r3, [r3]
 1021 0084 DAB2     		uxtb	r2, r3
 1022 0086 364B     		ldr	r3, .L62+12
 1023 0088 9A71     		strb	r2, [r3, #6]
 922:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1024              		.loc 1 922 0
 1025 008a 374A     		ldr	r2, .L62+20
 1026 008c BB88     		ldrh	r3, [r7, #4]
 1027 008e 1B0B     		lsrs	r3, r3, #12
 1028 0090 9BB2     		uxth	r3, r3
 1029 0092 DBB2     		uxtb	r3, r3
 1030 0094 03F00103 		and	r3, r3, #1
 1031 0098 DBB2     		uxtb	r3, r3
 1032 009a 1370     		strb	r3, [r2]
 923:.\Generated_Source\PSoC5/cyPm.c **** 
 924:.\Generated_Source\PSoC5/cyPm.c **** 
 925:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 926:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
 927:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
 928:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 929:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 930:.\Generated_Source\PSoC5/cyPm.c **** 
 931:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 932:.\Generated_Source\PSoC5/cyPm.c **** 
 933:.\Generated_Source\PSoC5/cyPm.c **** 
 934:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 935:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1033              		.loc 1 935 0
 1034 009c 334B     		ldr	r3, .L62+24
 1035 009e 1B78     		ldrb	r3, [r3]
 1036 00a0 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 36


 1037 00a2 03F00703 		and	r3, r3, #7
 1038 00a6 002B     		cmp	r3, #0
 1039 00a8 04D1     		bne	.L57
 936:.\Generated_Source\PSoC5/cyPm.c ****     {
 937:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 938:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1040              		.loc 1 938 0
 1041 00aa 2D4B     		ldr	r3, .L62+12
 1042 00ac 0122     		movs	r2, #1
 1043 00ae 83F82D20 		strb	r2, [r3, #45]
 1044 00b2 14E0     		b	.L58
 1045              	.L57:
 939:.\Generated_Source\PSoC5/cyPm.c ****     }
 940:.\Generated_Source\PSoC5/cyPm.c ****     else
 941:.\Generated_Source\PSoC5/cyPm.c ****     {
 942:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 943:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1046              		.loc 1 943 0
 1047 00b4 2A4B     		ldr	r3, .L62+12
 1048 00b6 0022     		movs	r2, #0
 1049 00b8 83F82D20 		strb	r2, [r3, #45]
 944:.\Generated_Source\PSoC5/cyPm.c **** 
 945:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 946:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1050              		.loc 1 946 0
 1051 00bc 2B4B     		ldr	r3, .L62+24
 1052 00be 1B78     		ldrb	r3, [r3]
 1053 00c0 DBB2     		uxtb	r3, r3
 1054 00c2 03F00703 		and	r3, r3, #7
 1055 00c6 DAB2     		uxtb	r2, r3
 1056 00c8 254B     		ldr	r3, .L62+12
 1057 00ca 83F82C20 		strb	r2, [r3, #44]
 947:.\Generated_Source\PSoC5/cyPm.c **** 
 948:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 949:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1058              		.loc 1 949 0
 1059 00ce 274A     		ldr	r2, .L62+24
 1060 00d0 264B     		ldr	r3, .L62+24
 1061 00d2 1B78     		ldrb	r3, [r3]
 1062 00d4 DBB2     		uxtb	r3, r3
 1063 00d6 23F00703 		bic	r3, r3, #7
 1064 00da DBB2     		uxtb	r3, r3
 1065 00dc 1370     		strb	r3, [r2]
 1066              	.L58:
 950:.\Generated_Source\PSoC5/cyPm.c ****     }
 951:.\Generated_Source\PSoC5/cyPm.c **** 
 952:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Sleep mode */
 953:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1067              		.loc 1 953 0
 1068 00de 1D4A     		ldr	r2, .L62
 1069 00e0 1C4B     		ldr	r3, .L62
 1070 00e2 1B78     		ldrb	r3, [r3]
 1071 00e4 DBB2     		uxtb	r3, r3
 1072 00e6 23F00703 		bic	r3, r3, #7
 1073 00ea DBB2     		uxtb	r3, r3
 1074 00ec 43F00303 		orr	r3, r3, #3
 1075 00f0 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 37


 1076 00f2 1370     		strb	r3, [r2]
 954:.\Generated_Source\PSoC5/cyPm.c **** 
 955:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 956:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1077              		.loc 1 956 0
 1078 00f4 174B     		ldr	r3, .L62
 1079 00f6 1B78     		ldrb	r3, [r3]
 957:.\Generated_Source\PSoC5/cyPm.c **** 
 958:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 959:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1080              		.loc 1 959 0
 1081              	@ 959 ".\Generated_Source\PSoC5\cyPm.c" 1
 1082 00f8 00BF     		NOP
 1083              	
 1084              	@ 0 "" 2
 960:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1085              		.loc 1 960 0
 1086              	@ 960 ".\Generated_Source\PSoC5\cyPm.c" 1
 1087 00fa 00BF     		NOP
 1088              	
 1089              	@ 0 "" 2
 961:.\Generated_Source\PSoC5/cyPm.c **** 
 962:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 963:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1090              		.loc 1 963 0
 1091              	@ 963 ".\Generated_Source\PSoC5\cyPm.c" 1
 1092 00fc 30BF     		WFI 
 1093              	
 1094              	@ 0 "" 2
 964:.\Generated_Source\PSoC5/cyPm.c **** 
 965:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
 966:.\Generated_Source\PSoC5/cyPm.c **** 
 967:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
 968:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1095              		.loc 1 968 0
 1096              		.thumb
 1097 00fe 184B     		ldr	r3, .L62+12
 1098 0100 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1099 0104 012B     		cmp	r3, #1
 1100 0106 0FD0     		beq	.L59
 969:.\Generated_Source\PSoC5/cyPm.c ****     {
 970:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1101              		.loc 1 970 0
 1102 0108 184B     		ldr	r3, .L62+24
 1103 010a 184A     		ldr	r2, .L62+24
 1104 010c 1278     		ldrb	r2, [r2]
 1105 010e D2B2     		uxtb	r2, r2
 1106 0110 D2B2     		uxtb	r2, r2
 1107 0112 22F00702 		bic	r2, r2, #7
 1108 0116 D1B2     		uxtb	r1, r2
 971:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1109              		.loc 1 971 0
 1110 0118 114A     		ldr	r2, .L62+12
 1111 011a 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
 970:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1112              		.loc 1 970 0
 1113 011e D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 38


 1114 0120 0A43     		orrs	r2, r2, r1
 1115 0122 D2B2     		uxtb	r2, r2
 1116 0124 D2B2     		uxtb	r2, r2
 1117 0126 1A70     		strb	r2, [r3]
 1118              	.L59:
 972:.\Generated_Source\PSoC5/cyPm.c ****     }
 973:.\Generated_Source\PSoC5/cyPm.c **** 
 974:.\Generated_Source\PSoC5/cyPm.c **** 
 975:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 976:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
 977:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
 978:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 979:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
 980:.\Generated_Source\PSoC5/cyPm.c **** 
 981:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 982:.\Generated_Source\PSoC5/cyPm.c **** 
 983:.\Generated_Source\PSoC5/cyPm.c **** 
 984:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
 985:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1119              		.loc 1 985 0
 1120 0128 FFF7FEFF 		bl	CyPmHibSlpRestore
 986:.\Generated_Source\PSoC5/cyPm.c **** 
 987:.\Generated_Source\PSoC5/cyPm.c **** 
 988:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
 989:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 990:.\Generated_Source\PSoC5/cyPm.c **** 
 991:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 992:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 993:.\Generated_Source\PSoC5/cyPm.c ****         {
 994:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
 995:.\Generated_Source\PSoC5/cyPm.c ****             {
 996:.\Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
 997:.\Generated_Source\PSoC5/cyPm.c ****                 {
 998:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
 999:.\Generated_Source\PSoC5/cyPm.c ****                 }
1000:.\Generated_Source\PSoC5/cyPm.c ****             }
1001:.\Generated_Source\PSoC5/cyPm.c ****         }
1002:.\Generated_Source\PSoC5/cyPm.c **** 
1003:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1004:.\Generated_Source\PSoC5/cyPm.c **** 
1005:.\Generated_Source\PSoC5/cyPm.c **** 
1006:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1007:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1121              		.loc 1 1007 0
 1122 012c 0B4B     		ldr	r3, .L62+8
 1123 012e 0C4A     		ldr	r2, .L62+12
 1124 0130 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1125 0132 1A70     		strb	r2, [r3]
1008:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1126              		.loc 1 1008 0
 1127 0134 0B4B     		ldr	r3, .L62+16
 1128 0136 0A4A     		ldr	r2, .L62+12
 1129 0138 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1130 013a 1A70     		strb	r2, [r3]
1009:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1131              		.loc 1 1009 0
 1132 013c 0A4B     		ldr	r3, .L62+20
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 39


 1133 013e 084A     		ldr	r2, .L62+12
 1134 0140 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1135 0142 1A70     		strb	r2, [r3]
1010:.\Generated_Source\PSoC5/cyPm.c **** 
1011:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1012:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1136              		.loc 1 1012 0
 1137 0144 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1138 0146 1846     		mov	r0, r3
 1139 0148 FFF7FEFF 		bl	CyExitCriticalSection
 1140              	.L52:
1013:.\Generated_Source\PSoC5/cyPm.c **** }
 1141              		.loc 1 1013 0
 1142 014c 1037     		adds	r7, r7, #16
 1143              		.cfi_def_cfa_offset 8
 1144 014e BD46     		mov	sp, r7
 1145              		.cfi_def_cfa_register 13
 1146              		@ sp needed
 1147 0150 80BD     		pop	{r7, pc}
 1148              	.L63:
 1149 0152 00BF     		.align	2
 1150              	.L62:
 1151 0154 93430040 		.word	1073759123
 1152 0158 83460040 		.word	1073759875
 1153 015c 98430040 		.word	1073759128
 1154 0160 00000000 		.word	cyPmBackup
 1155 0164 99430040 		.word	1073759129
 1156 0168 9A430040 		.word	1073759130
 1157 016c 00420040 		.word	1073758720
 1158              		.cfi_endproc
 1159              	.LFE3:
 1160              		.size	CyPmSleep, .-CyPmSleep
 1161              		.section	.text.CyPmHibernate,"ax",%progbits
 1162              		.align	2
 1163              		.global	CyPmHibernate
 1164              		.thumb
 1165              		.thumb_func
 1166              		.type	CyPmHibernate, %function
 1167              	CyPmHibernate:
 1168              	.LFB4:
1014:.\Generated_Source\PSoC5/cyPm.c **** 
1015:.\Generated_Source\PSoC5/cyPm.c **** 
1016:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1017:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1018:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1019:.\Generated_Source\PSoC5/cyPm.c **** *
1020:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1021:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1022:.\Generated_Source\PSoC5/cyPm.c **** *
1023:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
1024:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1025:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1026:.\Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate a PICU
1027:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1028:.\Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1029:.\Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1030:.\Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 40


1031:.\Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1032:.\Generated_Source\PSoC5/cyPm.c **** *
1033:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1034:.\Generated_Source\PSoC5/cyPm.c **** *  None
1035:.\Generated_Source\PSoC5/cyPm.c **** *
1036:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1037:.\Generated_Source\PSoC5/cyPm.c **** *  None
1038:.\Generated_Source\PSoC5/cyPm.c **** *
1039:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1040:.\Generated_Source\PSoC5/cyPm.c **** *  No
1041:.\Generated_Source\PSoC5/cyPm.c **** *
1042:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1043:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1044:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1045:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1046:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1047:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1048:.\Generated_Source\PSoC5/cyPm.c **** *
1049:.\Generated_Source\PSoC5/cyPm.c **** *  After wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin is
1050:.\Generated_Source\PSoC5/cyPm.c **** *  instance name of the Pins component) function must be called to clear the
1051:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow proper Hibernate mode entry andd to enable
1052:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1053:.\Generated_Source\PSoC5/cyPm.c **** *
1054:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1055:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1056:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
1057:.\Generated_Source\PSoC5/cyPm.c **** *
1058:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1059:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1060:.\Generated_Source\PSoC5/cyPm.c **** {
 1169              		.loc 1 1060 0
 1170              		.cfi_startproc
 1171              		@ args = 0, pretend = 0, frame = 8
 1172              		@ frame_needed = 1, uses_anonymous_args = 0
 1173 0000 80B5     		push	{r7, lr}
 1174              		.cfi_def_cfa_offset 8
 1175              		.cfi_offset 7, -8
 1176              		.cfi_offset 14, -4
 1177 0002 82B0     		sub	sp, sp, #8
 1178              		.cfi_def_cfa_offset 16
 1179 0004 00AF     		add	r7, sp, #0
 1180              		.cfi_def_cfa_register 7
1061:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1062:.\Generated_Source\PSoC5/cyPm.c **** 
1063:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1064:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1181              		.loc 1 1064 0
 1182 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1183 000a 0346     		mov	r3, r0
 1184 000c FB71     		strb	r3, [r7, #7]
1065:.\Generated_Source\PSoC5/cyPm.c **** 
1066:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1067:.\Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1068:.\Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter Sleep and
1069:.\Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using rising edges of
1070:.\Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1071:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 41


1072:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1185              		.loc 1 1072 0
 1186 000e 454B     		ldr	r3, .L72
 1187 0010 1B78     		ldrb	r3, [r3]
 1188 0012 DBB2     		uxtb	r3, r3
 1189 0014 03F00803 		and	r3, r3, #8
 1190 0018 002B     		cmp	r3, #0
 1191 001a 29D1     		bne	.L65
1073:.\Generated_Source\PSoC5/cyPm.c ****         {
1074:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1075:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1192              		.loc 1 1075 0
 1193 001c 424A     		ldr	r2, .L72+4
 1194 001e 424B     		ldr	r3, .L72+4
 1195 0020 1B78     		ldrb	r3, [r3]
 1196 0022 DBB2     		uxtb	r3, r3
 1197 0024 03F01F03 		and	r3, r3, #31
 1198 0028 DBB2     		uxtb	r3, r3
 1199 002a 1370     		strb	r3, [r2]
1076:.\Generated_Source\PSoC5/cyPm.c ****         }
1077:.\Generated_Source\PSoC5/cyPm.c ****         else
1078:.\Generated_Source\PSoC5/cyPm.c ****         {
1079:.\Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1080:.\Generated_Source\PSoC5/cyPm.c **** 
1081:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1082:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1083:.\Generated_Source\PSoC5/cyPm.c **** 
1084:.\Generated_Source\PSoC5/cyPm.c ****             return;
1085:.\Generated_Source\PSoC5/cyPm.c ****         }
1086:.\Generated_Source\PSoC5/cyPm.c **** 
1087:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1200              		.loc 1 1087 0
 1201 002c FFF7FEFF 		bl	CyPmHibSaveSet
1088:.\Generated_Source\PSoC5/cyPm.c **** 
1089:.\Generated_Source\PSoC5/cyPm.c **** 
1090:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1091:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1202              		.loc 1 1091 0
 1203 0030 3E4B     		ldr	r3, .L72+8
 1204 0032 1B78     		ldrb	r3, [r3]
 1205 0034 DAB2     		uxtb	r2, r3
 1206 0036 3E4B     		ldr	r3, .L72+12
 1207 0038 1A71     		strb	r2, [r3, #4]
1092:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = CY_PM_WAKEUP_PICU;
 1208              		.loc 1 1092 0
 1209 003a 3C4B     		ldr	r3, .L72+8
 1210 003c 0422     		movs	r2, #4
 1211 003e 1A70     		strb	r2, [r3]
1093:.\Generated_Source\PSoC5/cyPm.c **** 
1094:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1212              		.loc 1 1094 0
 1213 0040 3C4B     		ldr	r3, .L72+16
 1214 0042 1B78     		ldrb	r3, [r3]
 1215 0044 DAB2     		uxtb	r2, r3
 1216 0046 3A4B     		ldr	r3, .L72+12
 1217 0048 5A71     		strb	r2, [r3, #5]
1095:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = 0x00u;
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 42


 1218              		.loc 1 1095 0
 1219 004a 3A4B     		ldr	r3, .L72+16
 1220 004c 0022     		movs	r2, #0
 1221 004e 1A70     		strb	r2, [r3]
1096:.\Generated_Source\PSoC5/cyPm.c **** 
1097:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1222              		.loc 1 1097 0
 1223 0050 394B     		ldr	r3, .L72+20
 1224 0052 1B78     		ldrb	r3, [r3]
 1225 0054 DAB2     		uxtb	r2, r3
 1226 0056 364B     		ldr	r3, .L72+12
 1227 0058 9A71     		strb	r2, [r3, #6]
1098:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1228              		.loc 1 1098 0
 1229 005a 374B     		ldr	r3, .L72+20
 1230 005c 0022     		movs	r2, #0
 1231 005e 1A70     		strb	r2, [r3]
1099:.\Generated_Source\PSoC5/cyPm.c **** 
1100:.\Generated_Source\PSoC5/cyPm.c **** 
1101:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1102:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1232              		.loc 1 1102 0
 1233 0060 364B     		ldr	r3, .L72+24
 1234 0062 1B78     		ldrb	r3, [r3]
 1235 0064 DBB2     		uxtb	r3, r3
 1236 0066 03F00703 		and	r3, r3, #7
 1237 006a 002B     		cmp	r3, #0
 1238 006c 0AD1     		bne	.L68
 1239 006e 04E0     		b	.L71
 1240              	.L65:
1082:.\Generated_Source\PSoC5/cyPm.c **** 
 1241              		.loc 1 1082 0
 1242 0070 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1243 0072 1846     		mov	r0, r3
 1244 0074 FFF7FEFF 		bl	CyExitCriticalSection
1084:.\Generated_Source\PSoC5/cyPm.c ****         }
 1245              		.loc 1 1084 0
 1246 0078 50E0     		b	.L64
 1247              	.L71:
1103:.\Generated_Source\PSoC5/cyPm.c ****     {
1104:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1105:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1248              		.loc 1 1105 0
 1249 007a 2D4B     		ldr	r3, .L72+12
 1250 007c 0122     		movs	r2, #1
 1251 007e 83F82D20 		strb	r2, [r3, #45]
 1252 0082 14E0     		b	.L69
 1253              	.L68:
1106:.\Generated_Source\PSoC5/cyPm.c ****     }
1107:.\Generated_Source\PSoC5/cyPm.c ****     else
1108:.\Generated_Source\PSoC5/cyPm.c ****     {
1109:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1110:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1254              		.loc 1 1110 0
 1255 0084 2A4B     		ldr	r3, .L72+12
 1256 0086 0022     		movs	r2, #0
 1257 0088 83F82D20 		strb	r2, [r3, #45]
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 43


1111:.\Generated_Source\PSoC5/cyPm.c **** 
1112:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1113:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1258              		.loc 1 1113 0
 1259 008c 2B4B     		ldr	r3, .L72+24
 1260 008e 1B78     		ldrb	r3, [r3]
 1261 0090 DBB2     		uxtb	r3, r3
 1262 0092 03F00703 		and	r3, r3, #7
 1263 0096 DAB2     		uxtb	r2, r3
 1264 0098 254B     		ldr	r3, .L72+12
 1265 009a 83F82C20 		strb	r2, [r3, #44]
1114:.\Generated_Source\PSoC5/cyPm.c **** 
1115:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1116:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1266              		.loc 1 1116 0
 1267 009e 274A     		ldr	r2, .L72+24
 1268 00a0 264B     		ldr	r3, .L72+24
 1269 00a2 1B78     		ldrb	r3, [r3]
 1270 00a4 DBB2     		uxtb	r3, r3
 1271 00a6 23F00703 		bic	r3, r3, #7
 1272 00aa DBB2     		uxtb	r3, r3
 1273 00ac 1370     		strb	r3, [r2]
 1274              	.L69:
1117:.\Generated_Source\PSoC5/cyPm.c ****     }
1118:.\Generated_Source\PSoC5/cyPm.c **** 
1119:.\Generated_Source\PSoC5/cyPm.c **** 
1120:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1121:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1275              		.loc 1 1121 0
 1276 00ae 1D4A     		ldr	r2, .L72
 1277 00b0 1C4B     		ldr	r3, .L72
 1278 00b2 1B78     		ldrb	r3, [r3]
 1279 00b4 DBB2     		uxtb	r3, r3
 1280 00b6 23F00703 		bic	r3, r3, #7
 1281 00ba DBB2     		uxtb	r3, r3
 1282 00bc 43F00403 		orr	r3, r3, #4
 1283 00c0 DBB2     		uxtb	r3, r3
 1284 00c2 1370     		strb	r3, [r2]
1122:.\Generated_Source\PSoC5/cyPm.c **** 
1123:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1124:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1285              		.loc 1 1124 0
 1286 00c4 174B     		ldr	r3, .L72
 1287 00c6 1B78     		ldrb	r3, [r3]
1125:.\Generated_Source\PSoC5/cyPm.c **** 
1126:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
1127:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1288              		.loc 1 1127 0
 1289              	@ 1127 ".\Generated_Source\PSoC5\cyPm.c" 1
 1290 00c8 00BF     		NOP
 1291              	
 1292              	@ 0 "" 2
1128:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1293              		.loc 1 1128 0
 1294              	@ 1128 ".\Generated_Source\PSoC5\cyPm.c" 1
 1295 00ca 00BF     		NOP
 1296              	
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 44


 1297              	@ 0 "" 2
1129:.\Generated_Source\PSoC5/cyPm.c **** 
1130:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1131:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1298              		.loc 1 1131 0
 1299              	@ 1131 ".\Generated_Source\PSoC5\cyPm.c" 1
 1300 00cc 30BF     		WFI 
 1301              	
 1302              	@ 0 "" 2
1132:.\Generated_Source\PSoC5/cyPm.c **** 
1133:.\Generated_Source\PSoC5/cyPm.c **** 
1134:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1135:.\Generated_Source\PSoC5/cyPm.c **** 
1136:.\Generated_Source\PSoC5/cyPm.c **** 
1137:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1138:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1303              		.loc 1 1138 0
 1304              		.thumb
 1305 00ce 184B     		ldr	r3, .L72+12
 1306 00d0 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1307 00d4 012B     		cmp	r3, #1
 1308 00d6 0FD0     		beq	.L70
1139:.\Generated_Source\PSoC5/cyPm.c ****     {
1140:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1309              		.loc 1 1140 0
 1310 00d8 184B     		ldr	r3, .L72+24
 1311 00da 184A     		ldr	r2, .L72+24
 1312 00dc 1278     		ldrb	r2, [r2]
 1313 00de D2B2     		uxtb	r2, r2
 1314 00e0 D2B2     		uxtb	r2, r2
 1315 00e2 22F00702 		bic	r2, r2, #7
 1316 00e6 D1B2     		uxtb	r1, r2
1141:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1317              		.loc 1 1141 0
 1318 00e8 114A     		ldr	r2, .L72+12
 1319 00ea 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1140:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1320              		.loc 1 1140 0
 1321 00ee D2B2     		uxtb	r2, r2
 1322 00f0 0A43     		orrs	r2, r2, r1
 1323 00f2 D2B2     		uxtb	r2, r2
 1324 00f4 D2B2     		uxtb	r2, r2
 1325 00f6 1A70     		strb	r2, [r3]
 1326              	.L70:
1142:.\Generated_Source\PSoC5/cyPm.c ****     }
1143:.\Generated_Source\PSoC5/cyPm.c **** 
1144:.\Generated_Source\PSoC5/cyPm.c **** 
1145:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1146:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1327              		.loc 1 1146 0
 1328 00f8 FFF7FEFF 		bl	CyPmHibRestore
1147:.\Generated_Source\PSoC5/cyPm.c **** 
1148:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1149:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1329              		.loc 1 1149 0
 1330 00fc 0B4B     		ldr	r3, .L72+8
 1331 00fe 0C4A     		ldr	r2, .L72+12
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 45


 1332 0100 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1333 0102 1A70     		strb	r2, [r3]
1150:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1334              		.loc 1 1150 0
 1335 0104 0B4B     		ldr	r3, .L72+16
 1336 0106 0A4A     		ldr	r2, .L72+12
 1337 0108 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1338 010a 1A70     		strb	r2, [r3]
1151:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1339              		.loc 1 1151 0
 1340 010c 0A4B     		ldr	r3, .L72+20
 1341 010e 084A     		ldr	r2, .L72+12
 1342 0110 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1343 0112 1A70     		strb	r2, [r3]
1152:.\Generated_Source\PSoC5/cyPm.c **** 
1153:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1154:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1344              		.loc 1 1154 0
 1345 0114 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1346 0116 1846     		mov	r0, r3
 1347 0118 FFF7FEFF 		bl	CyExitCriticalSection
 1348              	.L64:
1155:.\Generated_Source\PSoC5/cyPm.c **** }
 1349              		.loc 1 1155 0
 1350 011c 0837     		adds	r7, r7, #8
 1351              		.cfi_def_cfa_offset 8
 1352 011e BD46     		mov	sp, r7
 1353              		.cfi_def_cfa_register 13
 1354              		@ sp needed
 1355 0120 80BD     		pop	{r7, pc}
 1356              	.L73:
 1357 0122 00BF     		.align	2
 1358              	.L72:
 1359 0124 93430040 		.word	1073759123
 1360 0128 83460040 		.word	1073759875
 1361 012c 98430040 		.word	1073759128
 1362 0130 00000000 		.word	cyPmBackup
 1363 0134 99430040 		.word	1073759129
 1364 0138 9A430040 		.word	1073759130
 1365 013c 00420040 		.word	1073758720
 1366              		.cfi_endproc
 1367              	.LFE4:
 1368              		.size	CyPmHibernate, .-CyPmHibernate
 1369              		.section	.text.CyPmReadStatus,"ax",%progbits
 1370              		.align	2
 1371              		.global	CyPmReadStatus
 1372              		.thumb
 1373              		.thumb_func
 1374              		.type	CyPmReadStatus, %function
 1375              	CyPmReadStatus:
 1376              	.LFB5:
1156:.\Generated_Source\PSoC5/cyPm.c **** 
1157:.\Generated_Source\PSoC5/cyPm.c **** 
1158:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1159:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1160:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1161:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 46


1162:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1163:.\Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1164:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1165:.\Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1166:.\Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1167:.\Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1168:.\Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1169:.\Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1170:.\Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1171:.\Generated_Source\PSoC5/cyPm.c **** *
1172:.\Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1173:.\Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1174:.\Generated_Source\PSoC5/cyPm.c **** *
1175:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1176:.\Generated_Source\PSoC5/cyPm.c **** *  mask: Bits in the shadow register to clear.
1177:.\Generated_Source\PSoC5/cyPm.c **** *
1178:.\Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1179:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1180:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1181:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1182:.\Generated_Source\PSoC5/cyPm.c **** *
1183:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1184:.\Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1185:.\Generated_Source\PSoC5/cyPm.c **** *
1186:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1187:.\Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1188:.\Generated_Source\PSoC5/cyPm.c **** {
 1377              		.loc 1 1188 0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 16
 1380              		@ frame_needed = 1, uses_anonymous_args = 0
 1381 0000 80B5     		push	{r7, lr}
 1382              		.cfi_def_cfa_offset 8
 1383              		.cfi_offset 7, -8
 1384              		.cfi_offset 14, -4
 1385 0002 84B0     		sub	sp, sp, #16
 1386              		.cfi_def_cfa_offset 24
 1387 0004 00AF     		add	r7, sp, #0
 1388              		.cfi_def_cfa_register 7
 1389 0006 0346     		mov	r3, r0
 1390 0008 FB71     		strb	r3, [r7, #7]
1189:.\Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1190:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1191:.\Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1192:.\Generated_Source\PSoC5/cyPm.c **** 
1193:.\Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1194:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1391              		.loc 1 1194 0
 1392 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1393 000e 0346     		mov	r3, r0
 1394 0010 FB73     		strb	r3, [r7, #15]
1195:.\Generated_Source\PSoC5/cyPm.c **** 
1196:.\Generated_Source\PSoC5/cyPm.c ****     /* Save value of the register, copy it and clear desired bit */
1197:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1395              		.loc 1 1197 0
 1396 0012 0F4B     		ldr	r3, .L76
 1397 0014 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 47


 1398 0016 DAB2     		uxtb	r2, r3
 1399 0018 0E4B     		ldr	r3, .L76+4
 1400 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1401 001c 1343     		orrs	r3, r3, r2
 1402 001e DAB2     		uxtb	r2, r3
 1403 0020 0C4B     		ldr	r3, .L76+4
 1404 0022 1A70     		strb	r2, [r3]
1198:.\Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus;
 1405              		.loc 1 1198 0
 1406 0024 0B4B     		ldr	r3, .L76+4
 1407 0026 1B78     		ldrb	r3, [r3]
 1408 0028 BB73     		strb	r3, [r7, #14]
1199:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1409              		.loc 1 1199 0
 1410 002a FB79     		ldrb	r3, [r7, #7]
 1411 002c DB43     		mvns	r3, r3
 1412 002e DAB2     		uxtb	r2, r3
 1413 0030 084B     		ldr	r3, .L76+4
 1414 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1415 0034 1340     		ands	r3, r3, r2
 1416 0036 DAB2     		uxtb	r2, r3
 1417 0038 064B     		ldr	r3, .L76+4
 1418 003a 1A70     		strb	r2, [r3]
1200:.\Generated_Source\PSoC5/cyPm.c **** 
1201:.\Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1202:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1419              		.loc 1 1202 0
 1420 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1421 003e 1846     		mov	r0, r3
 1422 0040 FFF7FEFF 		bl	CyExitCriticalSection
1203:.\Generated_Source\PSoC5/cyPm.c **** 
1204:.\Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1423              		.loc 1 1204 0
 1424 0044 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1205:.\Generated_Source\PSoC5/cyPm.c **** }
 1425              		.loc 1 1205 0
 1426 0046 1846     		mov	r0, r3
 1427 0048 1037     		adds	r7, r7, #16
 1428              		.cfi_def_cfa_offset 8
 1429 004a BD46     		mov	sp, r7
 1430              		.cfi_def_cfa_register 13
 1431              		@ sp needed
 1432 004c 80BD     		pop	{r7, pc}
 1433              	.L77:
 1434 004e 00BF     		.align	2
 1435              	.L76:
 1436 0050 90430040 		.word	1073759120
 1437 0054 42000000 		.word	interruptStatus.4797
 1438              		.cfi_endproc
 1439              	.LFE5:
 1440              		.size	CyPmReadStatus, .-CyPmReadStatus
 1441              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1442              		.align	2
 1443              		.thumb
 1444              		.thumb_func
 1445              		.type	CyPmHibSaveSet, %function
 1446              	CyPmHibSaveSet:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 48


 1447              	.LFB6:
1206:.\Generated_Source\PSoC5/cyPm.c **** 
1207:.\Generated_Source\PSoC5/cyPm.c **** 
1208:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1209:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1210:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1211:.\Generated_Source\PSoC5/cyPm.c **** *
1212:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1213:.\Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1214:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1215:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1216:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1217:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1218:.\Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1219:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1220:.\Generated_Source\PSoC5/cyPm.c **** *
1221:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1222:.\Generated_Source\PSoC5/cyPm.c **** *  None
1223:.\Generated_Source\PSoC5/cyPm.c **** *
1224:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1225:.\Generated_Source\PSoC5/cyPm.c **** *  None
1226:.\Generated_Source\PSoC5/cyPm.c **** *
1227:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1228:.\Generated_Source\PSoC5/cyPm.c **** *  No
1229:.\Generated_Source\PSoC5/cyPm.c **** *
1230:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1231:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1232:.\Generated_Source\PSoC5/cyPm.c **** {
 1448              		.loc 1 1232 0
 1449              		.cfi_startproc
 1450              		@ args = 0, pretend = 0, frame = 0
 1451              		@ frame_needed = 1, uses_anonymous_args = 0
 1452 0000 80B5     		push	{r7, lr}
 1453              		.cfi_def_cfa_offset 8
 1454              		.cfi_offset 7, -8
 1455              		.cfi_offset 14, -4
 1456 0002 00AF     		add	r7, sp, #0
 1457              		.cfi_def_cfa_register 7
1233:.\Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1234:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1458              		.loc 1 1234 0
 1459 0004 2D4B     		ldr	r3, .L82
 1460 0006 1B78     		ldrb	r3, [r3]
 1461 0008 DBB2     		uxtb	r3, r3
 1462 000a 03F00403 		and	r3, r3, #4
 1463 000e 002B     		cmp	r3, #0
 1464 0010 07D0     		beq	.L79
1235:.\Generated_Source\PSoC5/cyPm.c ****     {
1236:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1237:.\Generated_Source\PSoC5/cyPm.c ****         * If I2C backup regulator is enabled, all the fixed-function registers
1238:.\Generated_Source\PSoC5/cyPm.c ****         * store their values while device is in low power mode, otherwise their
1239:.\Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1240:.\Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1241:.\Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that I2C block
1242:.\Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1243:.\Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1244:.\Generated_Source\PSoC5/cyPm.c ****         * restoration.
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 49


1245:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1246:.\Generated_Source\PSoC5/cyPm.c **** 
1247:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1248:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1465              		.loc 1 1248 0
 1466 0012 2A4A     		ldr	r2, .L82
 1467 0014 294B     		ldr	r3, .L82
 1468 0016 1B78     		ldrb	r3, [r3]
 1469 0018 DBB2     		uxtb	r3, r3
 1470 001a 23F00403 		bic	r3, r3, #4
 1471 001e DBB2     		uxtb	r3, r3
 1472 0020 1370     		strb	r3, [r2]
 1473              	.L79:
1249:.\Generated_Source\PSoC5/cyPm.c ****     }
1250:.\Generated_Source\PSoC5/cyPm.c **** 
1251:.\Generated_Source\PSoC5/cyPm.c **** 
1252:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1253:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1474              		.loc 1 1253 0
 1475 0022 0120     		movs	r0, #1
 1476 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1477 0028 0346     		mov	r3, r0
 1478 002a 1A46     		mov	r2, r3
 1479 002c 244B     		ldr	r3, .L82+4
 1480 002e 1A70     		strb	r2, [r3]
1254:.\Generated_Source\PSoC5/cyPm.c **** 
1255:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1256:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1481              		.loc 1 1256 0
 1482 0030 244B     		ldr	r3, .L82+8
 1483 0032 1B78     		ldrb	r3, [r3]
 1484 0034 DBB2     		uxtb	r3, r3
 1485 0036 03F00203 		and	r3, r3, #2
1257:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1486              		.loc 1 1257 0
 1487 003a 002B     		cmp	r3, #0
 1488 003c 14BF     		ite	ne
 1489 003e 0123     		movne	r3, #1
 1490 0040 0023     		moveq	r3, #0
 1491 0042 DBB2     		uxtb	r3, r3
 1492 0044 1A46     		mov	r2, r3
1256:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1493              		.loc 1 1256 0
 1494 0046 1E4B     		ldr	r3, .L82+4
 1495 0048 5A70     		strb	r2, [r3, #1]
1258:.\Generated_Source\PSoC5/cyPm.c **** 
1259:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1260:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1496              		.loc 1 1260 0
 1497 004a 1E4B     		ldr	r3, .L82+8
 1498 004c 1B78     		ldrb	r3, [r3]
 1499 004e DBB2     		uxtb	r3, r3
 1500 0050 03F00403 		and	r3, r3, #4
1261:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1501              		.loc 1 1261 0
 1502 0054 002B     		cmp	r3, #0
 1503 0056 14BF     		ite	ne
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 50


 1504 0058 0123     		movne	r3, #1
 1505 005a 0023     		moveq	r3, #0
 1506 005c DBB2     		uxtb	r3, r3
 1507 005e 1A46     		mov	r2, r3
1260:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1508              		.loc 1 1260 0
 1509 0060 174B     		ldr	r3, .L82+4
 1510 0062 9A70     		strb	r2, [r3, #2]
1262:.\Generated_Source\PSoC5/cyPm.c **** 
1263:.\Generated_Source\PSoC5/cyPm.c **** 
1264:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1265:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1511              		.loc 1 1265 0
 1512 0064 184B     		ldr	r3, .L82+12
 1513 0066 1B78     		ldrb	r3, [r3]
 1514 0068 DBB2     		uxtb	r3, r3
 1515 006a 03F01003 		and	r3, r3, #16
 1516 006e 002B     		cmp	r3, #0
 1517 0070 0BD1     		bne	.L80
1266:.\Generated_Source\PSoC5/cyPm.c ****     {
1267:.\Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1268:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1518              		.loc 1 1268 0
 1519 0072 134B     		ldr	r3, .L82+4
 1520 0074 0022     		movs	r2, #0
 1521 0076 DA70     		strb	r2, [r3, #3]
1269:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1522              		.loc 1 1269 0
 1523 0078 134A     		ldr	r2, .L82+12
 1524 007a 134B     		ldr	r3, .L82+12
 1525 007c 1B78     		ldrb	r3, [r3]
 1526 007e DBB2     		uxtb	r3, r3
 1527 0080 43F01003 		orr	r3, r3, #16
 1528 0084 DBB2     		uxtb	r3, r3
 1529 0086 1370     		strb	r3, [r2]
 1530 0088 02E0     		b	.L81
 1531              	.L80:
1270:.\Generated_Source\PSoC5/cyPm.c ****     }
1271:.\Generated_Source\PSoC5/cyPm.c ****     else
1272:.\Generated_Source\PSoC5/cyPm.c ****     {
1273:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1532              		.loc 1 1273 0
 1533 008a 0D4B     		ldr	r3, .L82+4
 1534 008c 0122     		movs	r2, #1
 1535 008e DA70     		strb	r2, [r3, #3]
 1536              	.L81:
1274:.\Generated_Source\PSoC5/cyPm.c ****     }
1275:.\Generated_Source\PSoC5/cyPm.c **** 
1276:.\Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1277:.\Generated_Source\PSoC5/cyPm.c **** 
1278:.\Generated_Source\PSoC5/cyPm.c **** 
1279:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1280:.\Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1281:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1282:.\Generated_Source\PSoC5/cyPm.c **** 
1283:.\Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1284:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 51


 1537              		.loc 1 1284 0
 1538 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1285:.\Generated_Source\PSoC5/cyPm.c **** 
1286:.\Generated_Source\PSoC5/cyPm.c **** 
1287:.\Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1288:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1539              		.loc 1 1288 0
 1540 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1289:.\Generated_Source\PSoC5/cyPm.c **** 
1290:.\Generated_Source\PSoC5/cyPm.c **** 
1291:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1292:.\Generated_Source\PSoC5/cyPm.c ****     * Save and set power mode wakeup trim registers
1293:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1294:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1541              		.loc 1 1294 0
 1542 0098 0C4B     		ldr	r3, .L82+16
 1543 009a 1B78     		ldrb	r3, [r3]
 1544 009c DAB2     		uxtb	r2, r3
 1545 009e 084B     		ldr	r3, .L82+4
 1546 00a0 DA71     		strb	r2, [r3, #7]
1295:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1547              		.loc 1 1295 0
 1548 00a2 0B4B     		ldr	r3, .L82+20
 1549 00a4 1B78     		ldrb	r3, [r3]
 1550 00a6 DAB2     		uxtb	r2, r3
 1551 00a8 054B     		ldr	r3, .L82+4
 1552 00aa 1A72     		strb	r2, [r3, #8]
1296:.\Generated_Source\PSoC5/cyPm.c **** 
1297:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1553              		.loc 1 1297 0
 1554 00ac 074B     		ldr	r3, .L82+16
 1555 00ae FF22     		movs	r2, #255
 1556 00b0 1A70     		strb	r2, [r3]
1298:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1557              		.loc 1 1298 0
 1558 00b2 074B     		ldr	r3, .L82+20
 1559 00b4 B022     		movs	r2, #176
 1560 00b6 1A70     		strb	r2, [r3]
1299:.\Generated_Source\PSoC5/cyPm.c **** }
 1561              		.loc 1 1299 0
 1562 00b8 80BD     		pop	{r7, pc}
 1563              	.L83:
 1564 00ba 00BF     		.align	2
 1565              	.L82:
 1566 00bc 31430040 		.word	1073759025
 1567 00c0 00000000 		.word	cyPmBackup
 1568 00c4 00430040 		.word	1073758976
 1569 00c8 83460040 		.word	1073759875
 1570 00cc 85460040 		.word	1073759877
 1571 00d0 86460040 		.word	1073759878
 1572              		.cfi_endproc
 1573              	.LFE6:
 1574              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1575              		.section	.text.CyPmHibRestore,"ax",%progbits
 1576              		.align	2
 1577              		.thumb
 1578              		.thumb_func
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 52


 1579              		.type	CyPmHibRestore, %function
 1580              	CyPmHibRestore:
 1581              	.LFB7:
1300:.\Generated_Source\PSoC5/cyPm.c **** 
1301:.\Generated_Source\PSoC5/cyPm.c **** 
1302:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1303:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1304:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1305:.\Generated_Source\PSoC5/cyPm.c **** *
1306:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1307:.\Generated_Source\PSoC5/cyPm.c **** *  Restore device for proper Hibernate mode exit:
1308:.\Generated_Source\PSoC5/cyPm.c **** *  - Restore LVI/HVI configuration - call CyPmHviLviRestore()
1309:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1310:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enable it
1311:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores state of 1 kHz and 100 kHz ILO and disable them
1312:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores sleep regulator settings
1313:.\Generated_Source\PSoC5/cyPm.c **** *
1314:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1315:.\Generated_Source\PSoC5/cyPm.c **** *  None
1316:.\Generated_Source\PSoC5/cyPm.c **** *
1317:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1318:.\Generated_Source\PSoC5/cyPm.c **** *  None
1319:.\Generated_Source\PSoC5/cyPm.c **** *
1320:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1321:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1322:.\Generated_Source\PSoC5/cyPm.c **** {
 1582              		.loc 1 1322 0
 1583              		.cfi_startproc
 1584              		@ args = 0, pretend = 0, frame = 0
 1585              		@ frame_needed = 1, uses_anonymous_args = 0
 1586 0000 80B5     		push	{r7, lr}
 1587              		.cfi_def_cfa_offset 8
 1588              		.cfi_offset 7, -8
 1589              		.cfi_offset 14, -4
 1590 0002 00AF     		add	r7, sp, #0
 1591              		.cfi_def_cfa_register 7
1323:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1324:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1592              		.loc 1 1324 0
 1593 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1325:.\Generated_Source\PSoC5/cyPm.c **** 
1326:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1327:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1594              		.loc 1 1327 0
 1595 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1328:.\Generated_Source\PSoC5/cyPm.c **** 
1329:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1330:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1596              		.loc 1 1330 0
 1597 000c 124B     		ldr	r3, .L88
 1598 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1599 0010 012B     		cmp	r3, #1
 1600 0012 01D1     		bne	.L85
1331:.\Generated_Source\PSoC5/cyPm.c ****     {
1332:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1333:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1601              		.loc 1 1333 0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 53


 1602 0014 FFF7FEFF 		bl	CyILO_Start1K
 1603              	.L85:
1334:.\Generated_Source\PSoC5/cyPm.c ****     }
1335:.\Generated_Source\PSoC5/cyPm.c **** 
1336:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1337:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1604              		.loc 1 1337 0
 1605 0018 0F4B     		ldr	r3, .L88
 1606 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1607 001c 012B     		cmp	r3, #1
 1608 001e 01D1     		bne	.L86
1338:.\Generated_Source\PSoC5/cyPm.c ****     {
1339:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1340:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1609              		.loc 1 1340 0
 1610 0020 FFF7FEFF 		bl	CyILO_Start100K
 1611              	.L86:
1341:.\Generated_Source\PSoC5/cyPm.c ****     }
1342:.\Generated_Source\PSoC5/cyPm.c **** 
1343:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1344:.\Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1612              		.loc 1 1344 0
 1613 0024 0C4B     		ldr	r3, .L88
 1614 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1615 0028 1846     		mov	r0, r3
 1616 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1345:.\Generated_Source\PSoC5/cyPm.c **** 
1346:.\Generated_Source\PSoC5/cyPm.c **** 
1347:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1617              		.loc 1 1347 0
 1618 002e 0A4B     		ldr	r3, .L88
 1619 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1620 0032 002B     		cmp	r3, #0
 1621 0034 07D1     		bne	.L87
1348:.\Generated_Source\PSoC5/cyPm.c ****     {
1349:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1350:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1622              		.loc 1 1350 0
 1623 0036 094A     		ldr	r2, .L88+4
 1624 0038 084B     		ldr	r3, .L88+4
 1625 003a 1B78     		ldrb	r3, [r3]
 1626 003c DBB2     		uxtb	r3, r3
 1627 003e 23F01003 		bic	r3, r3, #16
 1628 0042 DBB2     		uxtb	r3, r3
 1629 0044 1370     		strb	r3, [r2]
 1630              	.L87:
1351:.\Generated_Source\PSoC5/cyPm.c ****     }
1352:.\Generated_Source\PSoC5/cyPm.c **** 
1353:.\Generated_Source\PSoC5/cyPm.c **** 
1354:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1355:.\Generated_Source\PSoC5/cyPm.c ****     * Restore power mode wakeup trim registers
1356:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1357:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1631              		.loc 1 1357 0
 1632 0046 064B     		ldr	r3, .L88+8
 1633 0048 034A     		ldr	r2, .L88
 1634 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 54


 1635 004c 1A70     		strb	r2, [r3]
1358:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1636              		.loc 1 1358 0
 1637 004e 054B     		ldr	r3, .L88+12
 1638 0050 014A     		ldr	r2, .L88
 1639 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1640 0054 1A70     		strb	r2, [r3]
1359:.\Generated_Source\PSoC5/cyPm.c **** }
 1641              		.loc 1 1359 0
 1642 0056 80BD     		pop	{r7, pc}
 1643              	.L89:
 1644              		.align	2
 1645              	.L88:
 1646 0058 00000000 		.word	cyPmBackup
 1647 005c 83460040 		.word	1073759875
 1648 0060 85460040 		.word	1073759877
 1649 0064 86460040 		.word	1073759878
 1650              		.cfi_endproc
 1651              	.LFE7:
 1652              		.size	CyPmHibRestore, .-CyPmHibRestore
 1653              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1654              		.align	2
 1655              		.global	CyPmCtwSetInterval
 1656              		.thumb
 1657              		.thumb_func
 1658              		.type	CyPmCtwSetInterval, %function
 1659              	CyPmCtwSetInterval:
 1660              	.LFB8:
1360:.\Generated_Source\PSoC5/cyPm.c **** 
1361:.\Generated_Source\PSoC5/cyPm.c **** 
1362:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1363:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1364:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1365:.\Generated_Source\PSoC5/cyPm.c **** *
1366:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1367:.\Generated_Source\PSoC5/cyPm.c **** *  Performs CTW configuration:
1368:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables CTW interrupt
1369:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1370:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets new CTW interval
1371:.\Generated_Source\PSoC5/cyPm.c **** *
1372:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1373:.\Generated_Source\PSoC5/cyPm.c **** *  ctwInterval: the CTW interval to be set.
1374:.\Generated_Source\PSoC5/cyPm.c **** *
1375:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1376:.\Generated_Source\PSoC5/cyPm.c **** *  None
1377:.\Generated_Source\PSoC5/cyPm.c **** *
1378:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1379:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1380:.\Generated_Source\PSoC5/cyPm.c **** *
1381:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1382:.\Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1383:.\Generated_Source\PSoC5/cyPm.c **** {
 1661              		.loc 1 1383 0
 1662              		.cfi_startproc
 1663              		@ args = 0, pretend = 0, frame = 8
 1664              		@ frame_needed = 1, uses_anonymous_args = 0
 1665 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 55


 1666              		.cfi_def_cfa_offset 8
 1667              		.cfi_offset 7, -8
 1668              		.cfi_offset 14, -4
 1669 0002 82B0     		sub	sp, sp, #8
 1670              		.cfi_def_cfa_offset 16
 1671 0004 00AF     		add	r7, sp, #0
 1672              		.cfi_def_cfa_register 7
 1673 0006 0346     		mov	r3, r0
 1674 0008 FB71     		strb	r3, [r7, #7]
1384:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1385:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1675              		.loc 1 1385 0
 1676 000a 1F4A     		ldr	r2, .L95
 1677 000c 1E4B     		ldr	r3, .L95
 1678 000e 1B78     		ldrb	r3, [r3]
 1679 0010 DBB2     		uxtb	r3, r3
 1680 0012 23F00803 		bic	r3, r3, #8
 1681 0016 DBB2     		uxtb	r3, r3
 1682 0018 1370     		strb	r3, [r2]
1386:.\Generated_Source\PSoC5/cyPm.c **** 
1387:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1388:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1683              		.loc 1 1388 0
 1684 001a FFF7FEFF 		bl	CyILO_Start1K
1389:.\Generated_Source\PSoC5/cyPm.c **** 
1390:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1391:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1685              		.loc 1 1391 0
 1686 001e 1A4B     		ldr	r3, .L95
 1687 0020 1B78     		ldrb	r3, [r3]
 1688 0022 DBB2     		uxtb	r3, r3
 1689 0024 03F00403 		and	r3, r3, #4
 1690 0028 002B     		cmp	r3, #0
 1691 002a 19D0     		beq	.L91
1392:.\Generated_Source\PSoC5/cyPm.c ****     {
1393:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1394:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1692              		.loc 1 1394 0
 1693 002c 174B     		ldr	r3, .L95+4
 1694 002e 1B78     		ldrb	r3, [r3]
 1695 0030 DBB2     		uxtb	r3, r3
 1696 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1697 0034 9A42     		cmp	r2, r3
 1698 0036 24D0     		beq	.L90
1395:.\Generated_Source\PSoC5/cyPm.c ****         {
1396:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1397:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1699              		.loc 1 1397 0
 1700 0038 134A     		ldr	r2, .L95
 1701 003a 134B     		ldr	r3, .L95
 1702 003c 1B78     		ldrb	r3, [r3]
 1703 003e DBB2     		uxtb	r3, r3
 1704 0040 23F00403 		bic	r3, r3, #4
 1705 0044 DBB2     		uxtb	r3, r3
 1706 0046 1370     		strb	r3, [r2]
1398:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1707              		.loc 1 1398 0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 56


 1708 0048 104A     		ldr	r2, .L95+4
 1709 004a FB79     		ldrb	r3, [r7, #7]
 1710 004c 1370     		strb	r3, [r2]
1399:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1711              		.loc 1 1399 0
 1712 004e 0E4A     		ldr	r2, .L95
 1713 0050 0D4B     		ldr	r3, .L95
 1714 0052 1B78     		ldrb	r3, [r3]
 1715 0054 DBB2     		uxtb	r3, r3
 1716 0056 43F00403 		orr	r3, r3, #4
 1717 005a DBB2     		uxtb	r3, r3
 1718 005c 1370     		strb	r3, [r2]
 1719 005e 10E0     		b	.L90
 1720              	.L91:
1400:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1401:.\Generated_Source\PSoC5/cyPm.c ****     }
1402:.\Generated_Source\PSoC5/cyPm.c ****     else
1403:.\Generated_Source\PSoC5/cyPm.c ****     {
1404:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1405:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1721              		.loc 1 1405 0
 1722 0060 0A4B     		ldr	r3, .L95+4
 1723 0062 1B78     		ldrb	r3, [r3]
 1724 0064 DBB2     		uxtb	r3, r3
 1725 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1726 0068 9A42     		cmp	r2, r3
 1727 006a 02D0     		beq	.L94
1406:.\Generated_Source\PSoC5/cyPm.c ****         {
1407:.\Generated_Source\PSoC5/cyPm.c ****             /* Set the new CTW interval. Could be changed if CTW is disabled */
1408:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1728              		.loc 1 1408 0
 1729 006c 074A     		ldr	r2, .L95+4
 1730 006e FB79     		ldrb	r3, [r7, #7]
 1731 0070 1370     		strb	r3, [r2]
 1732              	.L94:
1409:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1410:.\Generated_Source\PSoC5/cyPm.c **** 
1411:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the CTW */
1412:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1733              		.loc 1 1412 0
 1734 0072 054A     		ldr	r2, .L95
 1735 0074 044B     		ldr	r3, .L95
 1736 0076 1B78     		ldrb	r3, [r3]
 1737 0078 DBB2     		uxtb	r3, r3
 1738 007a 43F00403 		orr	r3, r3, #4
 1739 007e DBB2     		uxtb	r3, r3
 1740 0080 1370     		strb	r3, [r2]
 1741              	.L90:
1413:.\Generated_Source\PSoC5/cyPm.c ****     }
1414:.\Generated_Source\PSoC5/cyPm.c **** }
 1742              		.loc 1 1414 0
 1743 0082 0837     		adds	r7, r7, #8
 1744              		.cfi_def_cfa_offset 8
 1745 0084 BD46     		mov	sp, r7
 1746              		.cfi_def_cfa_register 13
 1747              		@ sp needed
 1748 0086 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 57


 1749              	.L96:
 1750              		.align	2
 1751              	.L95:
 1752 0088 82430040 		.word	1073759106
 1753 008c 81430040 		.word	1073759105
 1754              		.cfi_endproc
 1755              	.LFE8:
 1756              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1757              		.section	.text.CyPmOppsSet,"ax",%progbits
 1758              		.align	2
 1759              		.global	CyPmOppsSet
 1760              		.thumb
 1761              		.thumb_func
 1762              		.type	CyPmOppsSet, %function
 1763              	CyPmOppsSet:
 1764              	.LFB9:
1415:.\Generated_Source\PSoC5/cyPm.c **** 
1416:.\Generated_Source\PSoC5/cyPm.c **** 
1417:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1418:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1419:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1420:.\Generated_Source\PSoC5/cyPm.c **** *
1421:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1422:.\Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1423:.\Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1424:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interupts
1425:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1426:.\Generated_Source\PSoC5/cyPm.c **** *
1427:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1428:.\Generated_Source\PSoC5/cyPm.c **** *  None
1429:.\Generated_Source\PSoC5/cyPm.c **** *
1430:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1431:.\Generated_Source\PSoC5/cyPm.c **** *  None
1432:.\Generated_Source\PSoC5/cyPm.c **** *
1433:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1434:.\Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1435:.\Generated_Source\PSoC5/cyPm.c **** {
 1765              		.loc 1 1435 0
 1766              		.cfi_startproc
 1767              		@ args = 0, pretend = 0, frame = 0
 1768              		@ frame_needed = 1, uses_anonymous_args = 0
 1769 0000 80B5     		push	{r7, lr}
 1770              		.cfi_def_cfa_offset 8
 1771              		.cfi_offset 7, -8
 1772              		.cfi_offset 14, -4
 1773 0002 00AF     		add	r7, sp, #0
 1774              		.cfi_def_cfa_register 7
1436:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1437:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1775              		.loc 1 1437 0
 1776 0004 0C4B     		ldr	r3, .L99
 1777 0006 1B78     		ldrb	r3, [r3]
 1778 0008 DBB2     		uxtb	r3, r3
 1779 000a 03F00103 		and	r3, r3, #1
 1780 000e 002B     		cmp	r3, #0
 1781 0010 01D1     		bne	.L98
1438:.\Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 58


1439:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1440:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1782              		.loc 1 1440 0
 1783 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1784              	.L98:
1441:.\Generated_Source\PSoC5/cyPm.c ****     }
1442:.\Generated_Source\PSoC5/cyPm.c **** 
1443:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1444:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1785              		.loc 1 1444 0
 1786 0016 094A     		ldr	r2, .L99+4
 1787 0018 084B     		ldr	r3, .L99+4
 1788 001a 1B78     		ldrb	r3, [r3]
 1789 001c DBB2     		uxtb	r3, r3
 1790 001e 23F02003 		bic	r3, r3, #32
 1791 0022 DBB2     		uxtb	r3, r3
 1792 0024 1370     		strb	r3, [r2]
1445:.\Generated_Source\PSoC5/cyPm.c **** 
1446:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1447:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1793              		.loc 1 1447 0
 1794 0026 054A     		ldr	r2, .L99+4
 1795 0028 044B     		ldr	r3, .L99+4
 1796 002a 1B78     		ldrb	r3, [r3]
 1797 002c DBB2     		uxtb	r3, r3
 1798 002e 43F01003 		orr	r3, r3, #16
 1799 0032 DBB2     		uxtb	r3, r3
 1800 0034 1370     		strb	r3, [r2]
1448:.\Generated_Source\PSoC5/cyPm.c **** }
 1801              		.loc 1 1448 0
 1802 0036 80BD     		pop	{r7, pc}
 1803              	.L100:
 1804              		.align	2
 1805              	.L99:
 1806 0038 08430040 		.word	1073758984
 1807 003c 82430040 		.word	1073759106
 1808              		.cfi_endproc
 1809              	.LFE9:
 1810              		.size	CyPmOppsSet, .-CyPmOppsSet
 1811              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1812              		.align	2
 1813              		.global	CyPmFtwSetInterval
 1814              		.thumb
 1815              		.thumb_func
 1816              		.type	CyPmFtwSetInterval, %function
 1817              	CyPmFtwSetInterval:
 1818              	.LFB10:
1449:.\Generated_Source\PSoC5/cyPm.c **** 
1450:.\Generated_Source\PSoC5/cyPm.c **** 
1451:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1452:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1453:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1454:.\Generated_Source\PSoC5/cyPm.c **** *
1455:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1456:.\Generated_Source\PSoC5/cyPm.c **** *  Performs FTW configuration:
1457:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables FTW interrupt
1458:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 59


1459:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets new FTW interval.
1460:.\Generated_Source\PSoC5/cyPm.c **** *
1461:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1462:.\Generated_Source\PSoC5/cyPm.c **** *  ftwInterval - FTW counter interval.
1463:.\Generated_Source\PSoC5/cyPm.c **** *
1464:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1465:.\Generated_Source\PSoC5/cyPm.c **** *  None
1466:.\Generated_Source\PSoC5/cyPm.c **** *
1467:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1468:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 100 KHz clock and leaves it enabled.
1469:.\Generated_Source\PSoC5/cyPm.c **** *
1470:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1471:.\Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1472:.\Generated_Source\PSoC5/cyPm.c **** {
 1819              		.loc 1 1472 0
 1820              		.cfi_startproc
 1821              		@ args = 0, pretend = 0, frame = 8
 1822              		@ frame_needed = 1, uses_anonymous_args = 0
 1823 0000 80B5     		push	{r7, lr}
 1824              		.cfi_def_cfa_offset 8
 1825              		.cfi_offset 7, -8
 1826              		.cfi_offset 14, -4
 1827 0002 82B0     		sub	sp, sp, #8
 1828              		.cfi_def_cfa_offset 16
 1829 0004 00AF     		add	r7, sp, #0
 1830              		.cfi_def_cfa_register 7
 1831 0006 0346     		mov	r3, r0
 1832 0008 FB71     		strb	r3, [r7, #7]
1473:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1474:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1833              		.loc 1 1474 0
 1834 000a 1F4A     		ldr	r2, .L106
 1835 000c 1E4B     		ldr	r3, .L106
 1836 000e 1B78     		ldrb	r3, [r3]
 1837 0010 DBB2     		uxtb	r3, r3
 1838 0012 23F00203 		bic	r3, r3, #2
 1839 0016 DBB2     		uxtb	r3, r3
 1840 0018 1370     		strb	r3, [r2]
1475:.\Generated_Source\PSoC5/cyPm.c **** 
1476:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1477:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1841              		.loc 1 1477 0
 1842 001a FFF7FEFF 		bl	CyILO_Start100K
1478:.\Generated_Source\PSoC5/cyPm.c **** 
1479:.\Generated_Source\PSoC5/cyPm.c ****     /* Iterval could be set only while FTW is disabled */
1480:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1843              		.loc 1 1480 0
 1844 001e 1A4B     		ldr	r3, .L106
 1845 0020 1B78     		ldrb	r3, [r3]
 1846 0022 DBB2     		uxtb	r3, r3
 1847 0024 03F00103 		and	r3, r3, #1
 1848 0028 002B     		cmp	r3, #0
 1849 002a 19D0     		beq	.L102
1481:.\Generated_Source\PSoC5/cyPm.c ****     {
1482:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1483:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1850              		.loc 1 1483 0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 60


 1851 002c 174B     		ldr	r3, .L106+4
 1852 002e 1B78     		ldrb	r3, [r3]
 1853 0030 DBB2     		uxtb	r3, r3
 1854 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1855 0034 9A42     		cmp	r2, r3
 1856 0036 24D0     		beq	.L101
1484:.\Generated_Source\PSoC5/cyPm.c ****         {
1485:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1486:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1857              		.loc 1 1486 0
 1858 0038 134A     		ldr	r2, .L106
 1859 003a 134B     		ldr	r3, .L106
 1860 003c 1B78     		ldrb	r3, [r3]
 1861 003e DBB2     		uxtb	r3, r3
 1862 0040 23F00103 		bic	r3, r3, #1
 1863 0044 DBB2     		uxtb	r3, r3
 1864 0046 1370     		strb	r3, [r2]
1487:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1865              		.loc 1 1487 0
 1866 0048 104A     		ldr	r2, .L106+4
 1867 004a FB79     		ldrb	r3, [r7, #7]
 1868 004c 1370     		strb	r3, [r2]
1488:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1869              		.loc 1 1488 0
 1870 004e 0E4A     		ldr	r2, .L106
 1871 0050 0D4B     		ldr	r3, .L106
 1872 0052 1B78     		ldrb	r3, [r3]
 1873 0054 DBB2     		uxtb	r3, r3
 1874 0056 43F00103 		orr	r3, r3, #1
 1875 005a DBB2     		uxtb	r3, r3
 1876 005c 1370     		strb	r3, [r2]
 1877 005e 10E0     		b	.L101
 1878              	.L102:
1489:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1490:.\Generated_Source\PSoC5/cyPm.c ****     }
1491:.\Generated_Source\PSoC5/cyPm.c ****     else
1492:.\Generated_Source\PSoC5/cyPm.c ****     {
1493:.\Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1494:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1879              		.loc 1 1494 0
 1880 0060 0A4B     		ldr	r3, .L106+4
 1881 0062 1B78     		ldrb	r3, [r3]
 1882 0064 DBB2     		uxtb	r3, r3
 1883 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1884 0068 9A42     		cmp	r2, r3
 1885 006a 02D0     		beq	.L105
1495:.\Generated_Source\PSoC5/cyPm.c ****         {
1496:.\Generated_Source\PSoC5/cyPm.c ****             /* Set the new CTW interval. Could be changed if CTW is disabled */
1497:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1886              		.loc 1 1497 0
 1887 006c 074A     		ldr	r2, .L106+4
 1888 006e FB79     		ldrb	r3, [r7, #7]
 1889 0070 1370     		strb	r3, [r2]
 1890              	.L105:
1498:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1499:.\Generated_Source\PSoC5/cyPm.c **** 
1500:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the FTW */
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 61


1501:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1891              		.loc 1 1501 0
 1892 0072 054A     		ldr	r2, .L106
 1893 0074 044B     		ldr	r3, .L106
 1894 0076 1B78     		ldrb	r3, [r3]
 1895 0078 DBB2     		uxtb	r3, r3
 1896 007a 43F00103 		orr	r3, r3, #1
 1897 007e DBB2     		uxtb	r3, r3
 1898 0080 1370     		strb	r3, [r2]
 1899              	.L101:
1502:.\Generated_Source\PSoC5/cyPm.c ****     }
1503:.\Generated_Source\PSoC5/cyPm.c **** }
 1900              		.loc 1 1503 0
 1901 0082 0837     		adds	r7, r7, #8
 1902              		.cfi_def_cfa_offset 8
 1903 0084 BD46     		mov	sp, r7
 1904              		.cfi_def_cfa_register 13
 1905              		@ sp needed
 1906 0086 80BD     		pop	{r7, pc}
 1907              	.L107:
 1908              		.align	2
 1909              	.L106:
 1910 0088 82430040 		.word	1073759106
 1911 008c 80430040 		.word	1073759104
 1912              		.cfi_endproc
 1913              	.LFE10:
 1914              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 1915              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 1916              		.align	2
 1917              		.thumb
 1918              		.thumb_func
 1919              		.type	CyPmHibSlpSaveSet, %function
 1920              	CyPmHibSlpSaveSet:
 1921              	.LFB11:
1504:.\Generated_Source\PSoC5/cyPm.c **** 
1505:.\Generated_Source\PSoC5/cyPm.c **** 
1506:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1507:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1508:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1509:.\Generated_Source\PSoC5/cyPm.c **** *
1510:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1511:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing device for Sleep and Hibernate low power
1512:.\Generated_Source\PSoC5/cyPm.c **** *  modes entry:
1513:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves COMP, VIDAC, DSM and SAR routing connections (PSoC 5)
1514:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves SC/CT routing connections (PSoC 3/5/5LP)
1515:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables Serial Wire Viewer (SWV) (PSoC 3)
1516:.\Generated_Source\PSoC5/cyPm.c **** *  - Save boost reference selection and set it to internal
1517:.\Generated_Source\PSoC5/cyPm.c **** *
1518:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1519:.\Generated_Source\PSoC5/cyPm.c **** *  None
1520:.\Generated_Source\PSoC5/cyPm.c **** *
1521:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1522:.\Generated_Source\PSoC5/cyPm.c **** *  None
1523:.\Generated_Source\PSoC5/cyPm.c **** *
1524:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1525:.\Generated_Source\PSoC5/cyPm.c **** *  No
1526:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 62


1527:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1528:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1529:.\Generated_Source\PSoC5/cyPm.c **** {
 1922              		.loc 1 1529 0
 1923              		.cfi_startproc
 1924              		@ args = 0, pretend = 0, frame = 0
 1925              		@ frame_needed = 1, uses_anonymous_args = 0
 1926              		@ link register save eliminated.
 1927 0000 80B4     		push	{r7}
 1928              		.cfi_def_cfa_offset 4
 1929              		.cfi_offset 7, -4
 1930 0002 00AF     		add	r7, sp, #0
 1931              		.cfi_def_cfa_register 7
1530:.\Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1531:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 1932              		.loc 1 1531 0
 1933 0004 804B     		ldr	r3, .L111
 1934 0006 1B78     		ldrb	r3, [r3]
 1935 0008 DAB2     		uxtb	r2, r3
 1936 000a 804B     		ldr	r3, .L111+4
 1937 000c 5A72     		strb	r2, [r3, #9]
1532:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 1938              		.loc 1 1532 0
 1939 000e 804B     		ldr	r3, .L111+8
 1940 0010 1B78     		ldrb	r3, [r3]
 1941 0012 DAB2     		uxtb	r2, r3
 1942 0014 7D4B     		ldr	r3, .L111+4
 1943 0016 9A72     		strb	r2, [r3, #10]
1533:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 1944              		.loc 1 1533 0
 1945 0018 7E4B     		ldr	r3, .L111+12
 1946 001a 1B78     		ldrb	r3, [r3]
 1947 001c DAB2     		uxtb	r2, r3
 1948 001e 7B4B     		ldr	r3, .L111+4
 1949 0020 DA72     		strb	r2, [r3, #11]
1534:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 1950              		.loc 1 1534 0
 1951 0022 7D4B     		ldr	r3, .L111+16
 1952 0024 1B78     		ldrb	r3, [r3]
 1953 0026 DAB2     		uxtb	r2, r3
 1954 0028 784B     		ldr	r3, .L111+4
 1955 002a 1A73     		strb	r2, [r3, #12]
1535:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 1956              		.loc 1 1535 0
 1957 002c 7B4B     		ldr	r3, .L111+20
 1958 002e 1B78     		ldrb	r3, [r3]
 1959 0030 DAB2     		uxtb	r2, r3
 1960 0032 764B     		ldr	r3, .L111+4
 1961 0034 5A73     		strb	r2, [r3, #13]
1536:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 1962              		.loc 1 1536 0
 1963 0036 7A4B     		ldr	r3, .L111+24
 1964 0038 1B78     		ldrb	r3, [r3]
 1965 003a DAB2     		uxtb	r2, r3
 1966 003c 734B     		ldr	r3, .L111+4
 1967 003e 9A73     		strb	r2, [r3, #14]
1537:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 63


 1968              		.loc 1 1537 0
 1969 0040 784B     		ldr	r3, .L111+28
 1970 0042 1B78     		ldrb	r3, [r3]
 1971 0044 DAB2     		uxtb	r2, r3
 1972 0046 714B     		ldr	r3, .L111+4
 1973 0048 DA73     		strb	r2, [r3, #15]
1538:.\Generated_Source\PSoC5/cyPm.c **** 
1539:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 1974              		.loc 1 1539 0
 1975 004a 774B     		ldr	r3, .L111+32
 1976 004c 1B78     		ldrb	r3, [r3]
 1977 004e DAB2     		uxtb	r2, r3
 1978 0050 6E4B     		ldr	r3, .L111+4
 1979 0052 1A74     		strb	r2, [r3, #16]
1540:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 1980              		.loc 1 1540 0
 1981 0054 754B     		ldr	r3, .L111+36
 1982 0056 1B78     		ldrb	r3, [r3]
 1983 0058 DAB2     		uxtb	r2, r3
 1984 005a 6C4B     		ldr	r3, .L111+4
 1985 005c 5A74     		strb	r2, [r3, #17]
1541:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 1986              		.loc 1 1541 0
 1987 005e 744B     		ldr	r3, .L111+40
 1988 0060 1B78     		ldrb	r3, [r3]
 1989 0062 DAB2     		uxtb	r2, r3
 1990 0064 694B     		ldr	r3, .L111+4
 1991 0066 9A74     		strb	r2, [r3, #18]
1542:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 1992              		.loc 1 1542 0
 1993 0068 724B     		ldr	r3, .L111+44
 1994 006a 1B78     		ldrb	r3, [r3]
 1995 006c DAB2     		uxtb	r2, r3
 1996 006e 674B     		ldr	r3, .L111+4
 1997 0070 DA74     		strb	r2, [r3, #19]
1543:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 1998              		.loc 1 1543 0
 1999 0072 714B     		ldr	r3, .L111+48
 2000 0074 1B78     		ldrb	r3, [r3]
 2001 0076 DAB2     		uxtb	r2, r3
 2002 0078 644B     		ldr	r3, .L111+4
 2003 007a 1A75     		strb	r2, [r3, #20]
1544:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2004              		.loc 1 1544 0
 2005 007c 6F4B     		ldr	r3, .L111+52
 2006 007e 1B78     		ldrb	r3, [r3]
 2007 0080 DAB2     		uxtb	r2, r3
 2008 0082 624B     		ldr	r3, .L111+4
 2009 0084 5A75     		strb	r2, [r3, #21]
1545:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2010              		.loc 1 1545 0
 2011 0086 6E4B     		ldr	r3, .L111+56
 2012 0088 1B78     		ldrb	r3, [r3]
 2013 008a DAB2     		uxtb	r2, r3
 2014 008c 5F4B     		ldr	r3, .L111+4
 2015 008e 9A75     		strb	r2, [r3, #22]
1546:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 64


1547:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2016              		.loc 1 1547 0
 2017 0090 6C4B     		ldr	r3, .L111+60
 2018 0092 1B78     		ldrb	r3, [r3]
 2019 0094 DAB2     		uxtb	r2, r3
 2020 0096 5D4B     		ldr	r3, .L111+4
 2021 0098 DA75     		strb	r2, [r3, #23]
1548:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2022              		.loc 1 1548 0
 2023 009a 6B4B     		ldr	r3, .L111+64
 2024 009c 1B78     		ldrb	r3, [r3]
 2025 009e DAB2     		uxtb	r2, r3
 2026 00a0 5A4B     		ldr	r3, .L111+4
 2027 00a2 1A76     		strb	r2, [r3, #24]
1549:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2028              		.loc 1 1549 0
 2029 00a4 694B     		ldr	r3, .L111+68
 2030 00a6 1B78     		ldrb	r3, [r3]
 2031 00a8 DAB2     		uxtb	r2, r3
 2032 00aa 584B     		ldr	r3, .L111+4
 2033 00ac 5A76     		strb	r2, [r3, #25]
1550:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2034              		.loc 1 1550 0
 2035 00ae 684B     		ldr	r3, .L111+72
 2036 00b0 1B78     		ldrb	r3, [r3]
 2037 00b2 DAB2     		uxtb	r2, r3
 2038 00b4 554B     		ldr	r3, .L111+4
 2039 00b6 9A76     		strb	r2, [r3, #26]
1551:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2040              		.loc 1 1551 0
 2041 00b8 664B     		ldr	r3, .L111+76
 2042 00ba 1B78     		ldrb	r3, [r3]
 2043 00bc DAB2     		uxtb	r2, r3
 2044 00be 534B     		ldr	r3, .L111+4
 2045 00c0 DA76     		strb	r2, [r3, #27]
1552:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2046              		.loc 1 1552 0
 2047 00c2 654B     		ldr	r3, .L111+80
 2048 00c4 1B78     		ldrb	r3, [r3]
 2049 00c6 DAB2     		uxtb	r2, r3
 2050 00c8 504B     		ldr	r3, .L111+4
 2051 00ca 1A77     		strb	r2, [r3, #28]
1553:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2052              		.loc 1 1553 0
 2053 00cc 634B     		ldr	r3, .L111+84
 2054 00ce 1B78     		ldrb	r3, [r3]
 2055 00d0 DAB2     		uxtb	r2, r3
 2056 00d2 4E4B     		ldr	r3, .L111+4
 2057 00d4 5A77     		strb	r2, [r3, #29]
1554:.\Generated_Source\PSoC5/cyPm.c **** 
1555:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2058              		.loc 1 1555 0
 2059 00d6 624B     		ldr	r3, .L111+88
 2060 00d8 1B78     		ldrb	r3, [r3]
 2061 00da DAB2     		uxtb	r2, r3
 2062 00dc 4B4B     		ldr	r3, .L111+4
 2063 00de 9A77     		strb	r2, [r3, #30]
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 65


1556:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2064              		.loc 1 1556 0
 2065 00e0 604B     		ldr	r3, .L111+92
 2066 00e2 1B78     		ldrb	r3, [r3]
 2067 00e4 DAB2     		uxtb	r2, r3
 2068 00e6 494B     		ldr	r3, .L111+4
 2069 00e8 DA77     		strb	r2, [r3, #31]
1557:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2070              		.loc 1 1557 0
 2071 00ea 5F4B     		ldr	r3, .L111+96
 2072 00ec 1B78     		ldrb	r3, [r3]
 2073 00ee DAB2     		uxtb	r2, r3
 2074 00f0 464B     		ldr	r3, .L111+4
 2075 00f2 83F82020 		strb	r2, [r3, #32]
1558:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2076              		.loc 1 1558 0
 2077 00f6 5D4B     		ldr	r3, .L111+100
 2078 00f8 1B78     		ldrb	r3, [r3]
 2079 00fa DAB2     		uxtb	r2, r3
 2080 00fc 434B     		ldr	r3, .L111+4
 2081 00fe 83F82120 		strb	r2, [r3, #33]
1559:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2082              		.loc 1 1559 0
 2083 0102 5B4B     		ldr	r3, .L111+104
 2084 0104 1B78     		ldrb	r3, [r3]
 2085 0106 DAB2     		uxtb	r2, r3
 2086 0108 404B     		ldr	r3, .L111+4
 2087 010a 83F82220 		strb	r2, [r3, #34]
1560:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2088              		.loc 1 1560 0
 2089 010e 594B     		ldr	r3, .L111+108
 2090 0110 1B78     		ldrb	r3, [r3]
 2091 0112 DAB2     		uxtb	r2, r3
 2092 0114 3D4B     		ldr	r3, .L111+4
 2093 0116 83F82320 		strb	r2, [r3, #35]
1561:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2094              		.loc 1 1561 0
 2095 011a 574B     		ldr	r3, .L111+112
 2096 011c 1B78     		ldrb	r3, [r3]
 2097 011e DAB2     		uxtb	r2, r3
 2098 0120 3A4B     		ldr	r3, .L111+4
 2099 0122 83F82420 		strb	r2, [r3, #36]
1562:.\Generated_Source\PSoC5/cyPm.c **** 
1563:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2100              		.loc 1 1563 0
 2101 0126 384B     		ldr	r3, .L111
 2102 0128 0022     		movs	r2, #0
 2103 012a 1A70     		strb	r2, [r3]
1564:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2104              		.loc 1 1564 0
 2105 012c 384B     		ldr	r3, .L111+8
 2106 012e 0022     		movs	r2, #0
 2107 0130 1A70     		strb	r2, [r3]
1565:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2108              		.loc 1 1565 0
 2109 0132 384B     		ldr	r3, .L111+12
 2110 0134 0022     		movs	r2, #0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 66


 2111 0136 1A70     		strb	r2, [r3]
1566:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2112              		.loc 1 1566 0
 2113 0138 374B     		ldr	r3, .L111+16
 2114 013a 0022     		movs	r2, #0
 2115 013c 1A70     		strb	r2, [r3]
1567:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2116              		.loc 1 1567 0
 2117 013e 374B     		ldr	r3, .L111+20
 2118 0140 0022     		movs	r2, #0
 2119 0142 1A70     		strb	r2, [r3]
1568:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2120              		.loc 1 1568 0
 2121 0144 364B     		ldr	r3, .L111+24
 2122 0146 0022     		movs	r2, #0
 2123 0148 1A70     		strb	r2, [r3]
1569:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2124              		.loc 1 1569 0
 2125 014a 364B     		ldr	r3, .L111+28
 2126 014c 0022     		movs	r2, #0
 2127 014e 1A70     		strb	r2, [r3]
1570:.\Generated_Source\PSoC5/cyPm.c **** 
1571:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2128              		.loc 1 1571 0
 2129 0150 354B     		ldr	r3, .L111+32
 2130 0152 0022     		movs	r2, #0
 2131 0154 1A70     		strb	r2, [r3]
1572:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2132              		.loc 1 1572 0
 2133 0156 354B     		ldr	r3, .L111+36
 2134 0158 0022     		movs	r2, #0
 2135 015a 1A70     		strb	r2, [r3]
1573:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2136              		.loc 1 1573 0
 2137 015c 344B     		ldr	r3, .L111+40
 2138 015e 0022     		movs	r2, #0
 2139 0160 1A70     		strb	r2, [r3]
1574:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2140              		.loc 1 1574 0
 2141 0162 344B     		ldr	r3, .L111+44
 2142 0164 0022     		movs	r2, #0
 2143 0166 1A70     		strb	r2, [r3]
1575:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2144              		.loc 1 1575 0
 2145 0168 334B     		ldr	r3, .L111+48
 2146 016a 0022     		movs	r2, #0
 2147 016c 1A70     		strb	r2, [r3]
1576:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2148              		.loc 1 1576 0
 2149 016e 334B     		ldr	r3, .L111+52
 2150 0170 0022     		movs	r2, #0
 2151 0172 1A70     		strb	r2, [r3]
1577:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2152              		.loc 1 1577 0
 2153 0174 324B     		ldr	r3, .L111+56
 2154 0176 0022     		movs	r2, #0
 2155 0178 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 67


1578:.\Generated_Source\PSoC5/cyPm.c **** 
1579:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2156              		.loc 1 1579 0
 2157 017a 324B     		ldr	r3, .L111+60
 2158 017c 0022     		movs	r2, #0
 2159 017e 1A70     		strb	r2, [r3]
1580:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2160              		.loc 1 1580 0
 2161 0180 314B     		ldr	r3, .L111+64
 2162 0182 0022     		movs	r2, #0
 2163 0184 1A70     		strb	r2, [r3]
1581:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2164              		.loc 1 1581 0
 2165 0186 314B     		ldr	r3, .L111+68
 2166 0188 0022     		movs	r2, #0
 2167 018a 1A70     		strb	r2, [r3]
1582:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2168              		.loc 1 1582 0
 2169 018c 304B     		ldr	r3, .L111+72
 2170 018e 0022     		movs	r2, #0
 2171 0190 1A70     		strb	r2, [r3]
1583:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2172              		.loc 1 1583 0
 2173 0192 304B     		ldr	r3, .L111+76
 2174 0194 0022     		movs	r2, #0
 2175 0196 1A70     		strb	r2, [r3]
1584:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2176              		.loc 1 1584 0
 2177 0198 2F4B     		ldr	r3, .L111+80
 2178 019a 0022     		movs	r2, #0
 2179 019c 1A70     		strb	r2, [r3]
1585:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2180              		.loc 1 1585 0
 2181 019e 2F4B     		ldr	r3, .L111+84
 2182 01a0 0022     		movs	r2, #0
 2183 01a2 1A70     		strb	r2, [r3]
1586:.\Generated_Source\PSoC5/cyPm.c **** 
1587:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2184              		.loc 1 1587 0
 2185 01a4 2E4B     		ldr	r3, .L111+88
 2186 01a6 0022     		movs	r2, #0
 2187 01a8 1A70     		strb	r2, [r3]
1588:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2188              		.loc 1 1588 0
 2189 01aa 2E4B     		ldr	r3, .L111+92
 2190 01ac 0022     		movs	r2, #0
 2191 01ae 1A70     		strb	r2, [r3]
1589:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2192              		.loc 1 1589 0
 2193 01b0 2D4B     		ldr	r3, .L111+96
 2194 01b2 0022     		movs	r2, #0
 2195 01b4 1A70     		strb	r2, [r3]
1590:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2196              		.loc 1 1590 0
 2197 01b6 2D4B     		ldr	r3, .L111+100
 2198 01b8 0022     		movs	r2, #0
 2199 01ba 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 68


1591:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2200              		.loc 1 1591 0
 2201 01bc 2C4B     		ldr	r3, .L111+104
 2202 01be 0022     		movs	r2, #0
 2203 01c0 1A70     		strb	r2, [r3]
1592:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2204              		.loc 1 1592 0
 2205 01c2 2C4B     		ldr	r3, .L111+108
 2206 01c4 0022     		movs	r2, #0
 2207 01c6 1A70     		strb	r2, [r3]
1593:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2208              		.loc 1 1593 0
 2209 01c8 2B4B     		ldr	r3, .L111+112
 2210 01ca 0022     		movs	r2, #0
 2211 01cc 1A70     		strb	r2, [r3]
1594:.\Generated_Source\PSoC5/cyPm.c **** 
1595:.\Generated_Source\PSoC5/cyPm.c **** 
1596:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1597:.\Generated_Source\PSoC5/cyPm.c **** 
1598:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1599:.\Generated_Source\PSoC5/cyPm.c **** 
1600:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1601:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1602:.\Generated_Source\PSoC5/cyPm.c ****         {
1603:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1604:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1605:.\Generated_Source\PSoC5/cyPm.c **** 
1606:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1607:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1608:.\Generated_Source\PSoC5/cyPm.c **** 
1609:.\Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1610:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1611:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1612:.\Generated_Source\PSoC5/cyPm.c **** 
1613:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1614:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1615:.\Generated_Source\PSoC5/cyPm.c ****         }
1616:.\Generated_Source\PSoC5/cyPm.c ****         else
1617:.\Generated_Source\PSoC5/cyPm.c ****         {
1618:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1619:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1620:.\Generated_Source\PSoC5/cyPm.c ****         }
1621:.\Generated_Source\PSoC5/cyPm.c **** 
1622:.\Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1623:.\Generated_Source\PSoC5/cyPm.c **** 
1624:.\Generated_Source\PSoC5/cyPm.c **** 
1625:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1626:.\Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1627:.\Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1628:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1629:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2212              		.loc 1 1629 0
 2213 01ce 2B4B     		ldr	r3, .L111+116
 2214 01d0 1B78     		ldrb	r3, [r3]
 2215 01d2 DBB2     		uxtb	r3, r3
 2216 01d4 03F00803 		and	r3, r3, #8
 2217 01d8 002B     		cmp	r3, #0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 69


 2218 01da 0CD0     		beq	.L109
1630:.\Generated_Source\PSoC5/cyPm.c ****     {
1631:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2219              		.loc 1 1631 0
 2220 01dc 0B4B     		ldr	r3, .L111+4
 2221 01de 0122     		movs	r2, #1
 2222 01e0 83F82E20 		strb	r2, [r3, #46]
1632:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2223              		.loc 1 1632 0
 2224 01e4 254A     		ldr	r2, .L111+116
 2225 01e6 254B     		ldr	r3, .L111+116
 2226 01e8 1B78     		ldrb	r3, [r3]
 2227 01ea DBB2     		uxtb	r3, r3
 2228 01ec 23F00803 		bic	r3, r3, #8
 2229 01f0 DBB2     		uxtb	r3, r3
 2230 01f2 1370     		strb	r3, [r2]
 2231 01f4 03E0     		b	.L108
 2232              	.L109:
1633:.\Generated_Source\PSoC5/cyPm.c ****     }
1634:.\Generated_Source\PSoC5/cyPm.c ****     else
1635:.\Generated_Source\PSoC5/cyPm.c ****     {
1636:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 2233              		.loc 1 1636 0
 2234 01f6 054B     		ldr	r3, .L111+4
 2235 01f8 0022     		movs	r2, #0
 2236 01fa 83F82E20 		strb	r2, [r3, #46]
 2237              	.L108:
1637:.\Generated_Source\PSoC5/cyPm.c ****     }
1638:.\Generated_Source\PSoC5/cyPm.c **** }
 2238              		.loc 1 1638 0
 2239 01fe BD46     		mov	sp, r7
 2240              		.cfi_def_cfa_register 13
 2241              		@ sp needed
 2242 0200 5DF8047B 		ldr	r7, [sp], #4
 2243              		.cfi_restore 7
 2244              		.cfi_def_cfa_offset 0
 2245 0204 7047     		bx	lr
 2246              	.L112:
 2247 0206 00BF     		.align	2
 2248              	.L111:
 2249 0208 005A0040 		.word	1073764864
 2250 020c 00000000 		.word	cyPmBackup
 2251 0210 025A0040 		.word	1073764866
 2252 0214 035A0040 		.word	1073764867
 2253 0218 045A0040 		.word	1073764868
 2254 021c 065A0040 		.word	1073764870
 2255 0220 085A0040 		.word	1073764872
 2256 0224 0A5A0040 		.word	1073764874
 2257 0228 105A0040 		.word	1073764880
 2258 022c 125A0040 		.word	1073764882
 2259 0230 135A0040 		.word	1073764883
 2260 0234 145A0040 		.word	1073764884
 2261 0238 165A0040 		.word	1073764886
 2262 023c 185A0040 		.word	1073764888
 2263 0240 1A5A0040 		.word	1073764890
 2264 0244 205A0040 		.word	1073764896
 2265 0248 225A0040 		.word	1073764898
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 70


 2266 024c 235A0040 		.word	1073764899
 2267 0250 245A0040 		.word	1073764900
 2268 0254 265A0040 		.word	1073764902
 2269 0258 285A0040 		.word	1073764904
 2270 025c 2A5A0040 		.word	1073764906
 2271 0260 305A0040 		.word	1073764912
 2272 0264 325A0040 		.word	1073764914
 2273 0268 335A0040 		.word	1073764915
 2274 026c 345A0040 		.word	1073764916
 2275 0270 365A0040 		.word	1073764918
 2276 0274 385A0040 		.word	1073764920
 2277 0278 3A5A0040 		.word	1073764922
 2278 027c 22430040 		.word	1073759010
 2279              		.cfi_endproc
 2280              	.LFE11:
 2281              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2282              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2283              		.align	2
 2284              		.thumb
 2285              		.thumb_func
 2286              		.type	CyPmHibSlpRestore, %function
 2287              	CyPmHibSlpRestore:
 2288              	.LFB12:
1639:.\Generated_Source\PSoC5/cyPm.c **** 
1640:.\Generated_Source\PSoC5/cyPm.c **** 
1641:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1642:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1643:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1644:.\Generated_Source\PSoC5/cyPm.c **** *
1645:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1646:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring device configurations after wakeup from Sleep
1647:.\Generated_Source\PSoC5/cyPm.c **** *  and Hibernate low power modes:
1648:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores SC/CT routing connections
1649:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores enable state of Serial Wire Viewer (SWV) (PSoC 3)
1650:.\Generated_Source\PSoC5/cyPm.c **** *  - Restore boost reference selection
1651:.\Generated_Source\PSoC5/cyPm.c **** *
1652:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1653:.\Generated_Source\PSoC5/cyPm.c **** *  None
1654:.\Generated_Source\PSoC5/cyPm.c **** *
1655:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1656:.\Generated_Source\PSoC5/cyPm.c **** *  None
1657:.\Generated_Source\PSoC5/cyPm.c **** *
1658:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1659:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1660:.\Generated_Source\PSoC5/cyPm.c **** {
 2289              		.loc 1 1660 0
 2290              		.cfi_startproc
 2291              		@ args = 0, pretend = 0, frame = 0
 2292              		@ frame_needed = 1, uses_anonymous_args = 0
 2293              		@ link register save eliminated.
 2294 0000 80B4     		push	{r7}
 2295              		.cfi_def_cfa_offset 4
 2296              		.cfi_offset 7, -4
 2297 0002 00AF     		add	r7, sp, #0
 2298              		.cfi_def_cfa_register 7
1661:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1662:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 71


 2299              		.loc 1 1662 0
 2300 0004 424B     		ldr	r3, .L115
 2301 0006 434A     		ldr	r2, .L115+4
 2302 0008 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 2303 000a 1A70     		strb	r2, [r3]
1663:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2304              		.loc 1 1663 0
 2305 000c 424B     		ldr	r3, .L115+8
 2306 000e 414A     		ldr	r2, .L115+4
 2307 0010 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2308 0012 1A70     		strb	r2, [r3]
1664:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2309              		.loc 1 1664 0
 2310 0014 414B     		ldr	r3, .L115+12
 2311 0016 3F4A     		ldr	r2, .L115+4
 2312 0018 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2313 001a 1A70     		strb	r2, [r3]
1665:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2314              		.loc 1 1665 0
 2315 001c 404B     		ldr	r3, .L115+16
 2316 001e 3D4A     		ldr	r2, .L115+4
 2317 0020 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2318 0022 1A70     		strb	r2, [r3]
1666:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2319              		.loc 1 1666 0
 2320 0024 3F4B     		ldr	r3, .L115+20
 2321 0026 3B4A     		ldr	r2, .L115+4
 2322 0028 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2323 002a 1A70     		strb	r2, [r3]
1667:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2324              		.loc 1 1667 0
 2325 002c 3E4B     		ldr	r3, .L115+24
 2326 002e 394A     		ldr	r2, .L115+4
 2327 0030 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2328 0032 1A70     		strb	r2, [r3]
1668:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2329              		.loc 1 1668 0
 2330 0034 3D4B     		ldr	r3, .L115+28
 2331 0036 374A     		ldr	r2, .L115+4
 2332 0038 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2333 003a 1A70     		strb	r2, [r3]
1669:.\Generated_Source\PSoC5/cyPm.c **** 
1670:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2334              		.loc 1 1670 0
 2335 003c 3C4B     		ldr	r3, .L115+32
 2336 003e 354A     		ldr	r2, .L115+4
 2337 0040 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2338 0042 1A70     		strb	r2, [r3]
1671:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2339              		.loc 1 1671 0
 2340 0044 3B4B     		ldr	r3, .L115+36
 2341 0046 334A     		ldr	r2, .L115+4
 2342 0048 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2343 004a 1A70     		strb	r2, [r3]
1672:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2344              		.loc 1 1672 0
 2345 004c 3A4B     		ldr	r3, .L115+40
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 72


 2346 004e 314A     		ldr	r2, .L115+4
 2347 0050 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2348 0052 1A70     		strb	r2, [r3]
1673:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2349              		.loc 1 1673 0
 2350 0054 394B     		ldr	r3, .L115+44
 2351 0056 2F4A     		ldr	r2, .L115+4
 2352 0058 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2353 005a 1A70     		strb	r2, [r3]
1674:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2354              		.loc 1 1674 0
 2355 005c 384B     		ldr	r3, .L115+48
 2356 005e 2D4A     		ldr	r2, .L115+4
 2357 0060 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2358 0062 1A70     		strb	r2, [r3]
1675:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2359              		.loc 1 1675 0
 2360 0064 374B     		ldr	r3, .L115+52
 2361 0066 2B4A     		ldr	r2, .L115+4
 2362 0068 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2363 006a 1A70     		strb	r2, [r3]
1676:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2364              		.loc 1 1676 0
 2365 006c 364B     		ldr	r3, .L115+56
 2366 006e 294A     		ldr	r2, .L115+4
 2367 0070 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2368 0072 1A70     		strb	r2, [r3]
1677:.\Generated_Source\PSoC5/cyPm.c **** 
1678:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2369              		.loc 1 1678 0
 2370 0074 354B     		ldr	r3, .L115+60
 2371 0076 274A     		ldr	r2, .L115+4
 2372 0078 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2373 007a 1A70     		strb	r2, [r3]
1679:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2374              		.loc 1 1679 0
 2375 007c 344B     		ldr	r3, .L115+64
 2376 007e 254A     		ldr	r2, .L115+4
 2377 0080 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2378 0082 1A70     		strb	r2, [r3]
1680:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2379              		.loc 1 1680 0
 2380 0084 334B     		ldr	r3, .L115+68
 2381 0086 234A     		ldr	r2, .L115+4
 2382 0088 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2383 008a 1A70     		strb	r2, [r3]
1681:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2384              		.loc 1 1681 0
 2385 008c 324B     		ldr	r3, .L115+72
 2386 008e 214A     		ldr	r2, .L115+4
 2387 0090 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2388 0092 1A70     		strb	r2, [r3]
1682:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2389              		.loc 1 1682 0
 2390 0094 314B     		ldr	r3, .L115+76
 2391 0096 1F4A     		ldr	r2, .L115+4
 2392 0098 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 73


 2393 009a 1A70     		strb	r2, [r3]
1683:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2394              		.loc 1 1683 0
 2395 009c 304B     		ldr	r3, .L115+80
 2396 009e 1D4A     		ldr	r2, .L115+4
 2397 00a0 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2398 00a2 1A70     		strb	r2, [r3]
1684:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2399              		.loc 1 1684 0
 2400 00a4 2F4B     		ldr	r3, .L115+84
 2401 00a6 1B4A     		ldr	r2, .L115+4
 2402 00a8 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2403 00aa 1A70     		strb	r2, [r3]
1685:.\Generated_Source\PSoC5/cyPm.c **** 
1686:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2404              		.loc 1 1686 0
 2405 00ac 2E4B     		ldr	r3, .L115+88
 2406 00ae 194A     		ldr	r2, .L115+4
 2407 00b0 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2408 00b2 1A70     		strb	r2, [r3]
1687:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2409              		.loc 1 1687 0
 2410 00b4 2D4B     		ldr	r3, .L115+92
 2411 00b6 174A     		ldr	r2, .L115+4
 2412 00b8 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2413 00ba 1A70     		strb	r2, [r3]
1688:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2414              		.loc 1 1688 0
 2415 00bc 2C4B     		ldr	r3, .L115+96
 2416 00be 154A     		ldr	r2, .L115+4
 2417 00c0 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2418 00c4 1A70     		strb	r2, [r3]
1689:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2419              		.loc 1 1689 0
 2420 00c6 2B4B     		ldr	r3, .L115+100
 2421 00c8 124A     		ldr	r2, .L115+4
 2422 00ca 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2423 00ce 1A70     		strb	r2, [r3]
1690:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2424              		.loc 1 1690 0
 2425 00d0 294B     		ldr	r3, .L115+104
 2426 00d2 104A     		ldr	r2, .L115+4
 2427 00d4 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2428 00d8 1A70     		strb	r2, [r3]
1691:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2429              		.loc 1 1691 0
 2430 00da 284B     		ldr	r3, .L115+108
 2431 00dc 0D4A     		ldr	r2, .L115+4
 2432 00de 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2433 00e2 1A70     		strb	r2, [r3]
1692:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2434              		.loc 1 1692 0
 2435 00e4 264B     		ldr	r3, .L115+112
 2436 00e6 0B4A     		ldr	r2, .L115+4
 2437 00e8 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2438 00ec 1A70     		strb	r2, [r3]
1693:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 74


1694:.\Generated_Source\PSoC5/cyPm.c **** 
1695:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1696:.\Generated_Source\PSoC5/cyPm.c **** 
1697:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1698:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1699:.\Generated_Source\PSoC5/cyPm.c ****         {
1700:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1701:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1702:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1703:.\Generated_Source\PSoC5/cyPm.c **** 
1704:.\Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1705:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1706:.\Generated_Source\PSoC5/cyPm.c ****         }
1707:.\Generated_Source\PSoC5/cyPm.c **** 
1708:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1709:.\Generated_Source\PSoC5/cyPm.c **** 
1710:.\Generated_Source\PSoC5/cyPm.c **** 
1711:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1712:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2439              		.loc 1 1712 0
 2440 00ee 094B     		ldr	r3, .L115+4
 2441 00f0 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 2442 00f4 012B     		cmp	r3, #1
 2443 00f6 07D1     		bne	.L113
1713:.\Generated_Source\PSoC5/cyPm.c ****     {
1714:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2444              		.loc 1 1714 0
 2445 00f8 224A     		ldr	r2, .L115+116
 2446 00fa 224B     		ldr	r3, .L115+116
 2447 00fc 1B78     		ldrb	r3, [r3]
 2448 00fe DBB2     		uxtb	r3, r3
 2449 0100 43F00803 		orr	r3, r3, #8
 2450 0104 DBB2     		uxtb	r3, r3
 2451 0106 1370     		strb	r3, [r2]
 2452              	.L113:
1715:.\Generated_Source\PSoC5/cyPm.c ****     }
1716:.\Generated_Source\PSoC5/cyPm.c **** }
 2453              		.loc 1 1716 0
 2454 0108 BD46     		mov	sp, r7
 2455              		.cfi_def_cfa_register 13
 2456              		@ sp needed
 2457 010a 5DF8047B 		ldr	r7, [sp], #4
 2458              		.cfi_restore 7
 2459              		.cfi_def_cfa_offset 0
 2460 010e 7047     		bx	lr
 2461              	.L116:
 2462              		.align	2
 2463              	.L115:
 2464 0110 005A0040 		.word	1073764864
 2465 0114 00000000 		.word	cyPmBackup
 2466 0118 025A0040 		.word	1073764866
 2467 011c 035A0040 		.word	1073764867
 2468 0120 045A0040 		.word	1073764868
 2469 0124 065A0040 		.word	1073764870
 2470 0128 085A0040 		.word	1073764872
 2471 012c 0A5A0040 		.word	1073764874
 2472 0130 105A0040 		.word	1073764880
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 75


 2473 0134 125A0040 		.word	1073764882
 2474 0138 135A0040 		.word	1073764883
 2475 013c 145A0040 		.word	1073764884
 2476 0140 165A0040 		.word	1073764886
 2477 0144 185A0040 		.word	1073764888
 2478 0148 1A5A0040 		.word	1073764890
 2479 014c 205A0040 		.word	1073764896
 2480 0150 225A0040 		.word	1073764898
 2481 0154 235A0040 		.word	1073764899
 2482 0158 245A0040 		.word	1073764900
 2483 015c 265A0040 		.word	1073764902
 2484 0160 285A0040 		.word	1073764904
 2485 0164 2A5A0040 		.word	1073764906
 2486 0168 305A0040 		.word	1073764912
 2487 016c 325A0040 		.word	1073764914
 2488 0170 335A0040 		.word	1073764915
 2489 0174 345A0040 		.word	1073764916
 2490 0178 365A0040 		.word	1073764918
 2491 017c 385A0040 		.word	1073764920
 2492 0180 3A5A0040 		.word	1073764922
 2493 0184 22430040 		.word	1073759010
 2494              		.cfi_endproc
 2495              	.LFE12:
 2496              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2497              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2498              		.align	2
 2499              		.thumb
 2500              		.thumb_func
 2501              		.type	CyPmHviLviSaveDisable, %function
 2502              	CyPmHviLviSaveDisable:
 2503              	.LFB13:
1717:.\Generated_Source\PSoC5/cyPm.c **** 
1718:.\Generated_Source\PSoC5/cyPm.c **** 
1719:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1720:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1721:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1722:.\Generated_Source\PSoC5/cyPm.c **** *
1723:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1724:.\Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1725:.\Generated_Source\PSoC5/cyPm.c **** *
1726:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1727:.\Generated_Source\PSoC5/cyPm.c **** *  None
1728:.\Generated_Source\PSoC5/cyPm.c **** *
1729:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1730:.\Generated_Source\PSoC5/cyPm.c **** *  None
1731:.\Generated_Source\PSoC5/cyPm.c **** *
1732:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1733:.\Generated_Source\PSoC5/cyPm.c **** *  No
1734:.\Generated_Source\PSoC5/cyPm.c **** *
1735:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1736:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1737:.\Generated_Source\PSoC5/cyPm.c **** {
 2504              		.loc 1 1737 0
 2505              		.cfi_startproc
 2506              		@ args = 0, pretend = 0, frame = 0
 2507              		@ frame_needed = 1, uses_anonymous_args = 0
 2508 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 76


 2509              		.cfi_def_cfa_offset 8
 2510              		.cfi_offset 7, -8
 2511              		.cfi_offset 14, -4
 2512 0002 00AF     		add	r7, sp, #0
 2513              		.cfi_def_cfa_register 7
1738:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2514              		.loc 1 1738 0
 2515 0004 2F4B     		ldr	r3, .L124
 2516 0006 1B78     		ldrb	r3, [r3]
 2517 0008 DBB2     		uxtb	r3, r3
 2518 000a 03F00103 		and	r3, r3, #1
 2519 000e 002B     		cmp	r3, #0
 2520 0010 1DD0     		beq	.L118
1739:.\Generated_Source\PSoC5/cyPm.c ****     {
1740:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2521              		.loc 1 1740 0
 2522 0012 2D4B     		ldr	r3, .L124+4
 2523 0014 0122     		movs	r2, #1
 2524 0016 83F82520 		strb	r2, [r3, #37]
1741:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2525              		.loc 1 1741 0
 2526 001a 2C4B     		ldr	r3, .L124+8
 2527 001c 1B78     		ldrb	r3, [r3]
 2528 001e DBB2     		uxtb	r3, r3
 2529 0020 03F00F03 		and	r3, r3, #15
 2530 0024 DAB2     		uxtb	r2, r3
 2531 0026 284B     		ldr	r3, .L124+4
 2532 0028 83F82620 		strb	r2, [r3, #38]
1742:.\Generated_Source\PSoC5/cyPm.c **** 
1743:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at a specified Vddd threshold */
1744:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2533              		.loc 1 1744 0
 2534 002c 284B     		ldr	r3, .L124+12
 2535 002e 1B78     		ldrb	r3, [r3]
 2536 0030 DBB2     		uxtb	r3, r3
 2537 0032 03F04003 		and	r3, r3, #64
1745:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2538              		.loc 1 1745 0
 2539 0036 002B     		cmp	r3, #0
 2540 0038 14BF     		ite	ne
 2541 003a 0123     		movne	r3, #1
 2542 003c 0023     		moveq	r3, #0
 2543 003e DBB2     		uxtb	r3, r3
 2544 0040 1A46     		mov	r2, r3
1744:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2545              		.loc 1 1744 0
 2546 0042 214B     		ldr	r3, .L124+4
 2547 0044 83F82A20 		strb	r2, [r3, #42]
1746:.\Generated_Source\PSoC5/cyPm.c **** 
1747:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2548              		.loc 1 1747 0
 2549 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2550 004c 03E0     		b	.L119
 2551              	.L118:
1748:.\Generated_Source\PSoC5/cyPm.c ****     }
1749:.\Generated_Source\PSoC5/cyPm.c ****     else
1750:.\Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 77


1751:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2552              		.loc 1 1751 0
 2553 004e 1E4B     		ldr	r3, .L124+4
 2554 0050 0022     		movs	r2, #0
 2555 0052 83F82520 		strb	r2, [r3, #37]
 2556              	.L119:
1752:.\Generated_Source\PSoC5/cyPm.c ****     }
1753:.\Generated_Source\PSoC5/cyPm.c **** 
1754:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2557              		.loc 1 1754 0
 2558 0056 1B4B     		ldr	r3, .L124
 2559 0058 1B78     		ldrb	r3, [r3]
 2560 005a DBB2     		uxtb	r3, r3
 2561 005c 03F00203 		and	r3, r3, #2
 2562 0060 002B     		cmp	r3, #0
 2563 0062 18D0     		beq	.L120
1755:.\Generated_Source\PSoC5/cyPm.c ****     {
1756:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2564              		.loc 1 1756 0
 2565 0064 184B     		ldr	r3, .L124+4
 2566 0066 0122     		movs	r2, #1
 2567 0068 83F82720 		strb	r2, [r3, #39]
1757:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2568              		.loc 1 1757 0
 2569 006c 174B     		ldr	r3, .L124+8
 2570 006e 1B78     		ldrb	r3, [r3]
 2571 0070 DBB2     		uxtb	r3, r3
 2572 0072 1B09     		lsrs	r3, r3, #4
 2573 0074 DAB2     		uxtb	r2, r3
 2574 0076 144B     		ldr	r3, .L124+4
 2575 0078 83F82820 		strb	r2, [r3, #40]
1758:.\Generated_Source\PSoC5/cyPm.c **** 
1759:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at a specified Vdda threshold */
1760:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2576              		.loc 1 1760 0
 2577 007c 144B     		ldr	r3, .L124+12
 2578 007e 1B78     		ldrb	r3, [r3]
 2579 0080 DBB2     		uxtb	r3, r3
 2580 0082 DBB2     		uxtb	r3, r3
1761:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2581              		.loc 1 1761 0
 2582 0084 DB09     		lsrs	r3, r3, #7
 2583 0086 DBB2     		uxtb	r3, r3
 2584 0088 1A46     		mov	r2, r3
1760:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2585              		.loc 1 1760 0
 2586 008a 0F4B     		ldr	r3, .L124+4
 2587 008c 83F82B20 		strb	r2, [r3, #43]
1762:.\Generated_Source\PSoC5/cyPm.c **** 
1763:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2588              		.loc 1 1763 0
 2589 0090 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2590 0094 03E0     		b	.L121
 2591              	.L120:
1764:.\Generated_Source\PSoC5/cyPm.c ****     }
1765:.\Generated_Source\PSoC5/cyPm.c ****     else
1766:.\Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 78


1767:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2592              		.loc 1 1767 0
 2593 0096 0C4B     		ldr	r3, .L124+4
 2594 0098 0022     		movs	r2, #0
 2595 009a 83F82720 		strb	r2, [r3, #39]
 2596              	.L121:
1768:.\Generated_Source\PSoC5/cyPm.c ****     }
1769:.\Generated_Source\PSoC5/cyPm.c **** 
1770:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2597              		.loc 1 1770 0
 2598 009e 094B     		ldr	r3, .L124
 2599 00a0 1B78     		ldrb	r3, [r3]
 2600 00a2 DBB2     		uxtb	r3, r3
 2601 00a4 03F00403 		and	r3, r3, #4
 2602 00a8 002B     		cmp	r3, #0
 2603 00aa 06D0     		beq	.L122
1771:.\Generated_Source\PSoC5/cyPm.c ****     {
1772:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2604              		.loc 1 1772 0
 2605 00ac 064B     		ldr	r3, .L124+4
 2606 00ae 0122     		movs	r2, #1
 2607 00b0 83F82920 		strb	r2, [r3, #41]
1773:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2608              		.loc 1 1773 0
 2609 00b4 FFF7FEFF 		bl	CyVdHvAnalogDisable
 2610 00b8 03E0     		b	.L117
 2611              	.L122:
1774:.\Generated_Source\PSoC5/cyPm.c ****     }
1775:.\Generated_Source\PSoC5/cyPm.c ****     else
1776:.\Generated_Source\PSoC5/cyPm.c ****     {
1777:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 2612              		.loc 1 1777 0
 2613 00ba 034B     		ldr	r3, .L124+4
 2614 00bc 0022     		movs	r2, #0
 2615 00be 83F82920 		strb	r2, [r3, #41]
 2616              	.L117:
1778:.\Generated_Source\PSoC5/cyPm.c ****     }
1779:.\Generated_Source\PSoC5/cyPm.c **** }
 2617              		.loc 1 1779 0
 2618 00c2 80BD     		pop	{r7, pc}
 2619              	.L125:
 2620              		.align	2
 2621              	.L124:
 2622 00c4 F5460040 		.word	1073759989
 2623 00c8 00000000 		.word	cyPmBackup
 2624 00cc F4460040 		.word	1073759988
 2625 00d0 F7460040 		.word	1073759991
 2626              		.cfi_endproc
 2627              	.LFE13:
 2628              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2629              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2630              		.align	2
 2631              		.thumb
 2632              		.thumb_func
 2633              		.type	CyPmHviLviRestore, %function
 2634              	CyPmHviLviRestore:
 2635              	.LFB14:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 79


1780:.\Generated_Source\PSoC5/cyPm.c **** 
1781:.\Generated_Source\PSoC5/cyPm.c **** 
1782:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1783:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1784:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1785:.\Generated_Source\PSoC5/cyPm.c **** *
1786:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1787:.\Generated_Source\PSoC5/cyPm.c **** *  Restores analog and digital LVI and HVI configuration.
1788:.\Generated_Source\PSoC5/cyPm.c **** *
1789:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1790:.\Generated_Source\PSoC5/cyPm.c **** *  None
1791:.\Generated_Source\PSoC5/cyPm.c **** *
1792:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1793:.\Generated_Source\PSoC5/cyPm.c **** *  None
1794:.\Generated_Source\PSoC5/cyPm.c **** *
1795:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1796:.\Generated_Source\PSoC5/cyPm.c **** *  No
1797:.\Generated_Source\PSoC5/cyPm.c **** *
1798:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1799:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1800:.\Generated_Source\PSoC5/cyPm.c **** {
 2636              		.loc 1 1800 0
 2637              		.cfi_startproc
 2638              		@ args = 0, pretend = 0, frame = 0
 2639              		@ frame_needed = 1, uses_anonymous_args = 0
 2640 0000 80B5     		push	{r7, lr}
 2641              		.cfi_def_cfa_offset 8
 2642              		.cfi_offset 7, -8
 2643              		.cfi_offset 14, -4
 2644 0002 00AF     		add	r7, sp, #0
 2645              		.cfi_def_cfa_register 7
1801:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1802:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2646              		.loc 1 1802 0
 2647 0004 124B     		ldr	r3, .L130
 2648 0006 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 2649 000a 012B     		cmp	r3, #1
 2650 000c 09D1     		bne	.L127
1803:.\Generated_Source\PSoC5/cyPm.c ****     {
1804:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2651              		.loc 1 1804 0
 2652 000e 104B     		ldr	r3, .L130
 2653 0010 93F82A20 		ldrb	r2, [r3, #42]	@ zero_extendqisi2
 2654 0014 0E4B     		ldr	r3, .L130
 2655 0016 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2656 001a 1046     		mov	r0, r2
 2657 001c 1946     		mov	r1, r3
 2658 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2659              	.L127:
1805:.\Generated_Source\PSoC5/cyPm.c ****     }
1806:.\Generated_Source\PSoC5/cyPm.c **** 
1807:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2660              		.loc 1 1807 0
 2661 0022 0B4B     		ldr	r3, .L130
 2662 0024 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2663 0028 012B     		cmp	r3, #1
 2664 002a 09D1     		bne	.L128
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 80


1808:.\Generated_Source\PSoC5/cyPm.c ****     {
1809:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2665              		.loc 1 1809 0
 2666 002c 084B     		ldr	r3, .L130
 2667 002e 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2668 0032 074B     		ldr	r3, .L130
 2669 0034 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2670 0038 1046     		mov	r0, r2
 2671 003a 1946     		mov	r1, r3
 2672 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2673              	.L128:
1810:.\Generated_Source\PSoC5/cyPm.c ****     }
1811:.\Generated_Source\PSoC5/cyPm.c **** 
1812:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2674              		.loc 1 1812 0
 2675 0040 034B     		ldr	r3, .L130
 2676 0042 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2677 0046 012B     		cmp	r3, #1
 2678 0048 01D1     		bne	.L126
1813:.\Generated_Source\PSoC5/cyPm.c ****     {
1814:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2679              		.loc 1 1814 0
 2680 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2681              	.L126:
1815:.\Generated_Source\PSoC5/cyPm.c ****     }
1816:.\Generated_Source\PSoC5/cyPm.c **** }
 2682              		.loc 1 1816 0
 2683 004e 80BD     		pop	{r7, pc}
 2684              	.L131:
 2685              		.align	2
 2686              	.L130:
 2687 0050 00000000 		.word	cyPmBackup
 2688              		.cfi_endproc
 2689              	.LFE14:
 2690              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2691              		.bss
 2692              	interruptStatus.4797:
 2693 0042 00       		.space	1
 2694 0043 00       		.text
 2695              	.Letext0:
 2696              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 2697              		.file 3 ".\\Generated_Source\\PSoC5\\cyPm.h"
 2698              		.section	.debug_info,"",%progbits
 2699              	.Ldebug_info0:
 2700 0000 30050000 		.4byte	0x530
 2701 0004 0400     		.2byte	0x4
 2702 0006 00000000 		.4byte	.Ldebug_abbrev0
 2703 000a 04       		.byte	0x4
 2704 000b 01       		.uleb128 0x1
 2705 000c 0B030000 		.4byte	.LASF85
 2706 0010 01       		.byte	0x1
 2707 0011 41010000 		.4byte	.LASF86
 2708 0015 4F020000 		.4byte	.LASF87
 2709 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2710 001d 00000000 		.4byte	0
 2711 0021 00000000 		.4byte	.Ldebug_line0
 2712 0025 02       		.uleb128 0x2
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 81


 2713 0026 01       		.byte	0x1
 2714 0027 06       		.byte	0x6
 2715 0028 EE000000 		.4byte	.LASF0
 2716 002c 02       		.uleb128 0x2
 2717 002d 01       		.byte	0x1
 2718 002e 08       		.byte	0x8
 2719 002f D7030000 		.4byte	.LASF1
 2720 0033 02       		.uleb128 0x2
 2721 0034 02       		.byte	0x2
 2722 0035 05       		.byte	0x5
 2723 0036 10040000 		.4byte	.LASF2
 2724 003a 02       		.uleb128 0x2
 2725 003b 02       		.byte	0x2
 2726 003c 07       		.byte	0x7
 2727 003d 0F020000 		.4byte	.LASF3
 2728 0041 02       		.uleb128 0x2
 2729 0042 04       		.byte	0x4
 2730 0043 05       		.byte	0x5
 2731 0044 19010000 		.4byte	.LASF4
 2732 0048 02       		.uleb128 0x2
 2733 0049 04       		.byte	0x4
 2734 004a 07       		.byte	0x7
 2735 004b B5010000 		.4byte	.LASF5
 2736 004f 02       		.uleb128 0x2
 2737 0050 08       		.byte	0x8
 2738 0051 05       		.byte	0x5
 2739 0052 E0000000 		.4byte	.LASF6
 2740 0056 02       		.uleb128 0x2
 2741 0057 08       		.byte	0x8
 2742 0058 07       		.byte	0x7
 2743 0059 6F000000 		.4byte	.LASF7
 2744 005d 03       		.uleb128 0x3
 2745 005e 04       		.byte	0x4
 2746 005f 05       		.byte	0x5
 2747 0060 696E7400 		.ascii	"int\000"
 2748 0064 02       		.uleb128 0x2
 2749 0065 04       		.byte	0x4
 2750 0066 07       		.byte	0x7
 2751 0067 97010000 		.4byte	.LASF8
 2752 006b 04       		.uleb128 0x4
 2753 006c 34010000 		.4byte	.LASF9
 2754 0070 02       		.byte	0x2
 2755 0071 5B       		.byte	0x5b
 2756 0072 2C000000 		.4byte	0x2c
 2757 0076 04       		.uleb128 0x4
 2758 0077 00000000 		.4byte	.LASF10
 2759 007b 02       		.byte	0x2
 2760 007c 5C       		.byte	0x5c
 2761 007d 3A000000 		.4byte	0x3a
 2762 0081 04       		.uleb128 0x4
 2763 0082 61010000 		.4byte	.LASF11
 2764 0086 02       		.byte	0x2
 2765 0087 5D       		.byte	0x5d
 2766 0088 48000000 		.4byte	0x48
 2767 008c 02       		.uleb128 0x2
 2768 008d 04       		.byte	0x4
 2769 008e 04       		.byte	0x4
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 82


 2770 008f A3030000 		.4byte	.LASF12
 2771 0093 02       		.uleb128 0x2
 2772 0094 08       		.byte	0x8
 2773 0095 04       		.byte	0x4
 2774 0096 3A010000 		.4byte	.LASF13
 2775 009a 02       		.uleb128 0x2
 2776 009b 01       		.byte	0x1
 2777 009c 08       		.byte	0x8
 2778 009d 3A040000 		.4byte	.LASF14
 2779 00a1 04       		.uleb128 0x4
 2780 00a2 D3040000 		.4byte	.LASF15
 2781 00a6 02       		.byte	0x2
 2782 00a7 E8       		.byte	0xe8
 2783 00a8 48000000 		.4byte	0x48
 2784 00ac 04       		.uleb128 0x4
 2785 00ad C6030000 		.4byte	.LASF16
 2786 00b1 02       		.byte	0x2
 2787 00b2 F0       		.byte	0xf0
 2788 00b3 B7000000 		.4byte	0xb7
 2789 00b7 05       		.uleb128 0x5
 2790 00b8 6B000000 		.4byte	0x6b
 2791 00bc 02       		.uleb128 0x2
 2792 00bd 04       		.byte	0x4
 2793 00be 07       		.byte	0x7
 2794 00bf D4020000 		.4byte	.LASF17
 2795 00c3 06       		.uleb128 0x6
 2796 00c4 CE010000 		.4byte	.LASF34
 2797 00c8 12       		.byte	0x12
 2798 00c9 03       		.byte	0x3
 2799 00ca F1       		.byte	0xf1
 2800 00cb 87010000 		.4byte	0x187
 2801 00cf 07       		.uleb128 0x7
 2802 00d0 F0020000 		.4byte	.LASF18
 2803 00d4 03       		.byte	0x3
 2804 00d5 F4       		.byte	0xf4
 2805 00d6 6B000000 		.4byte	0x6b
 2806 00da 00       		.byte	0
 2807 00db 07       		.uleb128 0x7
 2808 00dc F7020000 		.4byte	.LASF19
 2809 00e0 03       		.byte	0x3
 2810 00e1 F5       		.byte	0xf5
 2811 00e2 6B000000 		.4byte	0x6b
 2812 00e6 01       		.byte	0x1
 2813 00e7 07       		.uleb128 0x7
 2814 00e8 31000000 		.4byte	.LASF20
 2815 00ec 03       		.byte	0x3
 2816 00ed F6       		.byte	0xf6
 2817 00ee 6B000000 		.4byte	0x6b
 2818 00f2 02       		.byte	0x2
 2819 00f3 07       		.uleb128 0x7
 2820 00f4 AD010000 		.4byte	.LASF21
 2821 00f8 03       		.byte	0x3
 2822 00f9 F7       		.byte	0xf7
 2823 00fa 6B000000 		.4byte	0x6b
 2824 00fe 03       		.byte	0x3
 2825 00ff 07       		.uleb128 0x7
 2826 0100 AF000000 		.4byte	.LASF22
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 83


 2827 0104 03       		.byte	0x3
 2828 0105 F8       		.byte	0xf8
 2829 0106 6B000000 		.4byte	0x6b
 2830 010a 04       		.byte	0x4
 2831 010b 07       		.uleb128 0x7
 2832 010c DC040000 		.4byte	.LASF23
 2833 0110 03       		.byte	0x3
 2834 0111 F9       		.byte	0xf9
 2835 0112 6B000000 		.4byte	0x6b
 2836 0116 05       		.byte	0x5
 2837 0117 07       		.uleb128 0x7
 2838 0118 08050000 		.4byte	.LASF24
 2839 011c 03       		.byte	0x3
 2840 011d FA       		.byte	0xfa
 2841 011e 6B000000 		.4byte	0x6b
 2842 0122 06       		.byte	0x6
 2843 0123 07       		.uleb128 0x7
 2844 0124 99030000 		.4byte	.LASF25
 2845 0128 03       		.byte	0x3
 2846 0129 FB       		.byte	0xfb
 2847 012a 6B000000 		.4byte	0x6b
 2848 012e 07       		.byte	0x7
 2849 012f 07       		.uleb128 0x7
 2850 0130 AF020000 		.4byte	.LASF26
 2851 0134 03       		.byte	0x3
 2852 0135 FC       		.byte	0xfc
 2853 0136 6B000000 		.4byte	0x6b
 2854 013a 08       		.byte	0x8
 2855 013b 07       		.uleb128 0x7
 2856 013c 13010000 		.4byte	.LASF27
 2857 0140 03       		.byte	0x3
 2858 0141 FD       		.byte	0xfd
 2859 0142 6B000000 		.4byte	0x6b
 2860 0146 09       		.byte	0x9
 2861 0147 07       		.uleb128 0x7
 2862 0148 52000000 		.4byte	.LASF28
 2863 014c 03       		.byte	0x3
 2864 014d FE       		.byte	0xfe
 2865 014e 6B000000 		.4byte	0x6b
 2866 0152 0A       		.byte	0xa
 2867 0153 07       		.uleb128 0x7
 2868 0154 FA000000 		.4byte	.LASF29
 2869 0158 03       		.byte	0x3
 2870 0159 FF       		.byte	0xff
 2871 015a 76000000 		.4byte	0x76
 2872 015e 0C       		.byte	0xc
 2873 015f 08       		.uleb128 0x8
 2874 0160 F5030000 		.4byte	.LASF30
 2875 0164 03       		.byte	0x3
 2876 0165 0001     		.2byte	0x100
 2877 0167 6B000000 		.4byte	0x6b
 2878 016b 0E       		.byte	0xe
 2879 016c 08       		.uleb128 0x8
 2880 016d 68010000 		.4byte	.LASF31
 2881 0171 03       		.byte	0x3
 2882 0172 0101     		.2byte	0x101
 2883 0174 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 84


 2884 0178 0F       		.byte	0xf
 2885 0179 08       		.uleb128 0x8
 2886 017a 8B040000 		.4byte	.LASF32
 2887 017e 03       		.byte	0x3
 2888 017f 0201     		.2byte	0x102
 2889 0181 6B000000 		.4byte	0x6b
 2890 0185 10       		.byte	0x10
 2891 0186 00       		.byte	0
 2892 0187 09       		.uleb128 0x9
 2893 0188 F5010000 		.4byte	.LASF33
 2894 018c 03       		.byte	0x3
 2895 018d 0401     		.2byte	0x104
 2896 018f C3000000 		.4byte	0xc3
 2897 0193 0A       		.uleb128 0xa
 2898 0194 E4010000 		.4byte	.LASF35
 2899 0198 2F       		.byte	0x2f
 2900 0199 03       		.byte	0x3
 2901 019a 0701     		.2byte	0x107
 2902 019c A5020000 		.4byte	0x2a5
 2903 01a0 08       		.uleb128 0x8
 2904 01a1 D3000000 		.4byte	.LASF36
 2905 01a5 03       		.byte	0x3
 2906 01a6 0901     		.2byte	0x109
 2907 01a8 6B000000 		.4byte	0x6b
 2908 01ac 00       		.byte	0
 2909 01ad 08       		.uleb128 0x8
 2910 01ae 04040000 		.4byte	.LASF37
 2911 01b2 03       		.byte	0x3
 2912 01b3 0A01     		.2byte	0x10a
 2913 01b5 6B000000 		.4byte	0x6b
 2914 01b9 01       		.byte	0x1
 2915 01ba 08       		.uleb128 0x8
 2916 01bb 2C040000 		.4byte	.LASF38
 2917 01bf 03       		.byte	0x3
 2918 01c0 0B01     		.2byte	0x10b
 2919 01c2 6B000000 		.4byte	0x6b
 2920 01c6 02       		.byte	0x2
 2921 01c7 08       		.uleb128 0x8
 2922 01c8 C8020000 		.4byte	.LASF39
 2923 01cc 03       		.byte	0x3
 2924 01cd 0D01     		.2byte	0x10d
 2925 01cf 6B000000 		.4byte	0x6b
 2926 01d3 03       		.byte	0x3
 2927 01d4 08       		.uleb128 0x8
 2928 01d5 2E020000 		.4byte	.LASF40
 2929 01d9 03       		.byte	0x3
 2930 01da 1701     		.2byte	0x117
 2931 01dc 6B000000 		.4byte	0x6b
 2932 01e0 04       		.byte	0x4
 2933 01e1 08       		.uleb128 0x8
 2934 01e2 39020000 		.4byte	.LASF41
 2935 01e6 03       		.byte	0x3
 2936 01e7 1801     		.2byte	0x118
 2937 01e9 6B000000 		.4byte	0x6b
 2938 01ed 05       		.byte	0x5
 2939 01ee 08       		.uleb128 0x8
 2940 01ef 44020000 		.4byte	.LASF42
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 85


 2941 01f3 03       		.byte	0x3
 2942 01f4 1901     		.2byte	0x119
 2943 01f6 6B000000 		.4byte	0x6b
 2944 01fa 06       		.byte	0x6
 2945 01fb 08       		.uleb128 0x8
 2946 01fc 19000000 		.4byte	.LASF43
 2947 0200 03       		.byte	0x3
 2948 0201 1B01     		.2byte	0x11b
 2949 0203 6B000000 		.4byte	0x6b
 2950 0207 07       		.byte	0x7
 2951 0208 08       		.uleb128 0x8
 2952 0209 25000000 		.4byte	.LASF44
 2953 020d 03       		.byte	0x3
 2954 020e 1C01     		.2byte	0x11c
 2955 0210 6B000000 		.4byte	0x6b
 2956 0214 08       		.byte	0x8
 2957 0215 08       		.uleb128 0x8
 2958 0216 A4010000 		.4byte	.LASF45
 2959 021a 03       		.byte	0x3
 2960 021b 1E01     		.2byte	0x11e
 2961 021d A5020000 		.4byte	0x2a5
 2962 0221 09       		.byte	0x9
 2963 0222 08       		.uleb128 0x8
 2964 0223 C7010000 		.4byte	.LASF46
 2965 0227 03       		.byte	0x3
 2966 0228 2101     		.2byte	0x121
 2967 022a 6B000000 		.4byte	0x6b
 2968 022e 25       		.byte	0x25
 2969 022f 08       		.uleb128 0x8
 2970 0230 FF040000 		.4byte	.LASF47
 2971 0234 03       		.byte	0x3
 2972 0235 2201     		.2byte	0x122
 2973 0237 6B000000 		.4byte	0x6b
 2974 023b 26       		.byte	0x26
 2975 023c 08       		.uleb128 0x8
 2976 023d B2040000 		.4byte	.LASF48
 2977 0241 03       		.byte	0x3
 2978 0242 2301     		.2byte	0x123
 2979 0244 6B000000 		.4byte	0x6b
 2980 0248 27       		.byte	0x27
 2981 0249 08       		.uleb128 0x8
 2982 024a A6000000 		.4byte	.LASF49
 2983 024e 03       		.byte	0x3
 2984 024f 2401     		.2byte	0x124
 2985 0251 6B000000 		.4byte	0x6b
 2986 0255 28       		.byte	0x28
 2987 0256 08       		.uleb128 0x8
 2988 0257 CC000000 		.4byte	.LASF50
 2989 025b 03       		.byte	0x3
 2990 025c 2501     		.2byte	0x125
 2991 025e 6B000000 		.4byte	0x6b
 2992 0262 29       		.byte	0x29
 2993 0263 08       		.uleb128 0x8
 2994 0264 B3030000 		.4byte	.LASF51
 2995 0268 03       		.byte	0x3
 2996 0269 2601     		.2byte	0x126
 2997 026b 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 86


 2998 026f 2A       		.byte	0x2a
 2999 0270 08       		.uleb128 0x8
 3000 0271 EC040000 		.4byte	.LASF52
 3001 0275 03       		.byte	0x3
 3002 0276 2701     		.2byte	0x127
 3003 0278 6B000000 		.4byte	0x6b
 3004 027c 2B       		.byte	0x2b
 3005 027d 08       		.uleb128 0x8
 3006 027e 8C010000 		.4byte	.LASF53
 3007 0282 03       		.byte	0x3
 3008 0283 2901     		.2byte	0x129
 3009 0285 6B000000 		.4byte	0x6b
 3010 0289 2C       		.byte	0x2c
 3011 028a 08       		.uleb128 0x8
 3012 028b 3F040000 		.4byte	.LASF54
 3013 028f 03       		.byte	0x3
 3014 0290 2A01     		.2byte	0x12a
 3015 0292 6B000000 		.4byte	0x6b
 3016 0296 2D       		.byte	0x2d
 3017 0297 08       		.uleb128 0x8
 3018 0298 A3020000 		.4byte	.LASF55
 3019 029c 03       		.byte	0x3
 3020 029d 2C01     		.2byte	0x12c
 3021 029f 6B000000 		.4byte	0x6b
 3022 02a3 2E       		.byte	0x2e
 3023 02a4 00       		.byte	0
 3024 02a5 0B       		.uleb128 0xb
 3025 02a6 6B000000 		.4byte	0x6b
 3026 02aa B5020000 		.4byte	0x2b5
 3027 02ae 0C       		.uleb128 0xc
 3028 02af BC000000 		.4byte	0xbc
 3029 02b3 1B       		.byte	0x1b
 3030 02b4 00       		.byte	0
 3031 02b5 09       		.uleb128 0x9
 3032 02b6 3E000000 		.4byte	.LASF56
 3033 02ba 03       		.byte	0x3
 3034 02bb 2E01     		.2byte	0x12e
 3035 02bd 93010000 		.4byte	0x193
 3036 02c1 0D       		.uleb128 0xd
 3037 02c2 B9020000 		.4byte	.LASF74
 3038 02c6 01       		.byte	0x1
 3039 02c7 50       		.byte	0x50
 3040 02c8 00000000 		.4byte	.LFB0
 3041 02cc 3C020000 		.4byte	.LFE0-.LFB0
 3042 02d0 01       		.uleb128 0x1
 3043 02d1 9C       		.byte	0x9c
 3044 02d2 0E       		.uleb128 0xe
 3045 02d3 5D000000 		.4byte	.LASF60
 3046 02d7 01       		.byte	0x1
 3047 02d8 0001     		.2byte	0x100
 3048 02da 00000000 		.4byte	.LFB1
 3049 02de C4020000 		.4byte	.LFE1-.LFB1
 3050 02e2 01       		.uleb128 0x1
 3051 02e3 9C       		.byte	0x9c
 3052 02e4 23030000 		.4byte	0x323
 3053 02e8 0F       		.uleb128 0xf
 3054 02e9 AB040000 		.4byte	.LASF57
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 87


 3055 02ed 01       		.byte	0x1
 3056 02ee 0201     		.2byte	0x102
 3057 02f0 A1000000 		.4byte	0xa1
 3058 02f4 02       		.uleb128 0x2
 3059 02f5 91       		.byte	0x91
 3060 02f6 70       		.sleb128 -16
 3061 02f7 10       		.uleb128 0x10
 3062 02f8 6900     		.ascii	"i\000"
 3063 02fa 01       		.byte	0x1
 3064 02fb 0301     		.2byte	0x103
 3065 02fd 76000000 		.4byte	0x76
 3066 0301 02       		.uleb128 0x2
 3067 0302 91       		.byte	0x91
 3068 0303 76       		.sleb128 -10
 3069 0304 0F       		.uleb128 0xf
 3070 0305 96020000 		.4byte	.LASF58
 3071 0309 01       		.byte	0x1
 3072 030a 0401     		.2byte	0x104
 3073 030c 76000000 		.4byte	0x76
 3074 0310 02       		.uleb128 0x2
 3075 0311 91       		.byte	0x91
 3076 0312 6E       		.sleb128 -18
 3077 0313 0F       		.uleb128 0xf
 3078 0314 DD020000 		.4byte	.LASF59
 3079 0318 01       		.byte	0x1
 3080 0319 0801     		.2byte	0x108
 3081 031b 33030000 		.4byte	0x333
 3082 031f 02       		.uleb128 0x2
 3083 0320 91       		.byte	0x91
 3084 0321 64       		.sleb128 -28
 3085 0322 00       		.byte	0
 3086 0323 0B       		.uleb128 0xb
 3087 0324 6B000000 		.4byte	0x6b
 3088 0328 33030000 		.4byte	0x333
 3089 032c 0C       		.uleb128 0xc
 3090 032d BC000000 		.4byte	0xbc
 3091 0331 06       		.byte	0x6
 3092 0332 00       		.byte	0
 3093 0333 11       		.uleb128 0x11
 3094 0334 23030000 		.4byte	0x323
 3095 0338 0E       		.uleb128 0xe
 3096 0339 BB030000 		.4byte	.LASF61
 3097 033d 01       		.byte	0x1
 3098 033e 4702     		.2byte	0x247
 3099 0340 00000000 		.4byte	.LFB2
 3100 0344 B8000000 		.4byte	.LFE2-.LFB2
 3101 0348 01       		.uleb128 0x1
 3102 0349 9C       		.byte	0x9c
 3103 034a 6D030000 		.4byte	0x36d
 3104 034e 12       		.uleb128 0x12
 3105 034f C8040000 		.4byte	.LASF62
 3106 0353 01       		.byte	0x1
 3107 0354 4702     		.2byte	0x247
 3108 0356 76000000 		.4byte	0x76
 3109 035a 02       		.uleb128 0x2
 3110 035b 91       		.byte	0x91
 3111 035c 76       		.sleb128 -10
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 88


 3112 035d 12       		.uleb128 0x12
 3113 035e FE020000 		.4byte	.LASF63
 3114 0362 01       		.byte	0x1
 3115 0363 4702     		.2byte	0x247
 3116 0365 76000000 		.4byte	0x76
 3117 0369 02       		.uleb128 0x2
 3118 036a 91       		.byte	0x91
 3119 036b 74       		.sleb128 -12
 3120 036c 00       		.byte	0
 3121 036d 0E       		.uleb128 0xe
 3122 036e A9030000 		.4byte	.LASF64
 3123 0372 01       		.byte	0x1
 3124 0373 1303     		.2byte	0x313
 3125 0375 00000000 		.4byte	.LFB3
 3126 0379 70010000 		.4byte	.LFE3-.LFB3
 3127 037d 01       		.uleb128 0x1
 3128 037e 9C       		.byte	0x9c
 3129 037f B1030000 		.4byte	0x3b1
 3130 0383 12       		.uleb128 0x12
 3131 0384 C8040000 		.4byte	.LASF62
 3132 0388 01       		.byte	0x1
 3133 0389 1303     		.2byte	0x313
 3134 038b 6B000000 		.4byte	0x6b
 3135 038f 02       		.uleb128 0x2
 3136 0390 91       		.byte	0x91
 3137 0391 6F       		.sleb128 -17
 3138 0392 12       		.uleb128 0x12
 3139 0393 FE020000 		.4byte	.LASF63
 3140 0397 01       		.byte	0x1
 3141 0398 1303     		.2byte	0x313
 3142 039a 76000000 		.4byte	0x76
 3143 039e 02       		.uleb128 0x2
 3144 039f 91       		.byte	0x91
 3145 03a0 6C       		.sleb128 -20
 3146 03a1 0F       		.uleb128 0xf
 3147 03a2 04010000 		.4byte	.LASF65
 3148 03a6 01       		.byte	0x1
 3149 03a7 1503     		.2byte	0x315
 3150 03a9 6B000000 		.4byte	0x6b
 3151 03ad 02       		.uleb128 0x2
 3152 03ae 91       		.byte	0x91
 3153 03af 77       		.sleb128 -9
 3154 03b0 00       		.byte	0
 3155 03b1 0E       		.uleb128 0xe
 3156 03b2 4F040000 		.4byte	.LASF66
 3157 03b6 01       		.byte	0x1
 3158 03b7 2304     		.2byte	0x423
 3159 03b9 00000000 		.4byte	.LFB4
 3160 03bd 40010000 		.4byte	.LFE4-.LFB4
 3161 03c1 01       		.uleb128 0x1
 3162 03c2 9C       		.byte	0x9c
 3163 03c3 D7030000 		.4byte	0x3d7
 3164 03c7 0F       		.uleb128 0xf
 3165 03c8 04010000 		.4byte	.LASF65
 3166 03cc 01       		.byte	0x1
 3167 03cd 2504     		.2byte	0x425
 3168 03cf 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 89


 3169 03d3 02       		.uleb128 0x2
 3170 03d4 91       		.byte	0x91
 3171 03d5 77       		.sleb128 -9
 3172 03d6 00       		.byte	0
 3173 03d7 13       		.uleb128 0x13
 3174 03d8 7C040000 		.4byte	.LASF88
 3175 03dc 01       		.byte	0x1
 3176 03dd A304     		.2byte	0x4a3
 3177 03df 6B000000 		.4byte	0x6b
 3178 03e3 00000000 		.4byte	.LFB5
 3179 03e7 58000000 		.4byte	.LFE5-.LFB5
 3180 03eb 01       		.uleb128 0x1
 3181 03ec 9C       		.byte	0x9c
 3182 03ed 31040000 		.4byte	0x431
 3183 03f1 12       		.uleb128 0x12
 3184 03f2 87010000 		.4byte	.LASF67
 3185 03f6 01       		.byte	0x1
 3186 03f7 A304     		.2byte	0x4a3
 3187 03f9 6B000000 		.4byte	0x6b
 3188 03fd 02       		.uleb128 0x2
 3189 03fe 91       		.byte	0x91
 3190 03ff 6F       		.sleb128 -17
 3191 0400 0F       		.uleb128 0xf
 3192 0401 12050000 		.4byte	.LASF68
 3193 0405 01       		.byte	0x1
 3194 0406 A504     		.2byte	0x4a5
 3195 0408 6B000000 		.4byte	0x6b
 3196 040c 05       		.uleb128 0x5
 3197 040d 03       		.byte	0x3
 3198 040e 42000000 		.4byte	interruptStatus.4797
 3199 0412 0F       		.uleb128 0xf
 3200 0413 04010000 		.4byte	.LASF65
 3201 0417 01       		.byte	0x1
 3202 0418 A604     		.2byte	0x4a6
 3203 041a 6B000000 		.4byte	0x6b
 3204 041e 02       		.uleb128 0x2
 3205 041f 91       		.byte	0x91
 3206 0420 77       		.sleb128 -9
 3207 0421 0F       		.uleb128 0xf
 3208 0422 9C000000 		.4byte	.LASF69
 3209 0426 01       		.byte	0x1
 3210 0427 A704     		.2byte	0x4a7
 3211 0429 6B000000 		.4byte	0x6b
 3212 042d 02       		.uleb128 0x2
 3213 042e 91       		.byte	0x91
 3214 042f 76       		.sleb128 -10
 3215 0430 00       		.byte	0
 3216 0431 14       		.uleb128 0x14
 3217 0432 B9040000 		.4byte	.LASF70
 3218 0436 01       		.byte	0x1
 3219 0437 CF04     		.2byte	0x4cf
 3220 0439 00000000 		.4byte	.LFB6
 3221 043d D4000000 		.4byte	.LFE6-.LFB6
 3222 0441 01       		.uleb128 0x1
 3223 0442 9C       		.byte	0x9c
 3224 0443 14       		.uleb128 0x14
 3225 0444 78010000 		.4byte	.LASF71
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 90


 3226 0448 01       		.byte	0x1
 3227 0449 2905     		.2byte	0x529
 3228 044b 00000000 		.4byte	.LFB7
 3229 044f 68000000 		.4byte	.LFE7-.LFB7
 3230 0453 01       		.uleb128 0x1
 3231 0454 9C       		.byte	0x9c
 3232 0455 0E       		.uleb128 0xe
 3233 0456 98040000 		.4byte	.LASF72
 3234 045a 01       		.byte	0x1
 3235 045b 6605     		.2byte	0x566
 3236 045d 00000000 		.4byte	.LFB8
 3237 0461 90000000 		.4byte	.LFE8-.LFB8
 3238 0465 01       		.uleb128 0x1
 3239 0466 9C       		.byte	0x9c
 3240 0467 7B040000 		.4byte	0x47b
 3241 046b 12       		.uleb128 0x12
 3242 046c 22020000 		.4byte	.LASF73
 3243 0470 01       		.byte	0x1
 3244 0471 6605     		.2byte	0x566
 3245 0473 6B000000 		.4byte	0x6b
 3246 0477 02       		.uleb128 0x2
 3247 0478 91       		.byte	0x91
 3248 0479 77       		.sleb128 -9
 3249 047a 00       		.byte	0
 3250 047b 15       		.uleb128 0x15
 3251 047c CB030000 		.4byte	.LASF75
 3252 0480 01       		.byte	0x1
 3253 0481 9A05     		.2byte	0x59a
 3254 0483 00000000 		.4byte	.LFB9
 3255 0487 40000000 		.4byte	.LFE9-.LFB9
 3256 048b 01       		.uleb128 0x1
 3257 048c 9C       		.byte	0x9c
 3258 048d 0E       		.uleb128 0xe
 3259 048e B9000000 		.4byte	.LASF76
 3260 0492 01       		.byte	0x1
 3261 0493 BF05     		.2byte	0x5bf
 3262 0495 00000000 		.4byte	.LFB10
 3263 0499 90000000 		.4byte	.LFE10-.LFB10
 3264 049d 01       		.uleb128 0x1
 3265 049e 9C       		.byte	0x9c
 3266 049f B3040000 		.4byte	0x4b3
 3267 04a3 12       		.uleb128 0x12
 3268 04a4 5D040000 		.4byte	.LASF77
 3269 04a8 01       		.byte	0x1
 3270 04a9 BF05     		.2byte	0x5bf
 3271 04ab 6B000000 		.4byte	0x6b
 3272 04af 02       		.uleb128 0x2
 3273 04b0 91       		.byte	0x91
 3274 04b1 77       		.sleb128 -9
 3275 04b2 00       		.byte	0
 3276 04b3 16       		.uleb128 0x16
 3277 04b4 1A040000 		.4byte	.LASF78
 3278 04b8 01       		.byte	0x1
 3279 04b9 F805     		.2byte	0x5f8
 3280 04bb 00000000 		.4byte	.LFB11
 3281 04bf 80020000 		.4byte	.LFE11-.LFB11
 3282 04c3 01       		.uleb128 0x1
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 91


 3283 04c4 9C       		.byte	0x9c
 3284 04c5 16       		.uleb128 0x16
 3285 04c6 07000000 		.4byte	.LASF79
 3286 04ca 01       		.byte	0x1
 3287 04cb 7B06     		.2byte	0x67b
 3288 04cd 00000000 		.4byte	.LFB12
 3289 04d1 88010000 		.4byte	.LFE12-.LFB12
 3290 04d5 01       		.uleb128 0x1
 3291 04d6 9C       		.byte	0x9c
 3292 04d7 14       		.uleb128 0x14
 3293 04d8 86000000 		.4byte	.LASF80
 3294 04dc 01       		.byte	0x1
 3295 04dd C806     		.2byte	0x6c8
 3296 04df 00000000 		.4byte	.LFB13
 3297 04e3 D4000000 		.4byte	.LFE13-.LFB13
 3298 04e7 01       		.uleb128 0x1
 3299 04e8 9C       		.byte	0x9c
 3300 04e9 14       		.uleb128 0x14
 3301 04ea 22010000 		.4byte	.LASF81
 3302 04ee 01       		.byte	0x1
 3303 04ef 0707     		.2byte	0x707
 3304 04f1 00000000 		.4byte	.LFB14
 3305 04f5 54000000 		.4byte	.LFE14-.LFB14
 3306 04f9 01       		.uleb128 0x1
 3307 04fa 9C       		.byte	0x9c
 3308 04fb 17       		.uleb128 0x17
 3309 04fc F4040000 		.4byte	.LASF82
 3310 0500 01       		.byte	0x1
 3311 0501 1F       		.byte	0x1f
 3312 0502 B5020000 		.4byte	0x2b5
 3313 0506 05       		.uleb128 0x5
 3314 0507 03       		.byte	0x3
 3315 0508 00000000 		.4byte	cyPmBackup
 3316 050c 17       		.uleb128 0x17
 3317 050d E5030000 		.4byte	.LASF83
 3318 0511 01       		.byte	0x1
 3319 0512 20       		.byte	0x20
 3320 0513 87010000 		.4byte	0x187
 3321 0517 05       		.uleb128 0x5
 3322 0518 03       		.byte	0x3
 3323 0519 30000000 		.4byte	cyPmClockBackup
 3324 051d 17       		.uleb128 0x17
 3325 051e 69040000 		.4byte	.LASF84
 3326 0522 01       		.byte	0x1
 3327 0523 23       		.byte	0x23
 3328 0524 2E050000 		.4byte	0x52e
 3329 0528 05       		.uleb128 0x5
 3330 0529 03       		.byte	0x3
 3331 052a 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3332 052e 11       		.uleb128 0x11
 3333 052f 23030000 		.4byte	0x323
 3334 0533 00       		.byte	0
 3335              		.section	.debug_abbrev,"",%progbits
 3336              	.Ldebug_abbrev0:
 3337 0000 01       		.uleb128 0x1
 3338 0001 11       		.uleb128 0x11
 3339 0002 01       		.byte	0x1
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 92


 3340 0003 25       		.uleb128 0x25
 3341 0004 0E       		.uleb128 0xe
 3342 0005 13       		.uleb128 0x13
 3343 0006 0B       		.uleb128 0xb
 3344 0007 03       		.uleb128 0x3
 3345 0008 0E       		.uleb128 0xe
 3346 0009 1B       		.uleb128 0x1b
 3347 000a 0E       		.uleb128 0xe
 3348 000b 55       		.uleb128 0x55
 3349 000c 17       		.uleb128 0x17
 3350 000d 11       		.uleb128 0x11
 3351 000e 01       		.uleb128 0x1
 3352 000f 10       		.uleb128 0x10
 3353 0010 17       		.uleb128 0x17
 3354 0011 00       		.byte	0
 3355 0012 00       		.byte	0
 3356 0013 02       		.uleb128 0x2
 3357 0014 24       		.uleb128 0x24
 3358 0015 00       		.byte	0
 3359 0016 0B       		.uleb128 0xb
 3360 0017 0B       		.uleb128 0xb
 3361 0018 3E       		.uleb128 0x3e
 3362 0019 0B       		.uleb128 0xb
 3363 001a 03       		.uleb128 0x3
 3364 001b 0E       		.uleb128 0xe
 3365 001c 00       		.byte	0
 3366 001d 00       		.byte	0
 3367 001e 03       		.uleb128 0x3
 3368 001f 24       		.uleb128 0x24
 3369 0020 00       		.byte	0
 3370 0021 0B       		.uleb128 0xb
 3371 0022 0B       		.uleb128 0xb
 3372 0023 3E       		.uleb128 0x3e
 3373 0024 0B       		.uleb128 0xb
 3374 0025 03       		.uleb128 0x3
 3375 0026 08       		.uleb128 0x8
 3376 0027 00       		.byte	0
 3377 0028 00       		.byte	0
 3378 0029 04       		.uleb128 0x4
 3379 002a 16       		.uleb128 0x16
 3380 002b 00       		.byte	0
 3381 002c 03       		.uleb128 0x3
 3382 002d 0E       		.uleb128 0xe
 3383 002e 3A       		.uleb128 0x3a
 3384 002f 0B       		.uleb128 0xb
 3385 0030 3B       		.uleb128 0x3b
 3386 0031 0B       		.uleb128 0xb
 3387 0032 49       		.uleb128 0x49
 3388 0033 13       		.uleb128 0x13
 3389 0034 00       		.byte	0
 3390 0035 00       		.byte	0
 3391 0036 05       		.uleb128 0x5
 3392 0037 35       		.uleb128 0x35
 3393 0038 00       		.byte	0
 3394 0039 49       		.uleb128 0x49
 3395 003a 13       		.uleb128 0x13
 3396 003b 00       		.byte	0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 93


 3397 003c 00       		.byte	0
 3398 003d 06       		.uleb128 0x6
 3399 003e 13       		.uleb128 0x13
 3400 003f 01       		.byte	0x1
 3401 0040 03       		.uleb128 0x3
 3402 0041 0E       		.uleb128 0xe
 3403 0042 0B       		.uleb128 0xb
 3404 0043 0B       		.uleb128 0xb
 3405 0044 3A       		.uleb128 0x3a
 3406 0045 0B       		.uleb128 0xb
 3407 0046 3B       		.uleb128 0x3b
 3408 0047 0B       		.uleb128 0xb
 3409 0048 01       		.uleb128 0x1
 3410 0049 13       		.uleb128 0x13
 3411 004a 00       		.byte	0
 3412 004b 00       		.byte	0
 3413 004c 07       		.uleb128 0x7
 3414 004d 0D       		.uleb128 0xd
 3415 004e 00       		.byte	0
 3416 004f 03       		.uleb128 0x3
 3417 0050 0E       		.uleb128 0xe
 3418 0051 3A       		.uleb128 0x3a
 3419 0052 0B       		.uleb128 0xb
 3420 0053 3B       		.uleb128 0x3b
 3421 0054 0B       		.uleb128 0xb
 3422 0055 49       		.uleb128 0x49
 3423 0056 13       		.uleb128 0x13
 3424 0057 38       		.uleb128 0x38
 3425 0058 0B       		.uleb128 0xb
 3426 0059 00       		.byte	0
 3427 005a 00       		.byte	0
 3428 005b 08       		.uleb128 0x8
 3429 005c 0D       		.uleb128 0xd
 3430 005d 00       		.byte	0
 3431 005e 03       		.uleb128 0x3
 3432 005f 0E       		.uleb128 0xe
 3433 0060 3A       		.uleb128 0x3a
 3434 0061 0B       		.uleb128 0xb
 3435 0062 3B       		.uleb128 0x3b
 3436 0063 05       		.uleb128 0x5
 3437 0064 49       		.uleb128 0x49
 3438 0065 13       		.uleb128 0x13
 3439 0066 38       		.uleb128 0x38
 3440 0067 0B       		.uleb128 0xb
 3441 0068 00       		.byte	0
 3442 0069 00       		.byte	0
 3443 006a 09       		.uleb128 0x9
 3444 006b 16       		.uleb128 0x16
 3445 006c 00       		.byte	0
 3446 006d 03       		.uleb128 0x3
 3447 006e 0E       		.uleb128 0xe
 3448 006f 3A       		.uleb128 0x3a
 3449 0070 0B       		.uleb128 0xb
 3450 0071 3B       		.uleb128 0x3b
 3451 0072 05       		.uleb128 0x5
 3452 0073 49       		.uleb128 0x49
 3453 0074 13       		.uleb128 0x13
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 94


 3454 0075 00       		.byte	0
 3455 0076 00       		.byte	0
 3456 0077 0A       		.uleb128 0xa
 3457 0078 13       		.uleb128 0x13
 3458 0079 01       		.byte	0x1
 3459 007a 03       		.uleb128 0x3
 3460 007b 0E       		.uleb128 0xe
 3461 007c 0B       		.uleb128 0xb
 3462 007d 0B       		.uleb128 0xb
 3463 007e 3A       		.uleb128 0x3a
 3464 007f 0B       		.uleb128 0xb
 3465 0080 3B       		.uleb128 0x3b
 3466 0081 05       		.uleb128 0x5
 3467 0082 01       		.uleb128 0x1
 3468 0083 13       		.uleb128 0x13
 3469 0084 00       		.byte	0
 3470 0085 00       		.byte	0
 3471 0086 0B       		.uleb128 0xb
 3472 0087 01       		.uleb128 0x1
 3473 0088 01       		.byte	0x1
 3474 0089 49       		.uleb128 0x49
 3475 008a 13       		.uleb128 0x13
 3476 008b 01       		.uleb128 0x1
 3477 008c 13       		.uleb128 0x13
 3478 008d 00       		.byte	0
 3479 008e 00       		.byte	0
 3480 008f 0C       		.uleb128 0xc
 3481 0090 21       		.uleb128 0x21
 3482 0091 00       		.byte	0
 3483 0092 49       		.uleb128 0x49
 3484 0093 13       		.uleb128 0x13
 3485 0094 2F       		.uleb128 0x2f
 3486 0095 0B       		.uleb128 0xb
 3487 0096 00       		.byte	0
 3488 0097 00       		.byte	0
 3489 0098 0D       		.uleb128 0xd
 3490 0099 2E       		.uleb128 0x2e
 3491 009a 00       		.byte	0
 3492 009b 3F       		.uleb128 0x3f
 3493 009c 19       		.uleb128 0x19
 3494 009d 03       		.uleb128 0x3
 3495 009e 0E       		.uleb128 0xe
 3496 009f 3A       		.uleb128 0x3a
 3497 00a0 0B       		.uleb128 0xb
 3498 00a1 3B       		.uleb128 0x3b
 3499 00a2 0B       		.uleb128 0xb
 3500 00a3 27       		.uleb128 0x27
 3501 00a4 19       		.uleb128 0x19
 3502 00a5 11       		.uleb128 0x11
 3503 00a6 01       		.uleb128 0x1
 3504 00a7 12       		.uleb128 0x12
 3505 00a8 06       		.uleb128 0x6
 3506 00a9 40       		.uleb128 0x40
 3507 00aa 18       		.uleb128 0x18
 3508 00ab 9642     		.uleb128 0x2116
 3509 00ad 19       		.uleb128 0x19
 3510 00ae 00       		.byte	0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 95


 3511 00af 00       		.byte	0
 3512 00b0 0E       		.uleb128 0xe
 3513 00b1 2E       		.uleb128 0x2e
 3514 00b2 01       		.byte	0x1
 3515 00b3 3F       		.uleb128 0x3f
 3516 00b4 19       		.uleb128 0x19
 3517 00b5 03       		.uleb128 0x3
 3518 00b6 0E       		.uleb128 0xe
 3519 00b7 3A       		.uleb128 0x3a
 3520 00b8 0B       		.uleb128 0xb
 3521 00b9 3B       		.uleb128 0x3b
 3522 00ba 05       		.uleb128 0x5
 3523 00bb 27       		.uleb128 0x27
 3524 00bc 19       		.uleb128 0x19
 3525 00bd 11       		.uleb128 0x11
 3526 00be 01       		.uleb128 0x1
 3527 00bf 12       		.uleb128 0x12
 3528 00c0 06       		.uleb128 0x6
 3529 00c1 40       		.uleb128 0x40
 3530 00c2 18       		.uleb128 0x18
 3531 00c3 9642     		.uleb128 0x2116
 3532 00c5 19       		.uleb128 0x19
 3533 00c6 01       		.uleb128 0x1
 3534 00c7 13       		.uleb128 0x13
 3535 00c8 00       		.byte	0
 3536 00c9 00       		.byte	0
 3537 00ca 0F       		.uleb128 0xf
 3538 00cb 34       		.uleb128 0x34
 3539 00cc 00       		.byte	0
 3540 00cd 03       		.uleb128 0x3
 3541 00ce 0E       		.uleb128 0xe
 3542 00cf 3A       		.uleb128 0x3a
 3543 00d0 0B       		.uleb128 0xb
 3544 00d1 3B       		.uleb128 0x3b
 3545 00d2 05       		.uleb128 0x5
 3546 00d3 49       		.uleb128 0x49
 3547 00d4 13       		.uleb128 0x13
 3548 00d5 02       		.uleb128 0x2
 3549 00d6 18       		.uleb128 0x18
 3550 00d7 00       		.byte	0
 3551 00d8 00       		.byte	0
 3552 00d9 10       		.uleb128 0x10
 3553 00da 34       		.uleb128 0x34
 3554 00db 00       		.byte	0
 3555 00dc 03       		.uleb128 0x3
 3556 00dd 08       		.uleb128 0x8
 3557 00de 3A       		.uleb128 0x3a
 3558 00df 0B       		.uleb128 0xb
 3559 00e0 3B       		.uleb128 0x3b
 3560 00e1 05       		.uleb128 0x5
 3561 00e2 49       		.uleb128 0x49
 3562 00e3 13       		.uleb128 0x13
 3563 00e4 02       		.uleb128 0x2
 3564 00e5 18       		.uleb128 0x18
 3565 00e6 00       		.byte	0
 3566 00e7 00       		.byte	0
 3567 00e8 11       		.uleb128 0x11
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 96


 3568 00e9 26       		.uleb128 0x26
 3569 00ea 00       		.byte	0
 3570 00eb 49       		.uleb128 0x49
 3571 00ec 13       		.uleb128 0x13
 3572 00ed 00       		.byte	0
 3573 00ee 00       		.byte	0
 3574 00ef 12       		.uleb128 0x12
 3575 00f0 05       		.uleb128 0x5
 3576 00f1 00       		.byte	0
 3577 00f2 03       		.uleb128 0x3
 3578 00f3 0E       		.uleb128 0xe
 3579 00f4 3A       		.uleb128 0x3a
 3580 00f5 0B       		.uleb128 0xb
 3581 00f6 3B       		.uleb128 0x3b
 3582 00f7 05       		.uleb128 0x5
 3583 00f8 49       		.uleb128 0x49
 3584 00f9 13       		.uleb128 0x13
 3585 00fa 02       		.uleb128 0x2
 3586 00fb 18       		.uleb128 0x18
 3587 00fc 00       		.byte	0
 3588 00fd 00       		.byte	0
 3589 00fe 13       		.uleb128 0x13
 3590 00ff 2E       		.uleb128 0x2e
 3591 0100 01       		.byte	0x1
 3592 0101 3F       		.uleb128 0x3f
 3593 0102 19       		.uleb128 0x19
 3594 0103 03       		.uleb128 0x3
 3595 0104 0E       		.uleb128 0xe
 3596 0105 3A       		.uleb128 0x3a
 3597 0106 0B       		.uleb128 0xb
 3598 0107 3B       		.uleb128 0x3b
 3599 0108 05       		.uleb128 0x5
 3600 0109 27       		.uleb128 0x27
 3601 010a 19       		.uleb128 0x19
 3602 010b 49       		.uleb128 0x49
 3603 010c 13       		.uleb128 0x13
 3604 010d 11       		.uleb128 0x11
 3605 010e 01       		.uleb128 0x1
 3606 010f 12       		.uleb128 0x12
 3607 0110 06       		.uleb128 0x6
 3608 0111 40       		.uleb128 0x40
 3609 0112 18       		.uleb128 0x18
 3610 0113 9642     		.uleb128 0x2116
 3611 0115 19       		.uleb128 0x19
 3612 0116 01       		.uleb128 0x1
 3613 0117 13       		.uleb128 0x13
 3614 0118 00       		.byte	0
 3615 0119 00       		.byte	0
 3616 011a 14       		.uleb128 0x14
 3617 011b 2E       		.uleb128 0x2e
 3618 011c 00       		.byte	0
 3619 011d 03       		.uleb128 0x3
 3620 011e 0E       		.uleb128 0xe
 3621 011f 3A       		.uleb128 0x3a
 3622 0120 0B       		.uleb128 0xb
 3623 0121 3B       		.uleb128 0x3b
 3624 0122 05       		.uleb128 0x5
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 97


 3625 0123 27       		.uleb128 0x27
 3626 0124 19       		.uleb128 0x19
 3627 0125 11       		.uleb128 0x11
 3628 0126 01       		.uleb128 0x1
 3629 0127 12       		.uleb128 0x12
 3630 0128 06       		.uleb128 0x6
 3631 0129 40       		.uleb128 0x40
 3632 012a 18       		.uleb128 0x18
 3633 012b 9642     		.uleb128 0x2116
 3634 012d 19       		.uleb128 0x19
 3635 012e 00       		.byte	0
 3636 012f 00       		.byte	0
 3637 0130 15       		.uleb128 0x15
 3638 0131 2E       		.uleb128 0x2e
 3639 0132 00       		.byte	0
 3640 0133 3F       		.uleb128 0x3f
 3641 0134 19       		.uleb128 0x19
 3642 0135 03       		.uleb128 0x3
 3643 0136 0E       		.uleb128 0xe
 3644 0137 3A       		.uleb128 0x3a
 3645 0138 0B       		.uleb128 0xb
 3646 0139 3B       		.uleb128 0x3b
 3647 013a 05       		.uleb128 0x5
 3648 013b 27       		.uleb128 0x27
 3649 013c 19       		.uleb128 0x19
 3650 013d 11       		.uleb128 0x11
 3651 013e 01       		.uleb128 0x1
 3652 013f 12       		.uleb128 0x12
 3653 0140 06       		.uleb128 0x6
 3654 0141 40       		.uleb128 0x40
 3655 0142 18       		.uleb128 0x18
 3656 0143 9642     		.uleb128 0x2116
 3657 0145 19       		.uleb128 0x19
 3658 0146 00       		.byte	0
 3659 0147 00       		.byte	0
 3660 0148 16       		.uleb128 0x16
 3661 0149 2E       		.uleb128 0x2e
 3662 014a 00       		.byte	0
 3663 014b 03       		.uleb128 0x3
 3664 014c 0E       		.uleb128 0xe
 3665 014d 3A       		.uleb128 0x3a
 3666 014e 0B       		.uleb128 0xb
 3667 014f 3B       		.uleb128 0x3b
 3668 0150 05       		.uleb128 0x5
 3669 0151 27       		.uleb128 0x27
 3670 0152 19       		.uleb128 0x19
 3671 0153 11       		.uleb128 0x11
 3672 0154 01       		.uleb128 0x1
 3673 0155 12       		.uleb128 0x12
 3674 0156 06       		.uleb128 0x6
 3675 0157 40       		.uleb128 0x40
 3676 0158 18       		.uleb128 0x18
 3677 0159 9742     		.uleb128 0x2117
 3678 015b 19       		.uleb128 0x19
 3679 015c 00       		.byte	0
 3680 015d 00       		.byte	0
 3681 015e 17       		.uleb128 0x17
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 98


 3682 015f 34       		.uleb128 0x34
 3683 0160 00       		.byte	0
 3684 0161 03       		.uleb128 0x3
 3685 0162 0E       		.uleb128 0xe
 3686 0163 3A       		.uleb128 0x3a
 3687 0164 0B       		.uleb128 0xb
 3688 0165 3B       		.uleb128 0x3b
 3689 0166 0B       		.uleb128 0xb
 3690 0167 49       		.uleb128 0x49
 3691 0168 13       		.uleb128 0x13
 3692 0169 02       		.uleb128 0x2
 3693 016a 18       		.uleb128 0x18
 3694 016b 00       		.byte	0
 3695 016c 00       		.byte	0
 3696 016d 00       		.byte	0
 3697              		.section	.debug_aranges,"",%progbits
 3698 0000 8C000000 		.4byte	0x8c
 3699 0004 0200     		.2byte	0x2
 3700 0006 00000000 		.4byte	.Ldebug_info0
 3701 000a 04       		.byte	0x4
 3702 000b 00       		.byte	0
 3703 000c 0000     		.2byte	0
 3704 000e 0000     		.2byte	0
 3705 0010 00000000 		.4byte	.LFB0
 3706 0014 3C020000 		.4byte	.LFE0-.LFB0
 3707 0018 00000000 		.4byte	.LFB1
 3708 001c C4020000 		.4byte	.LFE1-.LFB1
 3709 0020 00000000 		.4byte	.LFB2
 3710 0024 B8000000 		.4byte	.LFE2-.LFB2
 3711 0028 00000000 		.4byte	.LFB3
 3712 002c 70010000 		.4byte	.LFE3-.LFB3
 3713 0030 00000000 		.4byte	.LFB4
 3714 0034 40010000 		.4byte	.LFE4-.LFB4
 3715 0038 00000000 		.4byte	.LFB5
 3716 003c 58000000 		.4byte	.LFE5-.LFB5
 3717 0040 00000000 		.4byte	.LFB6
 3718 0044 D4000000 		.4byte	.LFE6-.LFB6
 3719 0048 00000000 		.4byte	.LFB7
 3720 004c 68000000 		.4byte	.LFE7-.LFB7
 3721 0050 00000000 		.4byte	.LFB8
 3722 0054 90000000 		.4byte	.LFE8-.LFB8
 3723 0058 00000000 		.4byte	.LFB9
 3724 005c 40000000 		.4byte	.LFE9-.LFB9
 3725 0060 00000000 		.4byte	.LFB10
 3726 0064 90000000 		.4byte	.LFE10-.LFB10
 3727 0068 00000000 		.4byte	.LFB11
 3728 006c 80020000 		.4byte	.LFE11-.LFB11
 3729 0070 00000000 		.4byte	.LFB12
 3730 0074 88010000 		.4byte	.LFE12-.LFB12
 3731 0078 00000000 		.4byte	.LFB13
 3732 007c D4000000 		.4byte	.LFE13-.LFB13
 3733 0080 00000000 		.4byte	.LFB14
 3734 0084 54000000 		.4byte	.LFE14-.LFB14
 3735 0088 00000000 		.4byte	0
 3736 008c 00000000 		.4byte	0
 3737              		.section	.debug_ranges,"",%progbits
 3738              	.Ldebug_ranges0:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 99


 3739 0000 00000000 		.4byte	.LFB0
 3740 0004 3C020000 		.4byte	.LFE0
 3741 0008 00000000 		.4byte	.LFB1
 3742 000c C4020000 		.4byte	.LFE1
 3743 0010 00000000 		.4byte	.LFB2
 3744 0014 B8000000 		.4byte	.LFE2
 3745 0018 00000000 		.4byte	.LFB3
 3746 001c 70010000 		.4byte	.LFE3
 3747 0020 00000000 		.4byte	.LFB4
 3748 0024 40010000 		.4byte	.LFE4
 3749 0028 00000000 		.4byte	.LFB5
 3750 002c 58000000 		.4byte	.LFE5
 3751 0030 00000000 		.4byte	.LFB6
 3752 0034 D4000000 		.4byte	.LFE6
 3753 0038 00000000 		.4byte	.LFB7
 3754 003c 68000000 		.4byte	.LFE7
 3755 0040 00000000 		.4byte	.LFB8
 3756 0044 90000000 		.4byte	.LFE8
 3757 0048 00000000 		.4byte	.LFB9
 3758 004c 40000000 		.4byte	.LFE9
 3759 0050 00000000 		.4byte	.LFB10
 3760 0054 90000000 		.4byte	.LFE10
 3761 0058 00000000 		.4byte	.LFB11
 3762 005c 80020000 		.4byte	.LFE11
 3763 0060 00000000 		.4byte	.LFB12
 3764 0064 88010000 		.4byte	.LFE12
 3765 0068 00000000 		.4byte	.LFB13
 3766 006c D4000000 		.4byte	.LFE13
 3767 0070 00000000 		.4byte	.LFB14
 3768 0074 54000000 		.4byte	.LFE14
 3769 0078 00000000 		.4byte	0
 3770 007c 00000000 		.4byte	0
 3771              		.section	.debug_line,"",%progbits
 3772              	.Ldebug_line0:
 3773 0000 40030000 		.section	.debug_str,"MS",%progbits,1
 3773      02004D00 
 3773      00000201 
 3773      FB0E0D00 
 3773      01010101 
 3774              	.LASF10:
 3775 0000 75696E74 		.ascii	"uint16\000"
 3775      313600
 3776              	.LASF79:
 3777 0007 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3777      48696253 
 3777      6C705265 
 3777      73746F72 
 3777      6500
 3778              	.LASF43:
 3779 0019 77616B65 		.ascii	"wakeupTrim0\000"
 3779      75705472 
 3779      696D3000 
 3780              	.LASF44:
 3781 0025 77616B65 		.ascii	"wakeupTrim1\000"
 3781      75705472 
 3781      696D3100 
 3782              	.LASF20:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 100


 3783 0031 6D617374 		.ascii	"masterClkSrc\000"
 3783      6572436C 
 3783      6B537263 
 3783      00
 3784              	.LASF56:
 3785 003e 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3785      4D5F4241 
 3785      434B5550 
 3785      5F535452 
 3785      55435400 
 3786              	.LASF28:
 3787 0052 636C6B53 		.ascii	"clkSyncDiv\000"
 3787      796E6344 
 3787      697600
 3788              	.LASF60:
 3789 005d 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3789      52657374 
 3789      6F726543 
 3789      6C6F636B 
 3789      7300
 3790              	.LASF7:
 3791 006f 6C6F6E67 		.ascii	"long long unsigned int\000"
 3791      206C6F6E 
 3791      6720756E 
 3791      7369676E 
 3791      65642069 
 3792              	.LASF80:
 3793 0086 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3793      4876694C 
 3793      76695361 
 3793      76654469 
 3793      7361626C 
 3794              	.LASF69:
 3795 009c 746D7053 		.ascii	"tmpStatus\000"
 3795      74617475 
 3795      7300
 3796              	.LASF49:
 3797 00a6 6C766961 		.ascii	"lviaTrip\000"
 3797      54726970 
 3797      00
 3798              	.LASF22:
 3799 00af 696D6F55 		.ascii	"imoUsbClk\000"
 3799      7362436C 
 3799      6B00
 3800              	.LASF76:
 3801 00b9 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3801      46747753 
 3801      6574496E 
 3801      74657276 
 3801      616C00
 3802              	.LASF50:
 3803 00cc 68766961 		.ascii	"hviaEn\000"
 3803      456E00
 3804              	.LASF36:
 3805 00d3 696C6F50 		.ascii	"iloPowerMode\000"
 3805      6F776572 
 3805      4D6F6465 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 101


 3805      00
 3806              	.LASF6:
 3807 00e0 6C6F6E67 		.ascii	"long long int\000"
 3807      206C6F6E 
 3807      6720696E 
 3807      7400
 3808              	.LASF0:
 3809 00ee 7369676E 		.ascii	"signed char\000"
 3809      65642063 
 3809      68617200 
 3810              	.LASF29:
 3811 00fa 636C6B42 		.ascii	"clkBusDiv\000"
 3811      75734469 
 3811      7600
 3812              	.LASF65:
 3813 0104 696E7465 		.ascii	"interruptState\000"
 3813      72727570 
 3813      74537461 
 3813      746500
 3814              	.LASF27:
 3815 0113 696D6F32 		.ascii	"imo2x\000"
 3815      7800
 3816              	.LASF4:
 3817 0119 6C6F6E67 		.ascii	"long int\000"
 3817      20696E74 
 3817      00
 3818              	.LASF81:
 3819 0122 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3819      4876694C 
 3819      76695265 
 3819      73746F72 
 3819      6500
 3820              	.LASF9:
 3821 0134 75696E74 		.ascii	"uint8\000"
 3821      3800
 3822              	.LASF13:
 3823 013a 646F7562 		.ascii	"double\000"
 3823      6C6500
 3824              	.LASF86:
 3825 0141 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\cyPm.c\000"
 3825      6E657261 
 3825      7465645F 
 3825      536F7572 
 3825      63655C50 
 3826              	.LASF11:
 3827 0161 75696E74 		.ascii	"uint32\000"
 3827      333200
 3828              	.LASF31:
 3829 0168 786D687A 		.ascii	"xmhzEnableState\000"
 3829      456E6162 
 3829      6C655374 
 3829      61746500 
 3830              	.LASF71:
 3831 0178 4379506D 		.ascii	"CyPmHibRestore\000"
 3831      48696252 
 3831      6573746F 
 3831      726500
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 102


 3832              	.LASF67:
 3833 0187 6D61736B 		.ascii	"mask\000"
 3833      00
 3834              	.LASF53:
 3835 018c 696D6F41 		.ascii	"imoActFreq\000"
 3835      63744672 
 3835      657100
 3836              	.LASF8:
 3837 0197 756E7369 		.ascii	"unsigned int\000"
 3837      676E6564 
 3837      20696E74 
 3837      00
 3838              	.LASF45:
 3839 01a4 73636374 		.ascii	"scctData\000"
 3839      44617461 
 3839      00
 3840              	.LASF21:
 3841 01ad 696D6F46 		.ascii	"imoFreq\000"
 3841      72657100 
 3842              	.LASF5:
 3843 01b5 6C6F6E67 		.ascii	"long unsigned int\000"
 3843      20756E73 
 3843      69676E65 
 3843      6420696E 
 3843      7400
 3844              	.LASF46:
 3845 01c7 6C766964 		.ascii	"lvidEn\000"
 3845      456E00
 3846              	.LASF34:
 3847 01ce 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3847      436C6F63 
 3847      6B426163 
 3847      6B757053 
 3847      74727563 
 3848              	.LASF35:
 3849 01e4 6379506D 		.ascii	"cyPmBackupStruct\000"
 3849      4261636B 
 3849      75705374 
 3849      72756374 
 3849      00
 3850              	.LASF33:
 3851 01f5 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 3851      4D5F434C 
 3851      4F434B5F 
 3851      4241434B 
 3851      55505F53 
 3852              	.LASF3:
 3853 020f 73686F72 		.ascii	"short unsigned int\000"
 3853      7420756E 
 3853      7369676E 
 3853      65642069 
 3853      6E7400
 3854              	.LASF73:
 3855 0222 63747749 		.ascii	"ctwInterval\000"
 3855      6E746572 
 3855      76616C00 
 3856              	.LASF40:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 103


 3857 022e 77616B65 		.ascii	"wakeupCfg0\000"
 3857      75704366 
 3857      673000
 3858              	.LASF41:
 3859 0239 77616B65 		.ascii	"wakeupCfg1\000"
 3859      75704366 
 3859      673100
 3860              	.LASF42:
 3861 0244 77616B65 		.ascii	"wakeupCfg2\000"
 3861      75704366 
 3861      673200
 3862              	.LASF87:
 3863 024f 433A5C55 		.ascii	"C:\\Users\\ologa\\Documents\\MIT\\Senior S22\\6.115"
 3863      73657273 
 3863      5C6F6C6F 
 3863      67615C44 
 3863      6F63756D 
 3864 027c 315C4669 		.ascii	"1\\Final Project\\vga.cydsn\000"
 3864      6E616C20 
 3864      50726F6A 
 3864      6563745C 
 3864      7667612E 
 3865              	.LASF58:
 3866 0296 636C6B42 		.ascii	"clkBusDivTmp\000"
 3866      75734469 
 3866      76546D70 
 3866      00
 3867              	.LASF55:
 3868 02a3 626F6F73 		.ascii	"boostRefExt\000"
 3868      74526566 
 3868      45787400 
 3869              	.LASF26:
 3870 02af 636C6B49 		.ascii	"clkImoSrc\000"
 3870      6D6F5372 
 3870      6300
 3871              	.LASF74:
 3872 02b9 4379506D 		.ascii	"CyPmSaveClocks\000"
 3872      53617665 
 3872      436C6F63 
 3872      6B7300
 3873              	.LASF39:
 3874 02c8 736C7054 		.ascii	"slpTrBypass\000"
 3874      72427970 
 3874      61737300 
 3875              	.LASF17:
 3876 02d4 73697A65 		.ascii	"sizetype\000"
 3876      74797065 
 3876      00
 3877              	.LASF59:
 3878 02dd 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 3878      496D6F46 
 3878      7265714D 
 3878      687A3252 
 3878      656700
 3879              	.LASF18:
 3880 02f0 656E436C 		.ascii	"enClkA\000"
 3880      6B4100
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 104


 3881              	.LASF19:
 3882 02f7 656E436C 		.ascii	"enClkD\000"
 3882      6B4400
 3883              	.LASF63:
 3884 02fe 77616B65 		.ascii	"wakeupSource\000"
 3884      7570536F 
 3884      75726365 
 3884      00
 3885              	.LASF85:
 3886 030b 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 3886      4320342E 
 3886      392E3320 
 3886      32303135 
 3886      30333033 
 3887 033e 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 3887      20726576 
 3887      6973696F 
 3887      6E203232 
 3887      31323230 
 3888 0371 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 3888      66756E63 
 3888      74696F6E 
 3888      2D736563 
 3888      74696F6E 
 3889              	.LASF25:
 3890 0399 696D6F43 		.ascii	"imoClkSrc\000"
 3890      6C6B5372 
 3890      6300
 3891              	.LASF12:
 3892 03a3 666C6F61 		.ascii	"float\000"
 3892      7400
 3893              	.LASF64:
 3894 03a9 4379506D 		.ascii	"CyPmSleep\000"
 3894      536C6565 
 3894      7000
 3895              	.LASF51:
 3896 03b3 6C766964 		.ascii	"lvidRst\000"
 3896      52737400 
 3897              	.LASF61:
 3898 03bb 4379506D 		.ascii	"CyPmAltAct\000"
 3898      416C7441 
 3898      637400
 3899              	.LASF16:
 3900 03c6 72656738 		.ascii	"reg8\000"
 3900      00
 3901              	.LASF75:
 3902 03cb 4379506D 		.ascii	"CyPmOppsSet\000"
 3902      4F707073 
 3902      53657400 
 3903              	.LASF1:
 3904 03d7 756E7369 		.ascii	"unsigned char\000"
 3904      676E6564 
 3904      20636861 
 3904      7200
 3905              	.LASF83:
 3906 03e5 6379506D 		.ascii	"cyPmClockBackup\000"
 3906      436C6F63 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 105


 3906      6B426163 
 3906      6B757000 
 3907              	.LASF30:
 3908 03f5 706C6C45 		.ascii	"pllEnableState\000"
 3908      6E61626C 
 3908      65537461 
 3908      746500
 3909              	.LASF37:
 3910 0404 696C6F31 		.ascii	"ilo1kEnable\000"
 3910      6B456E61 
 3910      626C6500 
 3911              	.LASF2:
 3912 0410 73686F72 		.ascii	"short int\000"
 3912      7420696E 
 3912      7400
 3913              	.LASF78:
 3914 041a 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 3914      48696253 
 3914      6C705361 
 3914      76655365 
 3914      7400
 3915              	.LASF38:
 3916 042c 696C6F31 		.ascii	"ilo100kEnable\000"
 3916      30306B45 
 3916      6E61626C 
 3916      6500
 3917              	.LASF14:
 3918 043a 63686172 		.ascii	"char\000"
 3918      00
 3919              	.LASF54:
 3920 043f 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 3920      63744672 
 3920      65713132 
 3920      4D687A00 
 3921              	.LASF66:
 3922 044f 4379506D 		.ascii	"CyPmHibernate\000"
 3922      48696265 
 3922      726E6174 
 3922      6500
 3923              	.LASF77:
 3924 045d 66747749 		.ascii	"ftwInterval\000"
 3924      6E746572 
 3924      76616C00 
 3925              	.LASF84:
 3926 0469 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 3926      496D6F46 
 3926      72657152 
 3926      6567324D 
 3926      687A00
 3927              	.LASF88:
 3928 047c 4379506D 		.ascii	"CyPmReadStatus\000"
 3928      52656164 
 3928      53746174 
 3928      757300
 3929              	.LASF32:
 3930 048b 636C6B44 		.ascii	"clkDistDelay\000"
 3930      69737444 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccsUX7Hk.s 			page 106


 3930      656C6179 
 3930      00
 3931              	.LASF72:
 3932 0498 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 3932      43747753 
 3932      6574496E 
 3932      74657276 
 3932      616C00
 3933              	.LASF57:
 3934 04ab 73746174 		.ascii	"status\000"
 3934      757300
 3935              	.LASF48:
 3936 04b2 6C766961 		.ascii	"lviaEn\000"
 3936      456E00
 3937              	.LASF70:
 3938 04b9 4379506D 		.ascii	"CyPmHibSaveSet\000"
 3938      48696253 
 3938      61766553 
 3938      657400
 3939              	.LASF62:
 3940 04c8 77616B65 		.ascii	"wakeupTime\000"
 3940      75705469 
 3940      6D6500
 3941              	.LASF15:
 3942 04d3 63797374 		.ascii	"cystatus\000"
 3942      61747573 
 3942      00
 3943              	.LASF23:
 3944 04dc 666C6173 		.ascii	"flashWaitCycles\000"
 3944      68576169 
 3944      74437963 
 3944      6C657300 
 3945              	.LASF52:
 3946 04ec 6C766961 		.ascii	"lviaRst\000"
 3946      52737400 
 3947              	.LASF82:
 3948 04f4 6379506D 		.ascii	"cyPmBackup\000"
 3948      4261636B 
 3948      757000
 3949              	.LASF47:
 3950 04ff 6C766964 		.ascii	"lvidTrip\000"
 3950      54726970 
 3950      00
 3951              	.LASF24:
 3952 0508 696D6F45 		.ascii	"imoEnable\000"
 3952      6E61626C 
 3952      6500
 3953              	.LASF68:
 3954 0512 696E7465 		.ascii	"interruptStatus\000"
 3954      72727570 
 3954      74537461 
 3954      74757300 
 3955              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
