<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>kernel_cholesky_0</TopModelName>
        <TargetClockPeriod>7.00</TargetClockPeriod>
        <ClockUncertainty>0.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.281</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>136</Best-caseLatency>
            <Average-caseLatency>256</Average-caseLatency>
            <Worst-caseLatency>373</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.952 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.792 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.611 us</Worst-caseRealTimeLatency>
            <Interval-min>137</Interval-min>
            <Interval-max>374</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../kernel/kernel_cholesky_0.cpp:24</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>14</DSP>
            <FF>3469</FF>
            <LUT>6158</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>matrixAStrm_dout</name>
            <Object>matrixAStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixAStrm_empty_n</name>
            <Object>matrixAStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixAStrm_read</name>
            <Object>matrixAStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixLStrm_din</name>
            <Object>matrixLStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixLStrm_full_n</name>
            <Object>matrixLStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixLStrm_write</name>
            <Object>matrixLStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_cholesky_0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44</InstName>
                    <ModuleName>kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>44</ID>
                    <BindInstances>icmp_ln702_fu_114_p2 add_ln702_1_fu_120_p2 add_ln702_fu_137_p2 icmp_ln704_fu_143_p2 select_ln702_fu_149_p3 select_ln702_1_fu_157_p3 add_ln704_fu_165_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54</InstName>
                    <ModuleName>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>54</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_427</InstName>
                            <ModuleName>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>427</ID>
                            <BindInstances>xor_ln481_1_fu_226_p2 add_ln484_fu_238_p2 sparsemux_7_2_16_1_1_U4 sparsemux_7_2_16_1_1_U5 tmp_re_5_fu_276_p2 tmp_im_5_fu_282_p2 icmp_ln352_fu_297_p2 tmp_re_2_fu_303_p3 tmp_im_2_fu_309_p3 sub_ln345_fu_315_p2 mul_16s_16s_32_1_1_U6 icmp_ln99_fu_420_p2 or_ln99_fu_432_p2 and_ln99_fu_438_p2 mul_16s_16s_32_1_1_U7 icmp_ln100_fu_455_p2 or_ln100_fu_467_p2 and_ln100_fu_473_p2 mul_16s_16s_32_1_1_U8 icmp_ln101_fu_486_p2 or_ln101_fu_498_p2 and_ln101_fu_504_p2 mul_16s_16s_32_1_1_U9 icmp_ln102_fu_521_p2 or_ln102_fu_533_p2 and_ln102_fu_539_p2 select_ln100_fu_549_p3 add_ln103_fu_557_p2 add_ln103_3_fu_563_p2 add_ln180_1_fu_631_p2 add_ln180_fu_637_p2 xor_ln180_fu_663_p2 and_ln180_fu_669_p2 xor_ln180_1_fu_675_p2 select_ln180_fu_681_p3 tmp2_re_5_fu_689_p3 add_ln181_1_fu_705_p2 add_ln181_fu_711_p2 xor_ln181_fu_737_p2 and_ln181_fu_743_p2 xor_ln181_1_fu_749_p2 select_ln181_fu_755_p3 tmp2_im_4_fu_763_p3 xor_ln481_fu_232_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln463_fu_476_p2 i_2_fu_482_p2 sub_ln506_fu_582_p2 i_sub1_fu_488_p2 mul_2s_2s_3_1_1_U29 sub_ln465_fu_504_p2 add_ln465_fu_514_p2 sub_ln465_1_fu_532_p2 sub_ln465_2_fu_595_p2 select_ln465_fu_600_p3 add_ln465_2_fu_610_p2 add_ln465_1_fu_615_p2 icmp_ln469_fu_631_p2 j_1_fu_636_p2 add_ln501_fu_677_p2 j_sub1_fu_686_p2 mul_2s_2s_2_1_1_U30 xor_ln472_fu_698_p2 add_ln472_fu_708_p2 sub_ln345_fu_743_p2 icmp_ln490_fu_722_p2 B_fu_728_p3 mul_34s_33s_67_3_1_U27 icmp_ln326_fu_884_p2 or_ln326_fu_954_p2 and_ln326_fu_959_p2 add_ln326_fu_969_p2 xor_ln326_fu_983_p2 and_ln326_1_fu_989_p2 icmp_ln326_1_fu_889_p2 icmp_ln326_2_fu_894_p2 icmp_ln326_3_fu_899_p2 select_ln326_fu_1002_p3 xor_ln326_1_fu_1008_p2 and_ln326_2_fu_1014_p2 select_ln326_1_fu_1019_p3 and_ln326_3_fu_1026_p2 xor_ln326_2_fu_1031_p2 or_ln326_1_fu_1037_p2 xor_ln326_3_fu_1043_p2 and_ln326_4_fu_1048_p2 and_ln326_5_fu_1054_p2 or_ln326_3_fu_1060_p2 xor_ln326_4_fu_1066_p2 and_ln326_6_fu_1072_p2 select_ln326_2_fu_1242_p3 or_ln326_2_fu_1077_p2 tmp_re_12_fu_1249_p3 mul_34s_33s_67_3_1_U28 icmp_ln327_fu_904_p2 or_ln327_fu_1113_p2 and_ln327_fu_1118_p2 add_ln327_fu_1128_p2 xor_ln327_fu_1142_p2 and_ln327_1_fu_1148_p2 icmp_ln327_1_fu_909_p2 icmp_ln327_2_fu_914_p2 icmp_ln327_3_fu_919_p2 select_ln327_fu_1161_p3 xor_ln327_1_fu_1167_p2 and_ln327_2_fu_1173_p2 select_ln327_1_fu_1178_p3 and_ln327_3_fu_1185_p2 xor_ln327_2_fu_1190_p2 or_ln327_1_fu_1196_p2 xor_ln327_3_fu_1202_p2 and_ln327_4_fu_1207_p2 and_ln327_5_fu_1213_p2 or_ln327_3_fu_1219_p2 xor_ln327_4_fu_1225_p2 and_ln327_6_fu_1231_p2 select_ln327_2_fu_1255_p3 or_ln327_2_fu_1236_p2 new_L_off_diag_im_fu_1262_p3 icmp_ln59_1_fu_1298_p2 or_ln59_1_fu_1320_p2 and_ln59_3_fu_1326_p2 add_ln59_1_fu_1336_p2 xor_ln59_1_fu_1432_p2 and_ln59_4_fu_1437_p2 xor_ln59_2_fu_1442_p2 select_ln59_3_fu_1447_p3 select_ln59_4_fu_1454_p3 xor_ln59_3_fu_1461_p2 or_ln59_2_fu_1466_p2 xor_ln59_4_fu_1471_p2 or_ln59_3_fu_1477_p2 and_ln59_6_fu_1482_p2 and_ln59_7_fu_1488_p2 xor_ln59_14_fu_1493_p2 and_ln59_8_fu_1499_p2 select_ln59_5_fu_1504_p3 or_ln59_4_fu_1512_p2 tmp2_re_20_fu_1518_p3 icmp_ln59_2_fu_1380_p2 or_ln59_5_fu_1402_p2 and_ln59_9_fu_1408_p2 add_ln59_2_fu_1418_p2 xor_ln59_6_fu_1525_p2 and_ln59_10_fu_1530_p2 xor_ln59_7_fu_1535_p2 select_ln59_7_fu_1540_p3 select_ln59_8_fu_1547_p3 xor_ln59_8_fu_1554_p2 or_ln59_6_fu_1559_p2 xor_ln59_9_fu_1564_p2 or_ln59_7_fu_1570_p2 and_ln59_12_fu_1575_p2 and_ln59_13_fu_1581_p2 xor_ln59_15_fu_1586_p2 and_ln59_14_fu_1592_p2 select_ln59_9_fu_1597_p3 or_ln59_8_fu_1605_p2 tmp2_im_6_fu_1611_p3 sub_ln345_1_fu_1622_p2 xor_ln345_fu_1648_p2 and_ln345_fu_1654_p2 xor_ln345_1_fu_1660_p2 select_ln345_fu_1666_p3 tmp_im_fu_1674_p3 mul_16s_16s_32_1_1_U32 icmp_ln99_fu_1817_p2 or_ln99_fu_1829_p2 and_ln99_fu_1835_p2 tmp1_1_fu_1845_p2 xor_ln99_fu_1859_p2 and_ln99_1_fu_1865_p2 xor_ln99_1_fu_1870_p2 select_ln99_fu_1875_p3 select_ln99_1_fu_1882_p3 xor_ln99_2_fu_1889_p2 or_ln99_1_fu_1894_p2 xor_ln99_3_fu_1900_p2 or_ln99_2_fu_1906_p2 and_ln99_2_fu_1912_p2 and_ln99_3_fu_1918_p2 xor_ln99_4_fu_1924_p2 and_ln99_4_fu_2028_p2 select_ln99_2_fu_2032_p3 or_ln99_3_fu_2039_p2 tmp1_2_fu_2044_p3 mul_16s_16s_32_1_1_U31 icmp_ln100_fu_1759_p2 or_ln100_fu_1771_p2 and_ln100_fu_1777_p2 tmp2_fu_1787_p2 xor_ln100_fu_1930_p2 and_ln100_1_fu_1935_p2 xor_ln100_1_fu_1940_p2 select_ln100_fu_1945_p3 select_ln100_1_fu_1952_p3 xor_ln100_2_fu_1959_p2 or_ln100_1_fu_1964_p2 xor_ln100_3_fu_1969_p2 or_ln100_2_fu_1975_p2 and_ln100_2_fu_1980_p2 and_ln100_3_fu_1986_p2 xor_ln100_4_fu_1991_p2 and_ln100_4_fu_1997_p2 select_ln100_2_fu_2002_p3 or_ln100_3_fu_2010_p2 tmp2_3_fu_2016_p3 sub_ln103_fu_2058_p2 xor_ln103_fu_2080_p2 and_ln103_fu_2086_p2 xor_ln103_1_fu_2092_p2 select_ln103_fu_2102_p3 select_ln103_1_fu_2114_p3 add_ln189_fu_2134_p2 xor_ln189_fu_2160_p2 and_ln189_fu_2166_p2 xor_ln189_1_fu_2172_p2 select_ln189_fu_2178_p3 tmp2_re_21_fu_2186_p3 add_ln495_fu_734_p2 sub_ln223_fu_2234_p2 xor_ln223_fu_2260_p2 and_ln223_fu_2266_p2 xor_ln223_1_fu_2272_p2 select_ln223_fu_2278_p3 tmp2_re_22_fu_2286_p3 icmp_ln59_fu_2322_p2 or_ln59_fu_2334_p2 and_ln59_fu_2340_p2 add_ln59_fu_2350_p2 and_ln59_1_fu_2364_p2 xor_ln59_fu_2369_p2 and_ln59_2_fu_2374_p2 select_ln59_fu_2380_p3 select_ln59_1_fu_2388_p3 tmp2_re_23_fu_2396_p3 icmp_ln222_fu_2412_p2 sub_ln222_fu_2417_p2 tmp_9_fu_2428_p1 ctlz_17_17_1_1_U33 add_ln222_fu_2440_p2 shl_ln222_fu_2452_p2 select_ln222_1_fu_2480_p3 sub_ln222_1_fu_2488_p2 add_ln222_1_fu_2497_p2 af_fu_2529_p3 fsqrt_32ns_32ns_32_16_no_dsp_1_U26 fpext_32ns_64_2_no_dsp_1_U25 sub_ln223_1_fu_2575_p2 select_ln223_2_fu_2589_p3 icmp_ln223_fu_2581_p2 sub_ln223_2_fu_2594_p2 icmp_ln223_1_fu_2604_p2 add_ln223_1_fu_2610_p2 sub_ln223_3_fu_2620_p2 select_ln223_3_fu_2626_p3 icmp_ln223_2_fu_2733_p2 icmp_ln223_3_fu_2738_p2 select_ln223_6_fu_2743_p3 ashr_ln223_fu_2753_p2 select_ln223_4_fu_2762_p3 icmp_ln223_4_fu_2638_p2 icmp_ln223_5_fu_2770_p2 shl_ln223_fu_2778_p2 select_ln223_5_fu_2783_p3 add_ln223_2_fu_2644_p2 bitselect_1ns_54ns_32s_1_1_1_U34 cond64_i_fu_2875_p3 icmp_ln223_6_fu_2791_p2 add_ln223_3_fu_2662_p2 icmp_ln223_7_fu_2668_p2 sub_ln223_4_fu_2678_p2 select_ln223_9_fu_2796_p3 lshr_ln223_2_fu_2806_p2 and_ln223_18_fu_2812_p2 icmp_ln223_8_fu_2817_p2 cond86_i_fu_2880_p2 or_ln223_fu_2894_p2 and_ln223_1_fu_2900_p2 add_ln223_4_fu_2910_p2 xor_ln223_2_fu_2923_p2 xor_ln223_4_fu_2929_p2 and_ln223_2_fu_2934_p2 sparsemux_7_2_34_1_1_U36 and_ln223_12_fu_2964_p2 carry_1_i_fu_2970_p2 select_ln223_10_fu_2823_p3 icmp_ln223_9_fu_2976_p2 add_ln223_6_fu_2684_p2 add_ln223_7_fu_2846_p2 icmp_ln223_10_fu_2694_p2 xor_ln223_11_fu_2989_p2 icmp_ln223_11_fu_2708_p2 bitselect_1ns_54ns_32s_1_1_1_U35 lD_0_i_fu_2722_p2 icmp_ln223_12_fu_2994_p2 icmp_ln223_13_fu_2999_p2 neg_src_0_i_fu_3184_p2 lshr_ln223_fu_2859_p2 lshr_ln223_1_fu_2864_p2 icmp_ln223_14_fu_3004_p2 xor_ln223_12_fu_3015_p2 Range2_all_ones_1_i_fu_3021_p3 and_ln223_4_fu_3043_p2 Range1_all_ones_2_i_fu_3088_p2 xor_ln223_3_fu_3051_p2 icmp_ln223_15_fu_3029_p2 Range1_all_zeros_2_i_fu_3106_p2 icmp_ln223_16_fu_3034_p2 icmp_ln223_17_fu_2870_p2 Range1_all_zeros_2_i_fu_3106_p6 xor_ln223_13_fu_3065_p2 or_ln223_6_fu_3070_p2 and_ln223_13_fu_3075_p2 sparsemux_7_2_1_1_1_U37 sparsemux_7_2_1_1_1_U38 select_ln223_7_fu_3126_p3 or_ln223_2_fu_3133_p2 and_ln223_7_fu_3138_p2 cond192_i_fu_3143_p3 and_ln223_8_fu_3150_p2 neg_src_0_i_fu_3184_p4 not_icmp_ln223_10136_fu_3161_p2 deleted_ones_0_i_fu_3166_p2 and_ln223_14_fu_3172_p2 sparsemux_7_2_1_1_1_U39 xor_ln223_7_fu_3204_p2 and_ln223_15_fu_3210_p2 or_ln223_3_fu_3215_p2 xor_ln223_8_fu_3220_p2 and_ln223_9_fu_3225_p2 and_ln223_10_fu_3231_p2 xor_ln223_9_fu_3236_p2 and_ln223_11_fu_3242_p2 or_ln223_4_fu_3248_p2 new_L_diag_re_s_fu_3290_p4 or_ln223_5_fu_3254_p2 xor_ln223_10_fu_3258_p2 and_ln223_16_fu_3264_p2 and_ln223_17_fu_3270_p2 sparsemux_7_2_34_1_1_U40 return_code_1_fu_3483_p3 icmp_ln59_3_fu_3338_p2 or_ln59_9_fu_3360_p2 and_ln59_5_fu_3366_p2 add_ln59_3_fu_3376_p2 xor_ln59_5_fu_3390_p2 and_ln59_11_fu_3395_p2 xor_ln59_10_fu_3400_p2 select_ln59_6_fu_3405_p3 select_ln59_10_fu_3412_p3 xor_ln59_11_fu_3419_p2 or_ln59_10_fu_3424_p2 xor_ln59_12_fu_3429_p2 or_ln59_11_fu_3435_p2 and_ln59_15_fu_3440_p2 and_ln59_16_fu_3446_p2 xor_ln59_13_fu_3451_p2 and_ln59_17_fu_3457_p2 select_ln59_11_fu_3462_p3 or_ln59_12_fu_3470_p2 tmp2_re_24_fu_3476_p3 icmp_ln310_fu_3497_p2 sdiv_34ns_17s_34_38_seq_1_U41 xor_ln313_fu_3532_p2 and_ln313_fu_3538_p2 select_ln313_fu_3544_p3 xor_ln313_1_fu_3552_p2 select_ln313_1_fu_3558_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62</InstName>
                    <ModuleName>kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>62</ID>
                    <BindInstances>icmp_ln713_fu_111_p2 add_ln713_1_fu_117_p2 add_ln713_fu_134_p2 icmp_ln715_fu_140_p2 select_ln713_fu_146_p3 select_ln713_1_fu_154_p3 add_ln715_fu_162_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_re_U A_im_U L_re_U L_im_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols</Name>
            <Loops>
                <read_matrix_rows_read_matrix_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.711</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>84.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>84.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>84.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_matrix_rows_read_matrix_cols>
                        <Name>read_matrix_rows_read_matrix_cols</Name>
                        <Slack>6.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_matrix_rows_read_matrix_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704~../kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <read_matrix_rows_read_matrix_cols>
                            <Name>read_matrix_rows_read_matrix_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702~../kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                        </read_matrix_rows_read_matrix_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>141</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_matrix_rows_read_matrix_cols" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln702_fu_114_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln702" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_matrix_rows_read_matrix_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln702_1_fu_120_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln702_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_matrix_rows_read_matrix_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln702_fu_137_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln702" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_matrix_rows_read_matrix_cols" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln704_fu_143_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln704" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="read_matrix_rows_read_matrix_cols" OPTYPE="select" PRAGMA="" RTLNAME="select_ln702_fu_149_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln702" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="read_matrix_rows_read_matrix_cols" OPTYPE="select" PRAGMA="" RTLNAME="select_ln702_1_fu_157_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln702_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_matrix_rows_read_matrix_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln704_fu_165_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln704" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s</Name>
            <Loops>
                <sum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.712</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 2</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_loop>
                        <Name>sum_loop</Name>
                        <Slack>6.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 5</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 35.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:179~/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:486</SourceLocation>
                    <SummaryOfLoopViolations>
                        <sum_loop>
                            <Name>sum_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481</SourceLocation>
                        </sum_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>556</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>731</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln481_1_fu_226_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln481_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_fu_238_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln484" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="sum_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U4" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:259" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_re" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="sum_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U5" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:259" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_im" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_re_5_fu_276_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:260" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_re_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_im_5_fu_282_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:261" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_im_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln352_fu_297_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln352" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_re_2_fu_303_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_re_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_im_2_fu_309_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_im_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln345_fu_315_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln345" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U6" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln99_fu_420_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_fu_432_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_fu_438_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U7" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln100_fu_455_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_fu_467_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_fu_473_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U8" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln101_fu_486_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_fu_498_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_fu_504_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U9" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln102_fu_521_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_fu_533_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln102_fu_539_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_fu_549_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_557_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_3_fu_563_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_631_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_637_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln180_fu_663_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln180_fu_669_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln180_1_fu_675_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln180_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_fu_681_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_5_fu_689_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_1_fu_705_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_711_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln181_fu_737_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln181_fu_743_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln181_1_fu_749_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln181_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln181_fu_755_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_im_4_fu_763_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_im_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln481_fu_232_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln481" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s</Name>
            <Loops>
                <row_loop>
                    <col_loop/>
                </row_loop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.281</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>106</Best-caseLatency>
                    <Average-caseLatency>226</Average-caseLatency>
                    <Worst-caseLatency>343</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.742 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.582 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.401 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>106 ~ 343</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <row_loop>
                        <Name>row_loop</Name>
                        <Slack>6.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>105 ~ 342</Latency>
                        <AbsoluteTimeLatency>0.735 us ~ 2.394 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>35</min>
                                <max>114</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>35 ~ 114</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <col_loop>
                            <Name>col_loop</Name>
                            <Slack>6.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>2</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 42</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 0.294 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>16</min>
                                    <max>21</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>16 ~ 21</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_427</Instance>
                            </InstanceList>
                        </col_loop>
                    </row_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:444</SourceLocation>
                    <SummaryOfLoopViolations>
                        <row_loop>
                            <Name>row_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506</SourceLocation>
                            <col_loop>
                                <Name>col_loop</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469</SourceLocation>
                            </col_loop>
                        </row_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>3296</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>5643</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln463_fu_476_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln463" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_482_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln506_fu_582_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_sub1_fu_488_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:464" STORAGESUBTYPE="" URAM="0" VARIABLE="i_sub1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_3_1_1_U29" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln465" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln465_fu_504_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln465" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln465_fu_514_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln465" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln465_1_fu_532_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln465_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln465_2_fu_595_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln465_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln465_fu_600_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln465" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln465_2_fu_610_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln465_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln465_1_fu_615_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln465_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln469_fu_631_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln469" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_636_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln501_fu_677_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:501" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln501" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="j_sub1_fu_686_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:471" STORAGESUBTYPE="" URAM="0" VARIABLE="j_sub1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U30" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln472" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln472_fu_698_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln472" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_fu_708_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln472" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln345_fu_743_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln345" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln490_fu_722_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln490" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="B_fu_728_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490" STORAGESUBTYPE="" URAM="0" VARIABLE="B" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34s_33s_67_3_1_U27" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln326" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln326_fu_884_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln326" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln326_fu_954_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln326" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln326_fu_959_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln326" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln326_fu_969_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln326" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln326_fu_983_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln326" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln326_1_fu_989_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln326_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln326_1_fu_889_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln326_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln326_2_fu_894_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln326_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln326_3_fu_899_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln326_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln326_fu_1002_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln326" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln326_1_fu_1008_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln326_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln326_2_fu_1014_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln326_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln326_1_fu_1019_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln326_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln326_3_fu_1026_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln326_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln326_2_fu_1031_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln326_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln326_1_fu_1037_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln326_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln326_3_fu_1043_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln326_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln326_4_fu_1048_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln326_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln326_5_fu_1054_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln326_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln326_3_fu_1060_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln326_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln326_4_fu_1066_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln326_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln326_6_fu_1072_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln326_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln326_2_fu_1242_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln326_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln326_2_fu_1077_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln326_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_re_12_fu_1249_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_re_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34s_33s_67_3_1_U28" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln327" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln327_fu_904_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln327_fu_1113_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_fu_1118_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_fu_1128_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln327" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln327_fu_1142_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_1_fu_1148_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln327_1_fu_909_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln327_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln327_2_fu_914_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln327_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln327_3_fu_919_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln327_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln327_fu_1161_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln327_1_fu_1167_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln327_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_2_fu_1173_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln327_1_fu_1178_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln327_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_3_fu_1185_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln327_2_fu_1190_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln327_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln327_1_fu_1196_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln327_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln327_3_fu_1202_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln327_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_4_fu_1207_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_5_fu_1213_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln327_3_fu_1219_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln327_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln327_4_fu_1225_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln327_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln327_6_fu_1231_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln327_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln327_2_fu_1255_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln327_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln327_2_fu_1236_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln327_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="new_L_off_diag_im_fu_1262_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="new_L_off_diag_im" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_1_fu_1298_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_1_fu_1320_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_3_fu_1326_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_1336_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_1_fu_1432_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_4_fu_1437_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_2_fu_1442_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_3_fu_1447_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_4_fu_1454_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_3_fu_1461_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_2_fu_1466_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_4_fu_1471_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_3_fu_1477_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_6_fu_1482_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_7_fu_1488_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_14_fu_1493_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_8_fu_1499_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_5_fu_1504_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_4_fu_1512_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_20_fu_1518_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_2_fu_1380_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_5_fu_1402_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_9_fu_1408_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_1418_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_6_fu_1525_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_10_fu_1530_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_7_fu_1535_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_7_fu_1540_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_8_fu_1547_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_8_fu_1554_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_6_fu_1559_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_9_fu_1564_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_7_fu_1570_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_12_fu_1575_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_13_fu_1581_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_15_fu_1586_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_14_fu_1592_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_9_fu_1597_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_8_fu_1605_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_im_6_fu_1611_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_im_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln345_1_fu_1622_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln345_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln345_fu_1648_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln345_fu_1654_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln345_1_fu_1660_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln345_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln345_fu_1666_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_im_fu_1674_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_im" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U32" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln99_fu_1817_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_fu_1829_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_fu_1835_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_1_fu_1845_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_fu_1859_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_1_fu_1865_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_1_fu_1870_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_fu_1875_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_1_fu_1882_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_2_fu_1889_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_1_fu_1894_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_3_fu_1900_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_2_fu_1906_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_2_fu_1912_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_3_fu_1918_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_4_fu_1924_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_4_fu_2028_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_2_fu_2032_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_3_fu_2039_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp1_2_fu_2044_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U31" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln100_fu_1759_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_fu_1771_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_fu_1777_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_1787_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_fu_1930_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_1_fu_1935_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_1_fu_1940_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_fu_1945_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_1_fu_1952_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_2_fu_1959_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_1_fu_1964_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_3_fu_1969_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_2_fu_1975_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_2_fu_1980_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_3_fu_1986_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_4_fu_1991_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_4_fu_1997_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_2_fu_2002_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_3_fu_2010_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_3_fu_2016_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_2058_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_fu_2080_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_fu_2086_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_1_fu_2092_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_2102_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_1_fu_2114_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_2134_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln189_fu_2160_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln189_fu_2166_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln189_1_fu_2172_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln189_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln189_fu_2178_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_21_fu_2186_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln495_fu_734_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln495" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln223_fu_2234_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_fu_2260_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_fu_2266_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_1_fu_2272_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_fu_2278_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_22_fu_2286_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_fu_2322_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_fu_2334_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_fu_2340_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_2350_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_1_fu_2364_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_fu_2369_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_2_fu_2374_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_2380_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_2388_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_23_fu_2396_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln222_fu_2412_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln222_fu_2417_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_9_fu_2428_p1" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_17_17_1_1_U33" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_2440_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln222_fu_2452_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln222_1_fu_2480_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln222_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln222_1_fu_2488_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln222_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_1_fu_2497_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln222_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="af_fu_2529_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="af" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="row_loop" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_16_no_dsp_1_U26" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="row_loop" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U25" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln223_1_fu_2575_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln223_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_2_fu_2589_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln223_fu_2581_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln223_2_fu_2594_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln223_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln223_1_fu_2604_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_1_fu_2610_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln223_3_fu_2620_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln223_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_3_fu_2626_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln223_2_fu_2733_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln223_3_fu_2738_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_6_fu_2743_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln223_fu_2753_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_4_fu_2762_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln223_4_fu_2638_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln223_5_fu_2770_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln223_fu_2778_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_5_fu_2783_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_2_fu_2644_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U34" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_fu_2875_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln223_6_fu_2791_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_3_fu_2662_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln223_7_fu_2668_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln223_4_fu_2678_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln223_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_9_fu_2796_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln223_2_fu_2806_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln223_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_18_fu_2812_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln223_8_fu_2817_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="cond86_i_fu_2880_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="cond86_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln223_fu_2894_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_1_fu_2900_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_4_fu_2910_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_2_fu_2923_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_4_fu_2929_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_2_fu_2934_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_34_1_1_U36" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_12_fu_2964_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_fu_2970_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_10_fu_2823_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln223_9_fu_2976_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_6_fu_2684_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_7_fu_2846_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln223_10_fu_2694_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_11_fu_2989_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln223_11_fu_2708_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U35" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool133_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_fu_2722_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln223_12_fu_2994_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln223_13_fu_2999_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_fu_3184_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln223_fu_2859_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln223_1_fu_2864_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln223_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln223_14_fu_3004_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_12_fu_3015_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_fu_3021_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_4_fu_3043_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_fu_3088_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_3_fu_3051_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln223_15_fu_3029_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_3106_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln223_16_fu_3034_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln223_17_fu_2870_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_3106_p6" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln223_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_13_fu_3065_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln223_6_fu_3070_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln223_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_13_fu_3075_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U37" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U38" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_7_fu_3126_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln223_2_fu_3133_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln223_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_7_fu_3138_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond192_i_fu_3143_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="cond192_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_8_fu_3150_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_fu_3184_p4" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln223_10136_fu_3161_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln223_10136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_fu_3166_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_14_fu_3172_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U39" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_7_fu_3204_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_15_fu_3210_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln223_3_fu_3215_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln223_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_8_fu_3220_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_9_fu_3225_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_10_fu_3231_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_9_fu_3236_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_11_fu_3242_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln223_4_fu_3248_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln223_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="new_L_diag_re_s_fu_3290_p4" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln223_5_fu_3254_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln223_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_10_fu_3258_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_16_fu_3264_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_17_fu_3270_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_34_1_1_U40" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="new_L_diag_re_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="return_code_1_fu_3483_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:217" STORAGESUBTYPE="" URAM="0" VARIABLE="return_code_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_3_fu_3338_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_9_fu_3360_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_5_fu_3366_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_3_fu_3376_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_5_fu_3390_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_11_fu_3395_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_10_fu_3400_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_6_fu_3405_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_10_fu_3412_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_11_fu_3419_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_10_fu_3424_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_12_fu_3429_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_11_fu_3435_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_15_fu_3440_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_16_fu_3446_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_13_fu_3451_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_17_fu_3457_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_11_fu_3462_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_12_fu_3470_p2" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_24_fu_3476_p3" SOURCE="/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln310_fu_3497_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln310" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="37" LOOP="row_loop" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_34ns_17s_34_38_seq_1_U41" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln313" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln313_fu_3532_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln313" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln313_fu_3538_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln313" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln313_fu_3544_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln313" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln313_1_fu_3552_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln313_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln313_1_fu_3558_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln313_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols</Name>
            <Loops>
                <write_matrix_rows_write_matrix_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.711</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>91.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>91.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>91.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <write_matrix_rows_write_matrix_cols>
                        <Name>write_matrix_rows_write_matrix_cols</Name>
                        <Slack>6.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>77.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </write_matrix_rows_write_matrix_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715~../kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <write_matrix_rows_write_matrix_cols>
                            <Name>write_matrix_rows_write_matrix_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713~../kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                        </write_matrix_rows_write_matrix_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>141</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="write_matrix_rows_write_matrix_cols" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln713_fu_111_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln713" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_matrix_rows_write_matrix_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln713_1_fu_117_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln713_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_matrix_rows_write_matrix_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln713_fu_134_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln713" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="write_matrix_rows_write_matrix_cols" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln715_fu_140_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln715" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="write_matrix_rows_write_matrix_cols" OPTYPE="select" PRAGMA="" RTLNAME="select_ln713_fu_146_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln713" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="write_matrix_rows_write_matrix_cols" OPTYPE="select" PRAGMA="" RTLNAME="select_ln713_1_fu_154_p3" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln713_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_matrix_rows_write_matrix_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln715_fu_162_p2" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln715" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_cholesky_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.281</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>136</Best-caseLatency>
                    <Average-caseLatency>256</Average-caseLatency>
                    <Worst-caseLatency>373</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.611 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>137 ~ 374</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/kernel_cholesky_0.cpp:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>3469</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>6158</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_re_U" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:698" STORAGESIZE="16 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_im_U" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:698" STORAGESIZE="16 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_im" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_re_U" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:699" STORAGESIZE="16 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="L_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_im_U" SOURCE="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:699" STORAGESIZE="16 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="L_im" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="matrixAStrm" index="0" direction="in" srcType="stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, AP_RND_CONV, AP_WRAP, 0&gt; &gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="matrixAStrm" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="matrixLStrm" index="1" direction="out" srcType="stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, AP_RND_CONV, AP_WRAP, 0&gt; &gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="matrixLStrm" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="matrixAStrm" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="32" portPrefix="matrixAStrm_">
            <portMaps>
                <portMap portMapName="matrixAStrm_dout">RD_DATA</portMap>
                <portMap portMapName="matrixAStrm_empty_n">EMPTY_N</portMap>
                <portMap portMapName="matrixAStrm_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>matrixAStrm_dout</port>
                <port>matrixAStrm_empty_n</port>
                <port>matrixAStrm_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="matrixAStrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="matrixLStrm" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="matrixLStrm_">
            <portMaps>
                <portMap portMapName="matrixLStrm_din">WR_DATA</portMap>
                <portMap portMapName="matrixLStrm_full_n">FULL_N</portMap>
                <portMap portMapName="matrixLStrm_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>matrixLStrm_din</port>
                <port>matrixLStrm_full_n</port>
                <port>matrixLStrm_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="matrixLStrm"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="matrixAStrm">in, 32</column>
                    <column name="matrixLStrm">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="matrixAStrm">in, stream&lt;hls::x_complex&lt;ap_fixed&lt;16 1 AP_RND_CONV AP_WRAP 0&gt; &gt; 0&gt;&amp;</column>
                    <column name="matrixLStrm">out, stream&lt;hls::x_complex&lt;ap_fixed&lt;16 1 AP_RND_CONV AP_WRAP 0&gt; &gt; 0&gt;&amp;</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="matrixAStrm">matrixAStrm, interface</column>
                    <column name="matrixLStrm">matrixLStrm, interface</column>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:37" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="min = 1 max = 8"/>
        <Pragma type="bind_storage" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:39" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="variable = tmp_i type = ram_2p impl = lutram"/>
        <Pragma type="loop_tripcount" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:43" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="min = 1 max = N"/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:44" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:45" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="variable = tmp_i inter false"/>
        <Pragma type="dependence" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:46" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="variable = dataA inter false"/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:52" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:58" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:64" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:77" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options="variable = tmp type = ram_2p impl = lutram"/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:81" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:82" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options="variable = tmp inter false"/>
        <Pragma type="dependence" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:83" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options="variable = dataA inter false"/>
        <Pragma type="unroll" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:87" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:94" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:100" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:106" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:131" status="valid" parentFunction="chol_col_wrapper" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:135" status="valid" parentFunction="chol_col_wrapper" variable="" isDirective="0" options="factor = NCU"/>
        <Pragma type="array_partition" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:143" status="valid" parentFunction="cholesky_core" variable="" isDirective="0" options="variable = dataj cyclic factor = NCU"/>
        <Pragma type="array_partition" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:175" status="valid" parentFunction="potrf" variable="" isDirective="0" options="variable = matA cyclic factor = NCU"/>
        <Pragma type="bind_storage" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:176" status="valid" parentFunction="potrf" variable="" isDirective="0" options="variable = matA type = xpm_memory impl = uram"/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:181" status="valid" parentFunction="potrf" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../L2/include/hw/MatrixDecomposition/potrf.hpp:191" status="valid" parentFunction="potrf" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:234" status="valid" parentFunction="backsubstitutebasic" variable="" isDirective="0" options="II = BackSubstituteTraits::INNER_II"/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:287" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="II = BackSubstituteTraits::DIAG_II"/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:303" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="II = BackSubstituteTraits::INNER_II"/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:382" status="valid" parentFunction="backsubstitute" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/back_substitute.hpp:391" status="valid" parentFunction="backsubstitute" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/cholesky.hpp:184" status="valid" parentFunction="cholesky_sqrt_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/cholesky.hpp:214" status="valid" parentFunction="cholesky_sqrt_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/cholesky.hpp:247" status="valid" parentFunction="cholesky_sqrt_op" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/cholesky.hpp:273" status="valid" parentFunction="cholesky_rsqrt" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/cholesky.hpp:288" status="valid" parentFunction="cholesky_real_part" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/cholesky.hpp:293" status="valid" parentFunction="cholesky_real_part" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/cholesky.hpp:298" status="valid" parentFunction="cholesky_real_part" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/cholesky.hpp:305" status="valid" parentFunction="cholesky_diag_recip" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:402" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options="II = CholeskyTraits::INNER_II"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/cholesky.hpp:470" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/cholesky.hpp:482" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:483" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="II = CholeskyTraits::INNER_II"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:552" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = A cyclic dim = CholeskyTraits::UNROLL_DIM factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:553" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = L cyclic dim = CholeskyTraits::UNROLL_DIM factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:554" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = L_internal cyclic dim = CholeskyTraits::UNROLL_DIM factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/cholesky.hpp:555" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = product_sum_array cyclic dim = 1 factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="unroll" location="../../../include/hw/cholesky.hpp:567" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/cholesky.hpp:597" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="loop_flatten" location="../../../include/hw/cholesky.hpp:602" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:603" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="II = CholeskyTraits::INNER_II"/>
        <Pragma type="unroll" location="../../../include/hw/cholesky.hpp:604" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="FACTOR = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/cholesky.hpp:647" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:648" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:705" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/cholesky.hpp:716" status="valid" parentFunction="cholesky" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dataflow" location="../../../include/hw/cholesky_inverse.hpp:220" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../include/hw/cholesky_inverse.hpp:222" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options="variable = matrixUStrm depth = 16"/>
        <Pragma type="stream" location="../../../include/hw/cholesky_inverse.hpp:224" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options="variable = matrixInverseUStrm depth = 16"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:244" status="valid" parentFunction="matrixmultiplydefault" variable="" isDirective="0" options="II = MULTIPLIER_TRAITS::INNER_II"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:296" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = B cyclic dim = MULTIPLIER_TRAITS::B_UNROLL_DIM factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:298" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = C cyclic dim = 2 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:299" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = sum_mult cyclic dim = 1 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:307" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="II = MULTIPLIER_TRAITS::INNER_II"/>
        <Pragma type="unroll" location="../../../include/hw/matrix_multiply.hpp:308" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="FACTOR = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:358" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = B cyclic dim = MULTIPLIER_TRAITS::B_UNROLL_DIM factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:360" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = C cyclic dim = 2 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:361" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = sum_mult cyclic dim = 2 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:369" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="II = MULTIPLIER_TRAITS::INNER_II"/>
        <Pragma type="unroll" location="../../../include/hw/matrix_multiply.hpp:370" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="FACTOR = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:416" status="valid" parentFunction="matrixmultiplyaddtree" variable="" isDirective="0" options="variable = A complete dim = MULTIPLIER_TRAITS::A_FULL_UNROLL_DIM"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:417" status="valid" parentFunction="matrixmultiplyaddtree" variable="" isDirective="0" options="variable = B complete dim = MULTIPLIER_TRAITS::B_FULL_UNROLL_DIM"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:436" status="valid" parentFunction="matrixmultiplyaddtree" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:499" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options="variable = A complete dim = MULTIPLIER_TRAITS::A_FULL_UNROLL_DIM"/>
        <Pragma type="array_partition" location="../../../include/hw/matrix_multiply.hpp:500" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options="variable = B complete dim = MULTIPLIER_TRAITS::B_FULL_UNROLL_DIM"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:507" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:605" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:614" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:660" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:666" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/matrix_multiply.hpp:674" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:54" status="valid" parentFunction="pseudosqrt" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:56" status="valid" parentFunction="pseudosqrt" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="array_partition" location="../../../include/hw/pseudosqrt.hpp:76" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="variable = matA cyclic factor = unrollNm"/>
        <Pragma type="bind_storage" location="../../../include/hw/pseudosqrt.hpp:77" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="variable = matA type = xpm_memory impl = uram"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:84" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:87" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate/TO max = rowTemplate/TO"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:90" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = TO max = TO"/>
        <Pragma type="pipeline" location="../../../include/hw/pseudosqrt.hpp:91" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:111" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:114" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate/TO max = rowTemplate/TO"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/pseudosqrt.hpp:117" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = TO max = TO"/>
        <Pragma type="pipeline" location="../../../include/hw/pseudosqrt.hpp:118" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dataflow" location="../../../include/hw/qr_inverse.hpp:105" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../include/hw/qr_inverse.hpp:108" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixQStrm depth = 16"/>
        <Pragma type="stream" location="../../../include/hw/qr_inverse.hpp:110" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixRStrm depth = 16"/>
        <Pragma type="stream" location="../../../include/hw/qr_inverse.hpp:112" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixInverseRStrm depth = 16"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:617" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:626" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:660" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:669" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:685" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../include/hw/qrf.hpp:720" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = q_i cyclic dim = 2 factor = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../../../include/hw/qrf.hpp:721" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = r_i cyclic dim = 2 factor = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="stream" location="../../../include/hw/qrf.hpp:724" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = to_rot depth = RowsA / 2"/>
        <Pragma type="stream" location="../../../include/hw/qrf.hpp:733" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = rotations depth = RowsA / 2"/>
        <Pragma type="loop_merge" location="../../../include/hw/qrf.hpp:741" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="force"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:744" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:753" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../include/hw/qrf.hpp:763" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="min = 1 max = RowsA / 2"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:764" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = QRF_TRAITS::CALC_ROT_II"/>
        <Pragma type="loop_tripcount" location="../../../include/hw/qrf.hpp:787" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="min = 1 max = RowsA / 2"/>
        <Pragma type="loop_merge" location="../../../include/hw/qrf.hpp:804" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="force"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:807" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="unroll" location="../../../include/hw/qrf.hpp:808" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="FACTOR = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:817" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="unroll" location="../../../include/hw/qrf.hpp:818" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="FACTOR = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="loop_merge" location="../../../include/hw/qrf.hpp:828" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="force"/>
        <Pragma type="pipeline" location="../../../include/hw/qrf.hpp:831" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/svd.hpp:335" status="valid" parentFunction="svd2x2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/svd.hpp:448" status="valid" parentFunction="svd2x2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../include/hw/svd.hpp:645" status="valid" parentFunction="svd2x2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:945" status="valid" parentFunction="svdbasic" variable="" isDirective="0" options="II = SVDTraits::OFF_DIAG_II"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:974" status="valid" parentFunction="svdbasic" variable="" isDirective="0" options="II = SVDTraits::OFF_DIAG_II"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1134" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1185" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="II = SVDTraits::DIAG_II"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1250" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="II = SVDTraits::OFF_DIAG_II"/>
        <Pragma type="inline" location="../../../include/hw/svd.hpp:1252" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1476" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1548" status="valid" parentFunction="svd" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1556" status="valid" parentFunction="svd" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1562" status="valid" parentFunction="svd" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../include/hw/svd.hpp:1568" status="valid" parentFunction="svd" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

