
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005333                       # Number of seconds simulated (Second)
simTicks                                   5333430500                       # Number of ticks simulated (Tick)
finalTick                                423705853500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     10.43                       # Real time elapsed on the host (Second)
hostTickRate                                511129172                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     783556                       # Number of bytes of host memory used (Byte)
simInsts                                      6292316                       # Number of instructions simulated (Count)
simOps                                        6326868                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   603021                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     606332                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         10666861                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.695220                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.589894                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            7      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        304715     30.65%     30.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       314368     31.62%     62.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     62.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       290717     29.25%     91.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        78738      7.92%     99.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         5507      0.55%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         994052                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        24577     20.39%     20.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        34230     28.40%     48.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     48.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        44272     36.73%     85.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        17339     14.38%     99.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          115      0.10%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        120536                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            4      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        16607     11.40%     11.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        57250     39.31%     50.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     50.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        48945     33.61%     84.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        20151     13.84%     98.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         2682      1.84%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       145639                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            4      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       280138     32.07%     32.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       280138     32.07%     64.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     64.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       246445     28.21%     92.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        61399      7.03%     99.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5392      0.62%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       873516                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            4      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        16607     11.40%     11.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        57250     39.31%     50.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     50.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        48945     33.61%     84.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        20151     13.84%     98.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         2682      1.84%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       145639                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       168053     16.91%     16.91% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       516521     51.96%     68.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       304715     30.65%     99.52% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         4763      0.48%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       994052                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        24364     58.54%     58.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        17242     41.43%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           16      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        41622                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            290724                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       144733                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            145639                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          11343                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       128374                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         17265                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               994052                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               109492                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  626751                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.630501                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           11612                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            5507                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4763                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              744                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            7      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       304715     30.65%     30.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       314368     31.62%     62.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     62.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       290717     29.25%     91.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        78738      7.92%     99.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         5507      0.55%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       994052                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            7      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       301685     82.14%     82.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         8989      2.45%     84.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     84.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        42762     11.64%     96.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         8351      2.27%     98.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         5507      1.50%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        367301                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        57250     52.29%     52.29% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     52.29% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        33934     30.99%     83.28% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        18308     16.72%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       109492                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        57250     52.29%     52.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     52.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        33934     30.99%     83.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        18308     16.72%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       109492                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         5507                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         4763                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          744                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2271                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         8189                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               338945                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 338945                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              58807                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 280138                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              263531                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             16607                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts              6292316                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                6326868                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.695220                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.589894                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            4      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      3306836     52.27%     52.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         9845      0.16%     52.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     52.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     52.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     52.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1019      0.02%     52.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     52.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     52.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     52.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         9153      0.14%     52.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1068      0.02%     52.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1068      0.02%     52.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         3009      0.05%     52.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     52.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        16223      0.26%     52.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     52.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         2439      0.04%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     52.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         2098      0.03%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1749368     27.65%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1166355     18.43%     99.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1019      0.02%     99.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%     99.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        14950      0.24%     99.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         6495      0.10%     99.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%     99.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         2439      0.04%     99.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad        12816      0.20%     99.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore         5619      0.09%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        15045      0.24%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      6326868                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        2708270                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2708270                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2708270                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2708270                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        14559                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           14559                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        14559                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          14559                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    563115000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    563115000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    563115000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    563115000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2722829                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2722829                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2722829                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2722829                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005347                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005347                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005347                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005347                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 38678.137235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 38678.137235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 38678.137235                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 38678.137235                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         8547                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              8547                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         1261                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          1261                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         1261                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         1261                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        13298                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        13298                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        13298                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        13298                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    486724500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    486724500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    486724500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    486724500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004884                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004884                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004884                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004884                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 36601.331027                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 36601.331027                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 36601.331027                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 36601.331027                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  13298                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1533223                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1533223                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        11136                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         11136                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    397106500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    397106500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1544359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1544359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 35659.707256                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 35659.707256                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           26                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           26                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        11110                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        11110                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    385495500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    385495500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.007194                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.007194                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 34698.064806                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 34698.064806                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1175047                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1175047                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3423                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3423                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    166008500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    166008500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1178470                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1178470                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002905                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002905                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 48497.955010                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 48497.955010                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1235                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1235                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2188                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2188                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    101229000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    101229000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001857                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001857                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 46265.539305                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 46265.539305                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5169447                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              13298                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             388.738683                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          234                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          238                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            5458956                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           5458956                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       174399                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             3739289                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 1021                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               46767                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            2003496                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           1343402                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        2314996                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2314996                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2314996                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2314996                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        46368                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           46368                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        46368                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          46368                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    617852500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    617852500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    617852500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    617852500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2361364                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2361364                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2361364                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2361364                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.019636                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.019636                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.019636                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.019636                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13324.976277                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13324.976277                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13324.976277                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13324.976277                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        46365                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             46365                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        46368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        46368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        46368                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        46368                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    571484500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    571484500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    571484500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    571484500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.019636                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.019636                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.019636                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.019636                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12324.976277                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12324.976277                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12324.976277                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12324.976277                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  46365                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2314996                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2314996                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        46368                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         46368                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    617852500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    617852500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2361364                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2361364                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.019636                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.019636                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13324.976277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13324.976277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        46368                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        46368                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    571484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    571484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.019636                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.019636                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12324.976277                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12324.976277                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.879684                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             27700795                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              46365                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             597.450555                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.879684                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999765                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999765                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          347                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4769096                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4769096                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  6292316                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    6326868                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  46159                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   8915                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     55074                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 46159                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  8915                       # number of overall hits (Count)
system.l2.overallHits::total                    55074                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  209                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 4295                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    4504                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 209                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                4295                       # number of overall misses (Count)
system.l2.overallMisses::total                   4504                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17230500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       370550000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          387780500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17230500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      370550000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         387780500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              46368                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              13210                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 59578                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             46368                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             13210                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                59578                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.004507                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.325132                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.075598                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.004507                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.325132                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.075598                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82442.583732                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86274.738068                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    86096.913854                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82442.583732                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86274.738068                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   86096.913854                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2542                       # number of writebacks (Count)
system.l2.writebacks::total                      2542                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              209                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             4295                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                4504                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             209                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            4295                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               4504                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15140500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    327600000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      342740500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15140500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    327600000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     342740500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.004507                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.325132                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.075598                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.004507                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.325132                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.075598                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72442.583732                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76274.738068                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 76096.913854                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72442.583732                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76274.738068                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 76096.913854                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           4749                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           16                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             16                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data           88                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              88                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           88                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            88                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           88                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           88                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      1662000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      1662000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18886.363636                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18886.363636                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           46159                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              46159                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           209                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              209                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17230500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17230500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        46368                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          46368                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.004507                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.004507                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82442.583732                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82442.583732                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          209                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          209                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15140500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15140500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.004507                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.004507                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72442.583732                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72442.583732                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1089                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1089                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1011                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1011                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     83934000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       83934000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2100                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2100                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.481429                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.481429                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 83020.771513                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83020.771513                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1011                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1011                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     73824000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     73824000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.481429                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.481429                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73020.771513                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73020.771513                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           7826                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              7826                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3284                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3284                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    286616000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    286616000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        11110                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         11110                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.295590                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.295590                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 87276.492083                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87276.492083                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         3284                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         3284                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    253776000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    253776000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.295590                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.295590                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 77276.492083                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77276.492083                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        46365                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            46365                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        46365                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        46365                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         8547                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             8547                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         8547                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         8547                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      8620652                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4749                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                    1815.256264                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     402.930405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       412.584342                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3280.485253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.098372                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.100729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.800900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   69                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  937                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2922                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  163                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     959381                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    959381                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2542.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       209.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      4291.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000744696500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          147                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          147                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               12829                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2387                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        4504                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2542                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      4504                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2542                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  4504                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2542                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          147                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      30.231293                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     26.696535                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     16.858829                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              3      2.04%      2.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            14      9.52%     11.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            18     12.24%     23.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            36     24.49%     48.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            14      9.52%     57.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            15     10.20%     68.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             9      6.12%     74.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             7      4.76%     78.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             6      4.08%     82.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             6      4.08%     87.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             4      2.72%     89.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             3      2.04%     91.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             1      0.68%     92.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             1      0.68%     93.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             2      1.36%     94.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             3      2.04%     96.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             1      0.68%     97.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             3      2.04%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1      0.68%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           147                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          147                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.217687                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.188238                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.003535                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               58     39.46%     39.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      1.36%     40.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               84     57.14%     97.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      2.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           147                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  288256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               162688                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              54047015.33093944                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              30503444.26537479                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    5333352000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     756933.30                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       274624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       161984                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2507954.308207447641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 51491061.897216059268                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 30371446.670205976814                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          209                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         4295                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2542                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6550500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    150723000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 124580845000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31342.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35092.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  49008987.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       274880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         288256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       162688                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       162688                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          209                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         4295                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            4504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         2542                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           2542                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2507954                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       51539061                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          54047015                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2507954                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2507954                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     30503444                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         30503444                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     30503444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2507954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      51539061                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         84550460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 4500                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2531                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          190                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                72898500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              22500000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          157273500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16199.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34949.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1483                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                632                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            32.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           24.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4919                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    91.517788                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    79.698911                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    81.553033                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3692     75.06%     75.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1099     22.34%     97.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           57      1.16%     98.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           19      0.39%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           15      0.30%     99.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           14      0.28%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           10      0.20%     99.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      0.10%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            8      0.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4919                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            288000                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         161984                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               53.999016                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               30.371447                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               30.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        18299820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         9722790                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       19213740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       5820300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 421028400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1633077360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    673016640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2780179050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   521.274075                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1733523750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    178100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3422334250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        16921800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         8994150                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       12944820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       7475040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 421028400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1300539360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    952919040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2720822610                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   510.144945                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2463949000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    178100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2691571500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3493                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2542                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1889                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1011                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1011                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3493                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             88                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        13527                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   13527                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       450944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   450944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4592                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4592    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4592                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            20328500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           24489250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           9023                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4431                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              57478                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        11089                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        46365                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             6958                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2100                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2100                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          46368                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         11110                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            88                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           88                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       139101                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        39894                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 178995                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5934912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1392448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7327360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            4749                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    162688                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             64415                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.005185                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.071821                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   64081     99.48%     99.48% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     334      0.52%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               64415                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 423705853500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          114576500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          69552000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          19859998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        119329                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        59663                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             334                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         1695921                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         8970940                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.019459                       # Number of seconds simulated (Second)
simTicks                                  19459418000                       # Number of ticks simulated (Tick)
finalTick                                437831841000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     28.74                       # Real time elapsed on the host (Second)
hostTickRate                                677096138                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     784580                       # Number of bytes of host memory used (Byte)
simInsts                                     16378986                       # Number of instructions simulated (Count)
simOps                                       16413538                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   569910                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     571112                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         38918836                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.376144                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.420850                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          219      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        904439     29.95%     29.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       910361     30.14%     60.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          239      0.01%     60.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       893211     29.58%     89.68% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       303384     10.05%     99.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         8281      0.27%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3020134                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        56690     21.07%     21.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        62832     23.36%     44.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           20      0.01%     44.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       115957     43.11%     87.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        32647     12.14%     99.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          853      0.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        269002                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          215      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        19930      8.75%      8.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        70592     31.00%     39.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           18      0.01%     39.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       105610     46.38%     86.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        27929     12.27%     98.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         3392      1.49%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       227686                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          215      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       847750     30.81%     30.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       847528     30.81%     61.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          219      0.01%     61.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       777253     28.25%     89.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       270735      9.84%     99.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         7428      0.27%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2751128                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          215      0.09%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        19930      8.75%      8.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        70592     31.00%     39.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           18      0.01%     39.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       105610     46.38%     86.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        27929     12.27%     98.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         3392      1.49%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       227686                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       451391     14.95%     14.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1657027     54.87%     69.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       904439     29.95%     99.76% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         7277      0.24%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3020134                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        42441     46.43%     46.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        48943     53.55%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           21      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        91405                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            893430                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       472515                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            227686                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          14455                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       178718                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         48968                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3020134                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               155945                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1973298                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.653381                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           14820                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            8520                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7277                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1243                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          219      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       904439     29.95%     29.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       910361     30.14%     60.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          239      0.01%     60.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       893211     29.58%     89.68% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       303384     10.05%     99.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         8281      0.27%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3020134                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          219      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       898862     85.86%     85.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        12252      1.17%     87.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          235      0.02%     87.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       116579     11.14%     98.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        10408      0.99%     99.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         8281      0.79%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1046836                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        70592     45.27%     45.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     45.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        59471     38.14%     83.40% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        25882     16.60%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       155945                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        70592     45.27%     45.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     45.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        59471     38.14%     83.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        25882     16.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       155945                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         8520                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         7277                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1243                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2628                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        11930                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               967290                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 967291                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             119542                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 847750                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              827820                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             19930                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             16378986                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               16413538                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.376144                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.420850                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          216      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      8811550     53.68%     53.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        31665      0.19%     53.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            4      0.00%     53.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     53.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1019      0.01%     53.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         9153      0.06%     53.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1068      0.01%     53.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1068      0.01%     53.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         3009      0.02%     53.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        16223      0.10%     54.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         2439      0.01%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         2098      0.01%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4358117     26.55%     80.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3112868     18.97%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1019      0.01%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        16162      0.10%     99.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         7707      0.05%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         2439      0.01%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad        12816      0.08%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore         5619      0.03%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        17277      0.11%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     16413538                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        6632623                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           6632623                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       6632623                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          6632623                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       190045                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          190045                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       190045                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         190045                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9491550000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9491550000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9491550000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9491550000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6822668                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6822668                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6822668                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6822668                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.027855                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.027855                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.027855                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.027855                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 49943.697545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 49943.697545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 49943.697545                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 49943.697545                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       131830                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            131830                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2587                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2587                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2587                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2587                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       187458                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       187458                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       187458                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       187458                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9201479000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9201479000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9201479000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9201479000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.027476                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.027476                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.027476                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.027476                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 49085.549830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 49085.549830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 49085.549830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 49085.549830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 187458                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3542961                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3542961                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       153512                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        153512                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7674678000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7674678000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3696473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3696473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.041529                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.041529                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 49993.993955                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49993.993955                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1138                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1138                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       152374                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       152374                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7486387000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7486387000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.041221                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.041221                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 49131.656319                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 49131.656319                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3089662                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3089662                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        36533                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        36533                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1816872000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1816872000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3126195                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3126195                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.011686                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.011686                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 49732.351573                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 49732.351573                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1449                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1449                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        35084                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        35084                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1715092000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1715092000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.011223                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.011223                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 48885.303842                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 48885.303842                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10176932                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             187970                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              54.141257                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          321                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          131                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           13832794                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          13832794                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       333200                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             9655254                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 1021                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               49938                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            4802878                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           3400401                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        6726664                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6726664                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6726664                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6726664                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        59314                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           59314                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        59314                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          59314                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    809764000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    809764000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    809764000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    809764000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6785978                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6785978                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6785978                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6785978                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.008741                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.008741                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.008741                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.008741                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13652.156321                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13652.156321                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13652.156321                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13652.156321                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        59311                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             59311                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        59314                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        59314                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        59314                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        59314                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    750450000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    750450000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    750450000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    750450000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.008741                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.008741                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.008741                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.008741                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12652.156321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12652.156321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12652.156321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12652.156321                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  59311                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6726664                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6726664                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        59314                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         59314                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    809764000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    809764000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6785978                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6785978                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.008741                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.008741                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13652.156321                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13652.156321                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        59314                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        59314                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    750450000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    750450000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.008741                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.008741                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12652.156321                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12652.156321                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.967024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             59765509                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              59823                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             999.038982                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.967024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          429                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13631270                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13631270                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 16378986                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   16413538                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   216                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  58757                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  92144                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    150901                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 58757                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 92144                       # number of overall hits (Count)
system.l2.overallHits::total                   150901                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  557                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                95226                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   95783                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 557                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               95226                       # number of overall misses (Count)
system.l2.overallMisses::total                  95783                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        44494500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7942400500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7986895000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       44494500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7942400500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7986895000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              59314                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             187370                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                246684                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             59314                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            187370                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               246684                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.009391                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.508224                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.388282                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.009391                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.508224                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.388282                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79882.405745                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83405.797786                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83385.308458                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79882.405745                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83405.797786                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83385.308458                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                45475                       # number of writebacks (Count)
system.l2.writebacks::total                     45475                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              557                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            95226                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               95783                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             557                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           95226                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              95783                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     38924500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6990140500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7029065000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     38924500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6990140500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7029065000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.009391                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.508224                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.388282                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.009391                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.508224                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.388282                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69882.405745                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73405.797786                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73385.308458                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69882.405745                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73405.797786                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73385.308458                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          96422                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           28                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             28                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data           88                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              88                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           88                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            88                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           88                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           88                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      1662000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      1662000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18886.363636                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18886.363636                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           58757                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              58757                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           557                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              557                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     44494500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     44494500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        59314                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          59314                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.009391                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.009391                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79882.405745                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79882.405745                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          557                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          557                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     38924500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     38924500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.009391                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.009391                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69882.405745                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69882.405745                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              19872                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 19872                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            15124                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               15124                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1446524500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1446524500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          34996                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             34996                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.432164                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.432164                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 95644.307062                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 95644.307062                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        15124                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           15124                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1295284500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1295284500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.432164                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.432164                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85644.307062                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85644.307062                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          72272                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             72272                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        80102                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           80102                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6495876000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6495876000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       152374                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        152374                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.525693                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.525693                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81095.053806                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81095.053806                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        80102                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        80102                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5694856000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5694856000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.525693                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.525693                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71095.053806                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71095.053806                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        59311                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            59311                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        59311                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        59311                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       131830                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           131830                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       131830                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       131830                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10475102                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     100518                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     104.211206                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     142.427887                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       136.680267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3816.891847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.034772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.033369                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.931858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  198                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  331                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2457                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1107                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4044750                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4044750                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     45476.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       557.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     94939.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001735834500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2674                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2674                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              237782                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              42856                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       95783                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      45476                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     95783                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    45476                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    287                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 95783                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                45476                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   90434                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5060                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2616                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2685                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2681                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2699                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2698                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2699                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2693                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2674                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.709798                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.475559                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     89.404002                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2642     98.80%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            7      0.26%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      0.19%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            6      0.22%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            4      0.15%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            3      0.11%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            3      0.11%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2674                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2674                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.002618                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.971023                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.040335                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1340     50.11%     50.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               86      3.22%     53.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1153     43.12%     96.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               91      3.40%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                4      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2674                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   18368                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6130112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2910464                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              315020315.61272800                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              149565829.76942065                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   19459400000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     137756.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        35648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6076096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2909760                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1831915.014107821742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 312244487.476449728012                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 149529651.914563953876                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          557                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        95226                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        45476                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     16069250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3067625000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 467253181500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28849.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32214.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  10274720.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        35648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6094464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6130112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        35648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        35648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2910464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2910464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        95226                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           95783                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        45476                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          45476                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1831915                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      313188401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         315020316                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1831915                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1831915                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    149565830                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        149565830                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    149565830                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1831915                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     313188401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        464586145                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                95496                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               45465                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5902                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5748                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2999                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1293144250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             477480000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3083694250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13541.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32291.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               56458                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               9956                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            59.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           21.90                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        74544                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.012234                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.834043                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   134.670732                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        48589     65.18%     65.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18189     24.40%     89.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5450      7.31%     96.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          872      1.17%     98.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          230      0.31%     98.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           80      0.11%     98.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           66      0.09%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           67      0.09%     98.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1001      1.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        74544                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6111744                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2909760                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              314.076402                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              149.529652                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.62                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.45                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       274011780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       145621740                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      348146400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     123881040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1535985360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   7152760710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1449241440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   11029648470                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   566.802587                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3699742250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    649740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15110463250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       258375180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       137322075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      333723600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     113529780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1535985360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   6795994860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1749546240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   10924477095                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   561.397936                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4482927750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    649740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14326940250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               80659                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         45476                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             50181                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              15124                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             15124                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          80659                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             88                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       287311                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  287311                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9040576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9040576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              95871                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    95871    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                95871                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           403003000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          515482750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         191528                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        95657                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             211688                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       177305                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        59311                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           106575                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             34996                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            34996                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          59314                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        152374                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            88                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           88                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       177939                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       562374                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 740313                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      7592000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     20428800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                28020800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           96422                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2910400                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            343194                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002314                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.048044                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  342400     99.77%     99.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     794      0.23%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              343194                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 437831841000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          437911500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          88971000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         281099998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        493541                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       246769                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             794                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          794                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        15084631                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        23834205                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
