// Seed: 303711112
module module_0 (
    input  tri0 id_0,
    input  tri1 id_1,
    output wire id_2
);
  assign id_2 = 1;
  wire id_4;
  module_2(
      id_4, id_4
  );
  wire id_5;
  generate
    assign id_2 = 1'b0;
  endgenerate
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output uwire id_3
);
  wire id_5;
  module_0(
      id_0, id_2, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
