\doxysection{I2\+C\+\_\+\+Pin\+Config\+\_\+t Struct Reference}
\hypertarget{struct_i2_c___pin_config__t}{}\label{struct_i2_c___pin_config__t}\index{I2C\_PinConfig\_t@{I2C\_PinConfig\_t}}


{\ttfamily \#include $<$stm32f429xx\+\_\+i2c\+\_\+driver.\+h$>$}



Collaboration diagram for I2\+C\+\_\+\+Pin\+Config\+\_\+t\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{struct_i2_c___pin_config__t__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___i2_c___driver___header_gadbb082b2896fb5691b2ba1dceb8ca5ca}{I2\+C\+\_\+\+SCLSpeed}}
\begin{DoxyCompactList}\small\item\em The SCLK speed required for the I2C communication. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___i2_c___driver___header_gae741b4bdc43cc40ccb24557ae4be6712}{I2\+C\+\_\+\+Device\+Address}}
\begin{DoxyCompactList}\small\item\em The 7-\/bit device address to configure, if it\textquotesingle{}s a slave device. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___i2_c___driver___header_ga88720fb61655cb514b0f2bdaa4ee8c2f}{I2\+C\+\_\+\+Ack\+Control}}\+: 1
\begin{DoxyCompactList}\small\item\em The acknowledgement bit\+: 0 for No ACK, 1 for ACK, from slave. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___i2_c___driver___header_gab4114e274f8848e073de0c689369f420}{I2\+C\+\_\+\+FMDuty\+Cycle}}\+: 3
\begin{DoxyCompactList}\small\item\em The duty cycle setting for Fast mode communication. \end{DoxyCompactList}\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\mbox{\hyperlink{stm32f429xx__i2c__driver_8h}{stm32f429xx\+\_\+i2c\+\_\+driver.\+h}}\end{DoxyCompactItemize}
