
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001211                       # Number of seconds simulated
sim_ticks                                  1211263000                       # Number of ticks simulated
final_tick                                 1211263000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  50852                       # Simulator instruction rate (inst/s)
host_op_rate                                   100673                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23754018                       # Simulator tick rate (ticks/s)
host_mem_usage                                 832068                       # Number of bytes of host memory used
host_seconds                                    50.99                       # Real time elapsed on the host
sim_insts                                     2593035                       # Number of instructions simulated
sim_ops                                       5133501                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::ruby.dir_cntrl0       674176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             674176                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0        10534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10534                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0    556589279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             556589279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0    556589279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            556589279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       10534                       # Number of read requests accepted
system.mem_ctrls.avgNetLat                       0.00                       # Average network latency to DRAM controller
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 674176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  674176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1211197500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10534                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.253875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.585948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.842016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1302     48.04%     48.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          649     23.95%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          218      8.04%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          106      3.91%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           68      2.51%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           48      1.77%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      1.03%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.74%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          271     10.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2710                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    252179535                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               449692035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   52670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23939.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42689.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       556.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    556.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     7815                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     114979.83                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10538640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5586240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37442160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             57516420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               743520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        54343230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8771040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        227539920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              425222850                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            351.057191                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1083036768                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       919000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       9638000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    941180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     22840501                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     117517482                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    119168017                       # Time in different power states
system.mem_ctrls_1.actEnergy                  8875020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4698210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                37770600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             56050950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               761280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        54722850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9016800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        227946720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              422584110                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            348.878690                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1086336523                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1012251                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       9638000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    942875000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     23480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     114245976                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    120011773                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 342340                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           342340                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             8390                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              311395                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  11200                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               450                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         311395                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            156596                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          154799                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         4379                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu0.clk_domain.clock                      500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                8906                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     1211263000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         1766353                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            136806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1138796                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     342340                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            167796                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      1530396                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  16931                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                9665                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu0.fetch.PendingTrapStallCycles          424                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles         7071                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   110337                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 2589                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           1692850                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.315391                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.700542                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1322573     78.13%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   17095      1.01%     79.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    7956      0.47%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   21625      1.28%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   94477      5.58%     86.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    7776      0.46%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   19724      1.17%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   19246      1.14%     89.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  182378     10.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1692850                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.193812                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.644716                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  129155                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1269441                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   130749                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               155030                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  8465                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts               2147264                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  8465                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  164822                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 419474                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        603580                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   179987                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               316512                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2105947                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents               166891                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 11892                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 67599                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 24903                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            2437762                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              4842978                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         2504874                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            18006                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1944751                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  493011                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts              8947                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          8951                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   989000                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              303716                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              29894                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1079                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             144                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2024526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               8992                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  2036812                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             6378                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         327023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       485216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            86                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      1692850                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.203185                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.800755                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             937879     55.40%     55.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             261227     15.43%     70.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             139006      8.21%     79.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             161663      9.55%     88.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              80961      4.78%     93.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              42550      2.51%     95.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              32243      1.90%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              16036      0.95%     98.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              21285      1.26%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1692850                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  10057     37.03%     37.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     37.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     37.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   51      0.19%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     37.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 16111     59.32%     96.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  795      2.93%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              103      0.38%     99.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              41      0.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             4106      0.20%      0.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1593316     78.23%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                4509      0.22%     78.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1310      0.06%     78.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               4234      0.21%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              400065     19.64%     98.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              25120      1.23%     99.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3731      0.18%     99.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           421      0.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2036812                       # Type of FU issued
system.cpu0.iq.rate                          1.153117                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      27158                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013334                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           5782502                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2344463                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1888730                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              17508                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             16140                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         6129                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2051156                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   8708                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            2761                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        45126                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         9999                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       112362                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  8465                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 107046                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 6322                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2033518                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             2137                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               303716                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               29894                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              8956                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   507                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 5433                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            69                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1941                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         8707                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               10648                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              2016464                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               397645                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            20348                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                      422226                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  293047                       # Number of branches executed
system.cpu0.iew.exec_stores                     24581                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.141597                       # Inst execution rate
system.cpu0.iew.wb_sent                       1899615                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1894859                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1382706                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  2006701                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.072752                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.689044                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         327117                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           8906                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             8413                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      1643426                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.038377                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.254983                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1196430     72.80%     72.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       149254      9.08%     81.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        22553      1.37%     83.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       121015      7.36%     90.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        13063      0.79%     91.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         4808      0.29%     91.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         5952      0.36%     92.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         5722      0.35%     92.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       124629      7.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1643426                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              863025                       # Number of instructions committed
system.cpu0.commit.committedOps               1706495                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        278485                       # Number of memory references committed
system.cpu0.commit.loads                       258590                       # Number of loads committed
system.cpu0.commit.membars                          0                       # Number of memory barriers committed
system.cpu0.commit.branches                    279593                       # Number of branches committed
system.cpu0.commit.fp_insts                      3578                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1703075                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                9555                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         1333      0.08%      0.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1418614     83.13%     83.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4479      0.26%     83.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1269      0.07%     83.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          2315      0.14%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         257768     15.11%     98.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         19511      1.14%     99.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          822      0.05%     99.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          384      0.02%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1706495                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               124629                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     3552383                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4117273                       # The number of ROB writes
system.cpu0.timesIdled                            778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          73503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     863025                       # Number of Instructions Simulated
system.cpu0.committedOps                      1706495                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.046700                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.046700                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.488591                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.488591                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 2368156                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1586908                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     9159                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    5347                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  1036739                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  591751                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                1114903                       # number of misc regfile reads
system.cpu1.branchPred.lookups                 411145                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           411145                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8577                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              370443                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  19409                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               421                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         370443                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            193279                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          177164                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         4610                       # Number of mispredicted indirect branches.
system.cpu1.clk_domain.clock                      500                       # Clock period in ticks
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls               17186                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     1211263000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         2422527                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            196208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1322236                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     411145                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            212688                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      2125840                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  17353                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                9287                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          593                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles         6809                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   168868                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 2555                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           2347428                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.105809                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.505355                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1899492     80.92%     80.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   34002      1.45%     82.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   12049      0.51%     82.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   33977      1.45%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   94578      4.03%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16818      0.72%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   23581      1.00%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   31559      1.34%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  201372      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2347428                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.169717                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.545809                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  138033                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1854692                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   173696                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               172331                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8676                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts               2511854                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  8676                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  176148                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 424757                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       1175239                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   231896                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               330712                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2469878                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents               167562                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 12963                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 64277                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 27512                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            2797859                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              5741419                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         2957194                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            18108                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              2289405                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  508454                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             17219                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         17223                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1043658                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              347033                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              38502                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1551                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             236                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2377329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              17260                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2391638                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             6746                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         336500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       510347                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            74                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2347428                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.018833                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.756724                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1499362     63.87%     63.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             264094     11.25%     75.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             179028      7.63%     82.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             162600      6.93%     89.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              95539      4.07%     93.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              60713      2.59%     96.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              36311      1.55%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              20147      0.86%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29634      1.26%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2347428                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  14270     45.93%     45.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     45.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     45.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   56      0.18%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     46.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 15871     51.08%     97.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  737      2.37%     99.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               92      0.30%     99.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              45      0.14%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             4178      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1893127     79.16%     79.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                8714      0.36%     79.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                 1647      0.07%     79.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               4337      0.18%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              441873     18.48%     98.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              33601      1.40%     99.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           3735      0.16%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite           426      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2391638                       # Type of FU issued
system.cpu1.iq.rate                          0.987249                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      31071                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012992                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           7150789                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2714907                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2243422                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              17732                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             16272                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         6283                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2409707                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   8824                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            2965                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        46431                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        10187                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       111371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8676                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 108610                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 4101                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2394589                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             2237                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               347033                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               38502                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             17227                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   545                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 3155                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            97                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1879                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         9052                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               10931                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2370827                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               439280                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            20811                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                      472300                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  359454                       # Number of branches executed
system.cpu1.iew.exec_stores                     33020                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.978659                       # Inst execution rate
system.cpu1.iew.wb_sent                       2254765                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2249705                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1608412                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2379045                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.928660                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.676075                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         336530                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          17186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8594                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2296721                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.896099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.115336                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1748529     76.13%     76.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       187605      8.17%     84.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        35181      1.53%     85.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       137793      6.00%     91.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        17378      0.76%     92.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         4874      0.21%     92.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        10101      0.44%     93.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         9825      0.43%     93.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       145435      6.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2296721                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1038309                       # Number of instructions committed
system.cpu1.commit.committedOps               2058089                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        328917                       # Number of memory references committed
system.cpu1.commit.loads                       300602                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.branches                    346089                       # Number of branches committed
system.cpu1.commit.fp_insts                      3578                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  2054621                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               17835                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         1381      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1715204     83.34%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           8667      0.42%     83.83% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv            1605      0.08%     83.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          2315      0.11%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         299780     14.57%     98.58% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         27931      1.36%     99.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          822      0.04%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite          384      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2058089                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               145435                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     4545892                       # The number of ROB reads
system.cpu1.rob.rob_writes                    4840610                       # The number of ROB writes
system.cpu1.timesIdled                            780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          75099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    1038309                       # Number of Instructions Simulated
system.cpu1.committedOps                      2058089                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.333146                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.333146                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.428606                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.428606                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 2801899                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1880003                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     9293                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    5477                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1287633                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  662809                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                1294825                       # number of misc regfile reads
system.cpu2.branchPred.lookups                 277602                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           277602                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             8680                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              254745                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   2415                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               440                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         254745                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            117788                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          136957                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         4709                       # Number of mispredicted indirect branches.
system.cpu2.clk_domain.clock                      500                       # Clock period in ticks
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                  40                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     1211263000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         1112431                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             75838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        980021                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     277602                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            120203                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       937659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  17609                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles               11187                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          587                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles         6426                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    49578                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 2540                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           1040524                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.843000                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.068504                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  731822     70.33%     70.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    8710      0.84%     71.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    3559      0.34%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    8255      0.79%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   96259      9.25%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    7893      0.76%     82.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    6716      0.65%     82.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6184      0.59%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  171126     16.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             1040524                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.249545                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.880972                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  123056                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               669082                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    89344                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               150228                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  8804                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts               1830855                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  8804                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  148728                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 426552                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3440                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   139881                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               313109                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               1787355                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents               173886                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 16191                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 68673                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 24251                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            2143757                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              4073985                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         2134086                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            18044                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              1625393                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  518364                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                74                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            77                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   949584                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              267476                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              22141                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             2926                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             661                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   1711013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                107                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  1705507                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             6673                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         342203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       525019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            67                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      1040524                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.639085                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.804395                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             381999     36.71%     36.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             216313     20.79%     57.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             144765     13.91%     71.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             142730     13.72%     85.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              81345      7.82%     92.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              30039      2.89%     95.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              19486      1.87%     97.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              11793      1.13%     98.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12054      1.16%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        1040524                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   5684     24.56%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   54      0.23%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 16592     71.69%     96.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  680      2.94%     99.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               90      0.39%     99.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              43      0.19%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             4433      0.26%      0.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1309516     76.78%     77.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 371      0.02%     77.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                 3010      0.18%     77.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               4332      0.25%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              363055     21.29%     98.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              16813      0.99%     99.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           3557      0.21%     99.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite           420      0.02%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               1705507                       # Type of FU issued
system.cpu2.iq.rate                          1.533135                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      23143                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.013570                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           4464038                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          2037460                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      1555540                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              17316                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             15980                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses         6202                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               1715597                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                   8620                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            3974                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        47582                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        10452                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked       112555                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  8804                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 110974                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                 4807                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            1711120                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             2268                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               267476                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               22141                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                79                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   523                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 3890                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           131                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1890                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         9167                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               11057                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              1684223                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               360257                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            21284                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                      376417                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  225906                       # Number of branches executed
system.cpu2.iew.exec_stores                     16160                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.514002                       # Inst execution rate
system.cpu2.iew.wb_sent                       1566986                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      1561742                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  1181523                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1684140                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.403900                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.701559                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         342294                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             8703                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       989060                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.384059                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.523555                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       636862     64.39%     64.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       115080     11.64%     76.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         9889      1.00%     77.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       105478     10.66%     87.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         9001      0.91%     88.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         5327      0.54%     89.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1541      0.16%     89.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1316      0.13%     89.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       104566     10.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       989060                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              691701                       # Number of instructions committed
system.cpu2.commit.committedOps               1368917                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        231583                       # Number of memory references committed
system.cpu2.commit.loads                       219894                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.branches                    212559                       # Number of branches committed
system.cpu2.commit.fp_insts                      3578                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  1365257                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 689                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         1573      0.11%      0.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1130211     82.56%     82.68% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            286      0.02%     82.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            2949      0.22%     82.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          2315      0.17%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         219072     16.00%     99.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         11305      0.83%     99.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead          822      0.06%     99.97% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite          384      0.03%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          1368917                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               104566                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     2595692                       # The number of ROB reads
system.cpu2.rob.rob_writes                    3474536                       # The number of ROB writes
system.cpu2.timesIdled                            771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          71907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                     691701                       # Number of Instructions Simulated
system.cpu2.committedOps                      1368917                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.608254                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.608254                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.621792                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.621792                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 1968563                       # number of integer regfile reads
system.cpu2.int_regfile_writes                1319717                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     9313                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    5424                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   792993                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  527010                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 941650                       # number of misc regfile reads
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.fpga.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga.clk_domain.clock                     3333                       # Clock period in ticks
system.fpga.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.fpga.itb.walker.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.fpga.pwrStateResidencyTicks::ON     1211263000                       # Cumulative time (in ticks) in various power states
system.fpga.numCycles                          362172                       # number of cpu cycles simulated
system.fpga.numWorkItemsStarted                     0                       # number of work items this cpu started
system.fpga.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              282049                       # Transaction distribution
system.piobus.trans_dist::ReadResp             282049                       # Transaction distribution
system.piobus.trans_dist::WriteReq                 33                       # Transaction distribution
system.piobus.trans_dist::WriteResp                33                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga.control_port       187242                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga.control_port       195582                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga.control_port       181340                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 564164                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga.control_port       748968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga.control_port       782328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga.control_port       725360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 2256656                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           370359000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization              30.6                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          280863000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization             23.2                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          293373000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization             24.2                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          272010000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization             22.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples       953360                      
system.ruby.outstanding_req_hist_seqr::mean     1.459645                      
system.ruby.outstanding_req_hist_seqr::gmean     1.313837                      
system.ruby.outstanding_req_hist_seqr::stdev     0.788171                      
system.ruby.outstanding_req_hist_seqr    |      651630     68.35%     68.35% |      276532     29.01%     97.36% |       23743      2.49%     99.85% |        1300      0.14%     99.98% |         148      0.02%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       953360                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         953360                      
system.ruby.latency_hist_seqr::mean          2.776813                      
system.ruby.latency_hist_seqr::gmean         1.062487                      
system.ruby.latency_hist_seqr::stdev        18.332418                      
system.ruby.latency_hist_seqr            |      947271     99.36%     99.36% |        5762      0.60%     99.97% |         157      0.02%     99.98% |          11      0.00%     99.98% |          69      0.01%     99.99% |          61      0.01%    100.00% |          21      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.latency_hist_seqr::total           953360                      
system.ruby.hit_latency_hist_seqr::bucket_size           16                      
system.ruby.hit_latency_hist_seqr::max_bucket          159                      
system.ruby.hit_latency_hist_seqr::samples       942774                      
system.ruby.hit_latency_hist_seqr::mean      1.038841                      
system.ruby.hit_latency_hist_seqr::gmean     1.005165                      
system.ruby.hit_latency_hist_seqr::stdev     1.033311                      
system.ruby.hit_latency_hist_seqr        |      941402     99.85%     99.85% |        1133      0.12%     99.97% |         215      0.02%    100.00% |          22      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       942774                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        10586                      
system.ruby.miss_latency_hist_seqr::mean   157.558096                      
system.ruby.miss_latency_hist_seqr::gmean   148.381280                      
system.ruby.miss_latency_hist_seqr::stdev    77.109337                      
system.ruby.miss_latency_hist_seqr       |        4497     42.48%     42.48% |        5762     54.43%     96.91% |         157      1.48%     98.39% |          11      0.10%     98.50% |          69      0.65%     99.15% |          61      0.58%     99.73% |          21      0.20%     99.92% |           1      0.01%     99.93% |           0      0.00%     99.93% |           7      0.07%    100.00%
system.ruby.miss_latency_hist_seqr::total        10586                      
system.ruby.L1Cache.incomplete_times_seqr           52                      
system.ruby.Directory.incomplete_times_seqr        10531                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits       204555                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         2764                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       207319                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       108984                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1179                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       110163                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load          236                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store          109                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store           60                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load       112915                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           719                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits       250988                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses         2815                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses       253803                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits       167530                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1169                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses       168699                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load          209                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.sequencer.store_waiting_on_store           27                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store           48                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load       112069                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles           763                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.L1Dcache.demand_hits       160306                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses         2810                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       163116                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits        48232                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1176                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses        49408                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load          332                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.sequencer.store_waiting_on_store           22                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store           80                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load       113030                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles           694                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits          807                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          852                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits         1245                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        10713                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        11958                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized     0.763738                      
system.ruby.network.routers0.msg_count.Request_Control::1         3943                      
system.ruby.network.routers0.msg_count.Response_Data::4         3514                      
system.ruby.network.routers0.msg_count.ResponseL2hit_Data::4          430                      
system.ruby.network.routers0.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers0.msg_count.Response_Control::4            5                      
system.ruby.network.routers0.msg_count.Writeback_Data::4         2376                      
system.ruby.network.routers0.msg_count.Broadcast_Control::1        11958                      
system.ruby.network.routers0.msg_count.Persistent_Control::3         1194                      
system.ruby.network.routers0.msg_bytes.Request_Control::1        31544                      
system.ruby.network.routers0.msg_bytes.Response_Data::4       253008                      
system.ruby.network.routers0.msg_bytes.ResponseL2hit_Data::4        30960                      
system.ruby.network.routers0.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers0.msg_bytes.Response_Control::4           40                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::4       171072                      
system.ruby.network.routers0.msg_bytes.Broadcast_Control::1        95664                      
system.ruby.network.routers0.msg_bytes.Persistent_Control::3         9552                      
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized     0.771075                      
system.ruby.network.routers1.msg_count.Request_Control::1         3984                      
system.ruby.network.routers1.msg_count.Response_Data::4         3499                      
system.ruby.network.routers1.msg_count.ResponseL2hit_Data::4          480                      
system.ruby.network.routers1.msg_count.ResponseLocal_Data::4           12                      
system.ruby.network.routers1.msg_count.Response_Control::4            8                      
system.ruby.network.routers1.msg_count.Writeback_Data::4         2405                      
system.ruby.network.routers1.msg_count.Broadcast_Control::1        11958                      
system.ruby.network.routers1.msg_count.Persistent_Control::3         1204                      
system.ruby.network.routers1.msg_bytes.Request_Control::1        31872                      
system.ruby.network.routers1.msg_bytes.Response_Data::4       251928                      
system.ruby.network.routers1.msg_bytes.ResponseL2hit_Data::4        34560                      
system.ruby.network.routers1.msg_bytes.ResponseLocal_Data::4          864                      
system.ruby.network.routers1.msg_bytes.Response_Control::4           64                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::4       173160                      
system.ruby.network.routers1.msg_bytes.Broadcast_Control::1        95664                      
system.ruby.network.routers1.msg_bytes.Persistent_Control::3         9632                      
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized     0.774677                      
system.ruby.network.routers2.msg_count.Request_Control::1         3986                      
system.ruby.network.routers2.msg_count.Response_Data::4         3531                      
system.ruby.network.routers2.msg_count.ResponseL2hit_Data::4          459                      
system.ruby.network.routers2.msg_count.ResponseLocal_Data::4           21                      
system.ruby.network.routers2.msg_count.Response_Control::4           26                      
system.ruby.network.routers2.msg_count.Writeback_Data::4         2412                      
system.ruby.network.routers2.msg_count.Broadcast_Control::1        11958                      
system.ruby.network.routers2.msg_count.Persistent_Control::3         1290                      
system.ruby.network.routers2.msg_bytes.Request_Control::1        31888                      
system.ruby.network.routers2.msg_bytes.Response_Data::4       254232                      
system.ruby.network.routers2.msg_bytes.ResponseL2hit_Data::4        33048                      
system.ruby.network.routers2.msg_bytes.ResponseLocal_Data::4         1512                      
system.ruby.network.routers2.msg_bytes.Response_Control::4          208                      
system.ruby.network.routers2.msg_bytes.Writeback_Data::4       173664                      
system.ruby.network.routers2.msg_bytes.Broadcast_Control::1        95664                      
system.ruby.network.routers2.msg_bytes.Persistent_Control::3        10320                      
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.percent_links_utilized     0.139483                      
system.ruby.network.routers3.msg_count.Request_Control::1           45                      
system.ruby.network.routers3.msg_count.Response_Data::4           22                      
system.ruby.network.routers3.msg_count.ResponseL2hit_Data::4            3                      
system.ruby.network.routers3.msg_count.ResponseLocal_Data::4           36                      
system.ruby.network.routers3.msg_count.Response_Control::4           22                      
system.ruby.network.routers3.msg_count.Broadcast_Control::1        11958                      
system.ruby.network.routers3.msg_count.Persistent_Control::3          942                      
system.ruby.network.routers3.msg_bytes.Request_Control::1          360                      
system.ruby.network.routers3.msg_bytes.Response_Data::4         1584                      
system.ruby.network.routers3.msg_bytes.ResponseL2hit_Data::4          216                      
system.ruby.network.routers3.msg_bytes.ResponseLocal_Data::4         2592                      
system.ruby.network.routers3.msg_bytes.Response_Control::4          176                      
system.ruby.network.routers3.msg_bytes.Broadcast_Control::1        95664                      
system.ruby.network.routers3.msg_bytes.Persistent_Control::3         7536                      
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.percent_links_utilized     1.098492                      
system.ruby.network.routers4.msg_count.Request_Control::2        10713                      
system.ruby.network.routers4.msg_count.Response_Data::4        10534                      
system.ruby.network.routers4.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers4.msg_bytes.Request_Control::2        85704                      
system.ruby.network.routers4.msg_bytes.Response_Data::4       758448                      
system.ruby.network.routers4.msg_bytes.Persistent_Control::3         7408                      
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.percent_links_utilized     1.039586                      
system.ruby.network.routers5.msg_count.Request_Control::1        11958                      
system.ruby.network.routers5.msg_count.Request_Control::2        10713                      
system.ruby.network.routers5.msg_count.ResponseL2hit_Data::4         1372                      
system.ruby.network.routers5.msg_count.Response_Control::4           55                      
system.ruby.network.routers5.msg_count.Writeback_Data::4         7193                      
system.ruby.network.routers5.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers5.msg_bytes.Request_Control::1        95664                      
system.ruby.network.routers5.msg_bytes.Request_Control::2        85704                      
system.ruby.network.routers5.msg_bytes.ResponseL2hit_Data::4        98784                      
system.ruby.network.routers5.msg_bytes.Response_Control::4          440                      
system.ruby.network.routers5.msg_bytes.Writeback_Data::4       517896                      
system.ruby.network.routers5.msg_bytes.Persistent_Control::3         7408                      
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.percent_links_utilized     0.810421                      
system.ruby.network.routers6.msg_count.Request_Control::1        11958                      
system.ruby.network.routers6.msg_count.Request_Control::2        10713                      
system.ruby.network.routers6.msg_count.Response_Data::4        10550                      
system.ruby.network.routers6.msg_count.ResponseL2hit_Data::4         1372                      
system.ruby.network.routers6.msg_count.ResponseLocal_Data::4           36                      
system.ruby.network.routers6.msg_count.Response_Control::4           58                      
system.ruby.network.routers6.msg_count.Writeback_Data::4         7193                      
system.ruby.network.routers6.msg_count.Broadcast_Control::1        35874                      
system.ruby.network.routers6.msg_count.Persistent_Control::3         4630                      
system.ruby.network.routers6.msg_bytes.Request_Control::1        95664                      
system.ruby.network.routers6.msg_bytes.Request_Control::2        85704                      
system.ruby.network.routers6.msg_bytes.Response_Data::4       759600                      
system.ruby.network.routers6.msg_bytes.ResponseL2hit_Data::4        98784                      
system.ruby.network.routers6.msg_bytes.ResponseLocal_Data::4         2592                      
system.ruby.network.routers6.msg_bytes.Response_Control::4          464                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::4       517896                      
system.ruby.network.routers6.msg_bytes.Broadcast_Control::1       286992                      
system.ruby.network.routers6.msg_bytes.Persistent_Control::3        37040                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Request_Control        68013                      
system.ruby.network.msg_count.Response_Data        31650                      
system.ruby.network.msg_count.ResponseL2hit_Data         4116                      
system.ruby.network.msg_count.ResponseLocal_Data          108                      
system.ruby.network.msg_count.Response_Control          174                      
system.ruby.network.msg_count.Writeback_Data        21579                      
system.ruby.network.msg_count.Broadcast_Control        83706                      
system.ruby.network.msg_count.Persistent_Control        11112                      
system.ruby.network.msg_byte.Request_Control       544104                      
system.ruby.network.msg_byte.Response_Data      2278800                      
system.ruby.network.msg_byte.ResponseL2hit_Data       296352                      
system.ruby.network.msg_byte.ResponseLocal_Data         7776                      
system.ruby.network.msg_byte.Response_Control         1392                      
system.ruby.network.msg_byte.Writeback_Data      1553688                      
system.ruby.network.msg_byte.Broadcast_Control       669648                      
system.ruby.network.msg_byte.Persistent_Control        88896                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED   1211263000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization     0.916997                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4         3512                      
system.ruby.network.routers0.throttle0.msg_count.ResponseL2hit_Data::4          430                      
system.ruby.network.routers0.throttle0.msg_count.ResponseLocal_Data::4            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::4            1                      
system.ruby.network.routers0.throttle0.msg_count.Broadcast_Control::1         8015                      
system.ruby.network.routers0.throttle0.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4       252864                      
system.ruby.network.routers0.throttle0.msg_bytes.ResponseL2hit_Data::4        30960                      
system.ruby.network.routers0.throttle0.msg_bytes.ResponseLocal_Data::4           72                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::4            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Broadcast_Control::1        64120                      
system.ruby.network.routers0.throttle0.msg_bytes.Persistent_Control::3         7408                      
system.ruby.network.routers0.throttle1.link_utilization     0.610478                      
system.ruby.network.routers0.throttle1.msg_count.Request_Control::1         3943                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::4            2                      
system.ruby.network.routers0.throttle1.msg_count.ResponseLocal_Data::4            2                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::4            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::4         2376                      
system.ruby.network.routers0.throttle1.msg_count.Broadcast_Control::1         3943                      
system.ruby.network.routers0.throttle1.msg_count.Persistent_Control::3          268                      
system.ruby.network.routers0.throttle1.msg_bytes.Request_Control::1        31544                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::4          144                      
system.ruby.network.routers0.throttle1.msg_bytes.ResponseLocal_Data::4          144                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::4           32                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::4       171072                      
system.ruby.network.routers0.throttle1.msg_bytes.Broadcast_Control::1        31544                      
system.ruby.network.routers0.throttle1.msg_bytes.Persistent_Control::3         2144                      
system.ruby.network.routers1.throttle0.link_utilization     0.923767                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::4         3499                      
system.ruby.network.routers1.throttle0.msg_count.ResponseL2hit_Data::4          480                      
system.ruby.network.routers1.throttle0.msg_count.ResponseLocal_Data::4            5                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::4            1                      
system.ruby.network.routers1.throttle0.msg_count.Broadcast_Control::1         7974                      
system.ruby.network.routers1.throttle0.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::4       251928                      
system.ruby.network.routers1.throttle0.msg_bytes.ResponseL2hit_Data::4        34560                      
system.ruby.network.routers1.throttle0.msg_bytes.ResponseLocal_Data::4          360                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::4            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Broadcast_Control::1        63792                      
system.ruby.network.routers1.throttle0.msg_bytes.Persistent_Control::3         7408                      
system.ruby.network.routers1.throttle1.link_utilization     0.618383                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::1         3984                      
system.ruby.network.routers1.throttle1.msg_count.ResponseLocal_Data::4            7                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::4            7                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Data::4         2405                      
system.ruby.network.routers1.throttle1.msg_count.Broadcast_Control::1         3984                      
system.ruby.network.routers1.throttle1.msg_count.Persistent_Control::3          278                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::1        31872                      
system.ruby.network.routers1.throttle1.msg_bytes.ResponseLocal_Data::4          504                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::4           56                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Data::4       173160                      
system.ruby.network.routers1.throttle1.msg_bytes.Broadcast_Control::1        31872                      
system.ruby.network.routers1.throttle1.msg_bytes.Persistent_Control::3         2224                      
system.ruby.network.routers2.throttle0.link_utilization     0.924097                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4         3525                      
system.ruby.network.routers2.throttle0.msg_count.ResponseL2hit_Data::4          459                      
system.ruby.network.routers2.throttle0.msg_count.ResponseLocal_Data::4            2                      
system.ruby.network.routers2.throttle0.msg_count.Response_Control::4            1                      
system.ruby.network.routers2.throttle0.msg_count.Broadcast_Control::1         7972                      
system.ruby.network.routers2.throttle0.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4       253800                      
system.ruby.network.routers2.throttle0.msg_bytes.ResponseL2hit_Data::4        33048                      
system.ruby.network.routers2.throttle0.msg_bytes.ResponseLocal_Data::4          144                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Control::4            8                      
system.ruby.network.routers2.throttle0.msg_bytes.Broadcast_Control::1        63776                      
system.ruby.network.routers2.throttle0.msg_bytes.Persistent_Control::3         7408                      
system.ruby.network.routers2.throttle1.link_utilization     0.625256                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::1         3986                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::4            6                      
system.ruby.network.routers2.throttle1.msg_count.ResponseLocal_Data::4           19                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::4           25                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Data::4         2412                      
system.ruby.network.routers2.throttle1.msg_count.Broadcast_Control::1         3986                      
system.ruby.network.routers2.throttle1.msg_count.Persistent_Control::3          364                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::1        31888                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::4          432                      
system.ruby.network.routers2.throttle1.msg_bytes.ResponseLocal_Data::4         1368                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::4          200                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Data::4       173664                      
system.ruby.network.routers2.throttle1.msg_bytes.Broadcast_Control::1        31888                      
system.ruby.network.routers2.throttle1.msg_bytes.Persistent_Control::3         2912                      
system.ruby.network.routers3.throttle0.link_utilization     0.273351                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::4           14                      
system.ruby.network.routers3.throttle0.msg_count.ResponseL2hit_Data::4            3                      
system.ruby.network.routers3.throttle0.msg_count.ResponseLocal_Data::4           28                      
system.ruby.network.routers3.throttle0.msg_count.Broadcast_Control::1        11913                      
system.ruby.network.routers3.throttle0.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::4         1008                      
system.ruby.network.routers3.throttle0.msg_bytes.ResponseL2hit_Data::4          216                      
system.ruby.network.routers3.throttle0.msg_bytes.ResponseLocal_Data::4         2016                      
system.ruby.network.routers3.throttle0.msg_bytes.Broadcast_Control::1        95304                      
system.ruby.network.routers3.throttle0.msg_bytes.Persistent_Control::3         7408                      
system.ruby.network.routers3.throttle1.link_utilization     0.005614                      
system.ruby.network.routers3.throttle1.msg_count.Request_Control::1           45                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::4            8                      
system.ruby.network.routers3.throttle1.msg_count.ResponseLocal_Data::4            8                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::4           22                      
system.ruby.network.routers3.throttle1.msg_count.Broadcast_Control::1           45                      
system.ruby.network.routers3.throttle1.msg_count.Persistent_Control::3           16                      
system.ruby.network.routers3.throttle1.msg_bytes.Request_Control::1          360                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::4          576                      
system.ruby.network.routers3.throttle1.msg_bytes.ResponseLocal_Data::4          576                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::4          176                      
system.ruby.network.routers3.throttle1.msg_bytes.Broadcast_Control::1          360                      
system.ruby.network.routers3.throttle1.msg_bytes.Persistent_Control::3          128                      
system.ruby.network.routers4.throttle0.link_utilization     0.240224                      
system.ruby.network.routers4.throttle0.msg_count.Request_Control::2        10713                      
system.ruby.network.routers4.throttle0.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers4.throttle0.msg_bytes.Request_Control::2        85704                      
system.ruby.network.routers4.throttle0.msg_bytes.Persistent_Control::3         7408                      
system.ruby.network.routers4.throttle1.link_utilization     1.956759                      
system.ruby.network.routers4.throttle1.msg_count.Response_Data::4        10534                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Data::4       758448                      
system.ruby.network.routers5.throttle0.link_utilization     1.603203                      
system.ruby.network.routers5.throttle0.msg_count.Request_Control::1        11958                      
system.ruby.network.routers5.throttle0.msg_count.Response_Control::4           55                      
system.ruby.network.routers5.throttle0.msg_count.Writeback_Data::4         7193                      
system.ruby.network.routers5.throttle0.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers5.throttle0.msg_bytes.Request_Control::1        95664                      
system.ruby.network.routers5.throttle0.msg_bytes.Response_Control::4          440                      
system.ruby.network.routers5.throttle0.msg_bytes.Writeback_Data::4       517896                      
system.ruby.network.routers5.throttle0.msg_bytes.Persistent_Control::3         7408                      
system.ruby.network.routers5.throttle1.link_utilization     0.475970                      
system.ruby.network.routers5.throttle1.msg_count.Request_Control::2        10713                      
system.ruby.network.routers5.throttle1.msg_count.ResponseL2hit_Data::4         1372                      
system.ruby.network.routers5.throttle1.msg_bytes.Request_Control::2        85704                      
system.ruby.network.routers5.throttle1.msg_bytes.ResponseL2hit_Data::4        98784                      
system.ruby.network.routers6.throttle0.link_utilization     0.911466                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::4         3512                      
system.ruby.network.routers6.throttle0.msg_count.ResponseL2hit_Data::4          430                      
system.ruby.network.routers6.throttle0.msg_count.ResponseLocal_Data::4            1                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::4            1                      
system.ruby.network.routers6.throttle0.msg_count.Broadcast_Control::1         8015                      
system.ruby.network.routers6.throttle0.msg_count.Persistent_Control::3          658                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::4       252864                      
system.ruby.network.routers6.throttle0.msg_bytes.ResponseL2hit_Data::4        30960                      
system.ruby.network.routers6.throttle0.msg_bytes.ResponseLocal_Data::4           72                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::4            8                      
system.ruby.network.routers6.throttle0.msg_bytes.Broadcast_Control::1        64120                      
system.ruby.network.routers6.throttle0.msg_bytes.Persistent_Control::3         5264                      
system.ruby.network.routers6.throttle1.link_utilization     0.918029                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::4         3499                      
system.ruby.network.routers6.throttle1.msg_count.ResponseL2hit_Data::4          480                      
system.ruby.network.routers6.throttle1.msg_count.ResponseLocal_Data::4            5                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::4            1                      
system.ruby.network.routers6.throttle1.msg_count.Broadcast_Control::1         7974                      
system.ruby.network.routers6.throttle1.msg_count.Persistent_Control::3          648                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::4       251928                      
system.ruby.network.routers6.throttle1.msg_bytes.ResponseL2hit_Data::4        34560                      
system.ruby.network.routers6.throttle1.msg_bytes.ResponseLocal_Data::4          360                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::4            8                      
system.ruby.network.routers6.throttle1.msg_bytes.Broadcast_Control::1        63792                      
system.ruby.network.routers6.throttle1.msg_bytes.Persistent_Control::3         5184                      
system.ruby.network.routers6.throttle2.link_utilization     0.916585                      
system.ruby.network.routers6.throttle2.msg_count.Response_Data::4         3525                      
system.ruby.network.routers6.throttle2.msg_count.ResponseL2hit_Data::4          459                      
system.ruby.network.routers6.throttle2.msg_count.ResponseLocal_Data::4            2                      
system.ruby.network.routers6.throttle2.msg_count.Response_Control::4            1                      
system.ruby.network.routers6.throttle2.msg_count.Broadcast_Control::1         7972                      
system.ruby.network.routers6.throttle2.msg_count.Persistent_Control::3          562                      
system.ruby.network.routers6.throttle2.msg_bytes.Response_Data::4       253800                      
system.ruby.network.routers6.throttle2.msg_bytes.ResponseL2hit_Data::4        33048                      
system.ruby.network.routers6.throttle2.msg_bytes.ResponseLocal_Data::4          144                      
system.ruby.network.routers6.throttle2.msg_bytes.Response_Control::4            8                      
system.ruby.network.routers6.throttle2.msg_bytes.Broadcast_Control::1        63776                      
system.ruby.network.routers6.throttle2.msg_bytes.Persistent_Control::3         4496                      
system.ruby.network.routers6.throttle3.link_utilization     0.273021                      
system.ruby.network.routers6.throttle3.msg_count.Response_Data::4           14                      
system.ruby.network.routers6.throttle3.msg_count.ResponseL2hit_Data::4            3                      
system.ruby.network.routers6.throttle3.msg_count.ResponseLocal_Data::4           28                      
system.ruby.network.routers6.throttle3.msg_count.Broadcast_Control::1        11913                      
system.ruby.network.routers6.throttle3.msg_count.Persistent_Control::3          910                      
system.ruby.network.routers6.throttle3.msg_bytes.Response_Data::4         1008                      
system.ruby.network.routers6.throttle3.msg_bytes.ResponseL2hit_Data::4          216                      
system.ruby.network.routers6.throttle3.msg_bytes.ResponseLocal_Data::4         2016                      
system.ruby.network.routers6.throttle3.msg_bytes.Broadcast_Control::1        95304                      
system.ruby.network.routers6.throttle3.msg_bytes.Persistent_Control::3         7280                      
system.ruby.network.routers6.throttle4.link_utilization     0.240224                      
system.ruby.network.routers6.throttle4.msg_count.Request_Control::2        10713                      
system.ruby.network.routers6.throttle4.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers6.throttle4.msg_bytes.Request_Control::2        85704                      
system.ruby.network.routers6.throttle4.msg_bytes.Persistent_Control::3         7408                      
system.ruby.network.routers6.throttle5.link_utilization     1.603203                      
system.ruby.network.routers6.throttle5.msg_count.Request_Control::1        11958                      
system.ruby.network.routers6.throttle5.msg_count.Response_Control::4           55                      
system.ruby.network.routers6.throttle5.msg_count.Writeback_Data::4         7193                      
system.ruby.network.routers6.throttle5.msg_count.Persistent_Control::3          926                      
system.ruby.network.routers6.throttle5.msg_bytes.Request_Control::1        95664                      
system.ruby.network.routers6.throttle5.msg_bytes.Response_Control::4          440                      
system.ruby.network.routers6.throttle5.msg_bytes.Writeback_Data::4       517896                      
system.ruby.network.routers6.throttle5.msg_bytes.Persistent_Control::3         7408                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples       563324                      
system.ruby.LD.latency_hist_seqr::mean       2.676738                      
system.ruby.LD.latency_hist_seqr::gmean      1.059219                      
system.ruby.LD.latency_hist_seqr::stdev     17.723985                      
system.ruby.LD.latency_hist_seqr         |      559943     99.40%     99.40% |        3166      0.56%     99.96% |         104      0.02%     99.98% |          11      0.00%     99.98% |          54      0.01%     99.99% |          33      0.01%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total        563324                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.LD.hit_latency_hist_seqr::samples       557437                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.041874                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.005363                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.100353                      
system.ruby.LD.hit_latency_hist_seqr     |      556603     99.85%     99.85% |           0      0.00%     99.85% |           6      0.00%     99.85% |         634      0.11%     99.97% |         128      0.02%     99.99% |          45      0.01%    100.00% |          13      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total       557437                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         5887                      
system.ruby.LD.miss_latency_hist_seqr::mean   157.481230                      
system.ruby.LD.miss_latency_hist_seqr::gmean   148.215513                      
system.ruby.LD.miss_latency_hist_seqr::stdev    75.687635                      
system.ruby.LD.miss_latency_hist_seqr    |        2506     42.57%     42.57% |        3166     53.78%     96.35% |         104      1.77%     98.11% |          11      0.19%     98.30% |          54      0.92%     99.22% |          33      0.56%     99.78% |          13      0.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         5887                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        60292                      
system.ruby.ST.latency_hist_seqr::mean       4.731158                      
system.ruby.ST.latency_hist_seqr::gmean      1.141216                      
system.ruby.ST.latency_hist_seqr::stdev     25.356642                      
system.ruby.ST.latency_hist_seqr         |       59432     98.57%     98.57% |         836      1.39%     99.96% |          13      0.02%     99.98% |           0      0.00%     99.98% |           2      0.00%     99.99% |           6      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         60292                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.ST.hit_latency_hist_seqr::samples        58870                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.094632                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.014917                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.492590                      
system.ruby.ST.hit_latency_hist_seqr     |       58642     99.61%     99.61% |           0      0.00%     99.61% |          87      0.15%     99.76% |         122      0.21%     99.97% |          16      0.03%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        58870                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         1422                      
system.ruby.ST.miss_latency_hist_seqr::mean   155.281294                      
system.ruby.ST.miss_latency_hist_seqr::gmean   146.601047                      
system.ruby.ST.miss_latency_hist_seqr::stdev    62.915745                      
system.ruby.ST.miss_latency_hist_seqr    |         562     39.52%     39.52% |         836     58.79%     98.31% |          13      0.91%     99.23% |           0      0.00%     99.23% |           2      0.14%     99.37% |           6      0.42%     99.79% |           3      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1422                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       328270                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.581625                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.053659                      
system.ruby.IFETCH.latency_hist_seqr::stdev    17.773483                      
system.ruby.IFETCH.latency_hist_seqr     |      326443     99.44%     99.44% |        1739      0.53%     99.97% |          40      0.01%     99.99% |           0      0.00%     99.99% |          13      0.00%     99.99% |          22      0.01%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       328270                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       325020                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.020845                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.002732                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.732002                      
system.ruby.IFETCH.hit_latency_hist_seqr |      324746     99.92%     99.92% |         256      0.08%     99.99% |          16      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       325020                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         3250                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   158.669231                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   149.398192                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    85.141649                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1423     43.78%     43.78% |        1739     53.51%     97.29% |          40      1.23%     98.52% |           0      0.00%     98.52% |          13      0.40%     98.92% |          22      0.68%     99.60% |           5      0.15%     99.75% |           1      0.03%     99.78% |           0      0.00%     99.78% |           7      0.22%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         3250                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.latency_hist_seqr::samples         1474                      
system.ruby.RMW_Read.latency_hist_seqr::mean     4.552239                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.187791                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    22.164332                      
system.ruby.RMW_Read.latency_hist_seqr   |        1439     97.63%     97.63% |           8      0.54%     98.17% |           0      0.00%     98.17% |           6      0.41%     98.58% |           5      0.34%     98.91% |          14      0.95%     99.86% |           1      0.07%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         1474                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         1447                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.642709                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.084311                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     4.205335                      
system.ruby.RMW_Read.hit_latency_hist_seqr |        1411     97.51%     97.51% |           0      0.00%     97.51% |          13      0.90%     98.41% |          15      1.04%     99.45% |           4      0.28%     99.72% |           3      0.21%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         1447                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           27                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   160.481481                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   157.130670                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    33.583845                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     22.22%     22.22% |           5     18.52%     40.74% |          14     51.85%     92.59% |           1      3.70%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           27                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples       941402                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.000535                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.000371                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     0.023132                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |      940898     99.95%     99.95% |         504      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total       941402                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           64                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          639                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples           52                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean   123.076923                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    43.139253                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev   181.697858                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |          36     69.23%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           8     15.38%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           8     15.38%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total           52                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples         1372                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    27.322157                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    26.728108                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     6.444942                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |        1133     82.58%     82.58% |         215     15.67%     98.25% |          22      1.60%     99.85% |           1      0.07%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total         1372                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples        10534                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   157.728308                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   149.288902                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    76.219769                      
system.ruby.Directory.miss_mach_latency_hist_seqr |        4461     42.35%     42.35% |        5754     54.62%     96.97% |         157      1.49%     98.46% |          11      0.10%     98.57% |          61      0.58%     99.15% |          61      0.58%     99.72% |          21      0.20%     99.92% |           1      0.01%     99.93% |           0      0.00%     99.93% |           7      0.07%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total        10534                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            3                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            3                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples            3                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total            3                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            3                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total            3                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            3                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean          156                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   155.517741                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev           15                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total            3                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples       556603                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.000526                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.000365                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.022938                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      556310     99.95%     99.95% |         293      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total       556603                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           64                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          639                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples           30                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean   168.700000                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    54.177033                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev   219.783145                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |          19     63.33%     63.33% |           0      0.00%     63.33% |           0      0.00%     63.33% |           3     10.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           8     26.67%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total           30                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples          834                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    28.636691                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    27.988711                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     6.808733                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           6      0.72%      0.72% |         634     76.02%     76.74% |         128     15.35%     92.09% |          45      5.40%     97.48% |          13      1.56%     99.04% |           7      0.84%     99.88% |           1      0.12%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total          834                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples         5857                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   157.423766                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   148.981523                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    74.283941                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |        2487     42.46%     42.46% |        3163     54.00%     96.47% |         104      1.78%     98.24% |          11      0.19%     98.43% |          46      0.79%     99.21% |          33      0.56%     99.78% |          13      0.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total         5857                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples        58642                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.003598                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.002497                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.059877                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |       58431     99.64%     99.64% |         211      0.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total        58642                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples           22                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    60.863636                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    31.619201                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev    80.264619                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |          17     77.27%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           5     22.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total           22                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples          228                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    24.508772                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    24.088499                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     4.903915                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          87     38.16%     38.16% |         122     53.51%     91.67% |          16      7.02%     98.68% |           3      1.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total          228                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples         1400                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   156.765000                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   150.177791                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    61.494246                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |         545     38.93%     38.93% |         831     59.36%     98.29% |          13      0.93%     99.21% |           0      0.00%     99.21% |           2      0.14%     99.36% |           6      0.43%     99.79% |           3      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total         1400                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples       324746                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      324746    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total       324746                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples          274                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    25.726277                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    25.436715                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     4.981457                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |         256     93.43%     93.43% |          16      5.84%     99.27% |           1      0.36%     99.64% |           0      0.00%     99.64% |           1      0.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total          274                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         3250                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   158.669231                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   149.398192                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    85.141649                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1423     43.78%     43.78% |        1739     53.51%     97.29% |          40      1.23%     98.52% |           0      0.00%     98.52% |          13      0.40%     98.92% |          22      0.68%     99.60% |           5      0.15%     99.75% |           1      0.03%     99.78% |           0      0.00%     99.78% |           7      0.22%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         3250                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples         1411                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |        1411    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total         1411                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    26.833333                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    25.881681                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     7.828519                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          13     36.11%     36.11% |          15     41.67%     77.78% |           4     11.11%     88.89% |           3      8.33%     97.22% |           1      2.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total           36                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   160.481481                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   157.130670                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.583845                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     22.22%     22.22% |           5     18.52%     40.74% |          14     51.85%     92.59% |           1      3.70%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                      
system.ruby.Directory_Controller.GETX            1576      0.00%      0.00%
system.ruby.Directory_Controller.GETS            9137      0.00%      0.00%
system.ruby.Directory_Controller.Lockdown          463      0.00%      0.00%
system.ruby.Directory_Controller.Unlockdown          463      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        10534      0.00%      0.00%
system.ruby.Directory_Controller.O.GETX          1427      0.00%      0.00%
system.ruby.Directory_Controller.O.GETS          9107      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETX          148      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETS           25      0.00%      0.00%
system.ruby.Directory_Controller.NO.Lockdown          141      0.00%      0.00%
system.ruby.Directory_Controller.L.GETX             1      0.00%      0.00%
system.ruby.Directory_Controller.L.GETS             5      0.00%      0.00%
system.ruby.Directory_Controller.L.Unlockdown          463      0.00%      0.00%
system.ruby.Directory_Controller.L_NO_W.Memory_Data          322      0.00%      0.00%
system.ruby.Directory_Controller.NO_W.Lockdown          322      0.00%      0.00%
system.ruby.Directory_Controller.NO_W.Memory_Data        10212      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |      187018     33.20%     33.20% |      224997     39.94%     73.14% |      150883     26.78%     99.92% |         426      0.08%    100.00%
system.ruby.L1Cache_Controller.Load::total       563324                      
system.ruby.L1Cache_Controller.Ifetch    |      110163     33.56%     33.56% |      168699     51.39%     84.95% |       49408     15.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       328270                      
system.ruby.L1Cache_Controller.Store     |       20301     32.87%     32.87% |       28806     46.64%     79.50% |       12233     19.81%     99.31% |         426      0.69%    100.00%
system.ruby.L1Cache_Controller.Store::total        61766                      
system.ruby.L1Cache_Controller.L1_Replacement |        2377     33.04%     33.04% |        2405     33.43%     66.47% |        2412     33.53%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         7194                      
system.ruby.L1Cache_Controller.Data_Shared |         354     31.95%     31.95% |         377     34.03%     65.97% |         374     33.75%     99.73% |           3      0.27%    100.00%
system.ruby.L1Cache_Controller.Data_Shared::total         1108                      
system.ruby.L1Cache_Controller.Data_All_Tokens |        3589     33.08%     33.08% |        3607     33.24%     66.32% |        3612     33.29%     99.61% |          42      0.39%    100.00%
system.ruby.L1Cache_Controller.Data_All_Tokens::total        10850                      
system.ruby.L1Cache_Controller.Ack       |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            3                      
system.ruby.L1Cache_Controller.Transient_Local_GETX |        1165     22.67%     22.67% |        1134     22.07%     44.74% |        1136     22.11%     66.84% |        1704     33.16%    100.00%
system.ruby.L1Cache_Controller.Transient_Local_GETX::total         5139                      
system.ruby.L1Cache_Controller.Transient_Local_GETS |        6849     22.29%     22.29% |        6839     22.25%     44.54% |        6835     22.24%     66.78% |       10209     33.22%    100.00%
system.ruby.L1Cache_Controller.Transient_Local_GETS::total        30732                      
system.ruby.L1Cache_Controller.Transient_Local_GETS_Last_Token |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Transient_Local_GETS_Last_Token::total            3                      
system.ruby.L1Cache_Controller.Persistent_GETX |          58     27.23%     27.23% |          44     20.66%     47.89% |          40     18.78%     66.67% |          71     33.33%    100.00%
system.ruby.L1Cache_Controller.Persistent_GETX::total          213                      
system.ruby.L1Cache_Controller.Persistent_GETS |         271     23.04%     23.04% |         280     23.81%     46.85% |         241     20.49%     67.35% |         384     32.65%    100.00%
system.ruby.L1Cache_Controller.Persistent_GETS::total         1176                      
system.ruby.L1Cache_Controller.Own_Lock_or_Unlock |         597     25.79%     25.79% |         602     26.00%     51.79% |         645     27.86%     79.65% |         471     20.35%    100.00%
system.ruby.L1Cache_Controller.Own_Lock_or_Unlock::total         2315                      
system.ruby.L1Cache_Controller.Request_Timeout |        1663     38.81%     38.81% |        1362     31.79%     70.60% |        1252     29.22%     99.81% |           8      0.19%    100.00%
system.ruby.L1Cache_Controller.Request_Timeout::total         4285                      
system.ruby.L1Cache_Controller.Use_TimeoutNoStarvers |        3589     33.08%     33.08% |        3606     33.24%     66.32% |        3612     33.29%     99.61% |          42      0.39%    100.00%
system.ruby.L1Cache_Controller.Use_TimeoutNoStarvers::total        10849                      
system.ruby.L1Cache_Controller.NP.Load   |        2215     33.01%     33.01% |        2235     33.31%     66.32% |        2232     33.26%     99.58% |          28      0.42%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         6710                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1179     33.46%     33.46% |        1169     33.17%     66.63% |        1176     33.37%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3524                      
system.ruby.L1Cache_Controller.NP.Store  |         510     32.48%     32.48% |         527     33.57%     66.05% |         533     33.95%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1570                      
system.ruby.L1Cache_Controller.NP.Transient_Local_GETX |        1163     22.76%     22.76% |        1126     22.04%     44.79% |        1133     22.17%     66.97% |        1688     33.03%    100.00%
system.ruby.L1Cache_Controller.NP.Transient_Local_GETX::total         5110                      
system.ruby.L1Cache_Controller.NP.Transient_Local_GETS |        6843     22.30%     22.30% |        6833     22.26%     44.56% |        6810     22.19%     66.75% |       10206     33.25%    100.00%
system.ruby.L1Cache_Controller.NP.Transient_Local_GETS::total        30692                      
system.ruby.L1Cache_Controller.NP.Own_Lock_or_Unlock |         327     23.83%     23.83% |         324     23.62%     47.45% |         275     20.04%     67.49% |         446     32.51%    100.00%
system.ruby.L1Cache_Controller.NP.Own_Lock_or_Unlock::total         1372                      
system.ruby.L1Cache_Controller.I.Load    |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           3     50.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            6                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           1      7.14%      7.14% |           4     28.57%     35.71% |           9     64.29%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           14                      
system.ruby.L1Cache_Controller.S.Load    |       34725     33.17%     33.17% |       64100     61.23%     94.40% |        5844      5.58%     99.98% |          21      0.02%    100.00%
system.ruby.L1Cache_Controller.S.Load::total       104690                      
system.ruby.L1Cache_Controller.S.Ifetch  |       45599     39.14%     39.14% |       69860     59.97%     99.11% |        1031      0.89%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       116490                      
system.ruby.L1Cache_Controller.S.Store   |          36     28.35%     28.35% |          51     40.16%     68.50% |          40     31.50%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          127                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         163     31.71%     31.71% |         181     35.21%     66.93% |         170     33.07%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          514                      
system.ruby.L1Cache_Controller.S.Transient_Local_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.S.Transient_Local_GETX::total            3                      
system.ruby.L1Cache_Controller.S.Transient_Local_GETS_Last_Token |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Transient_Local_GETS_Last_Token::total            3                      
system.ruby.L1Cache_Controller.M.Load    |       16094     31.75%     31.75% |       16751     33.05%     64.80% |       17509     34.54%     99.34% |         336      0.66%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        50690                      
system.ruby.L1Cache_Controller.M.Ifetch  |       62947     30.41%     30.41% |       97232     46.98%     77.39% |       46787     22.61%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total       206966                      
system.ruby.L1Cache_Controller.M.Store   |          45     29.80%     29.80% |          42     27.81%     57.62% |          44     29.14%     86.75% |          20     13.25%    100.00%
system.ruby.L1Cache_Controller.M.Store::total          151                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        1698     33.29%     33.29% |        1683     33.00%     66.29% |        1719     33.71%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         5100                      
system.ruby.L1Cache_Controller.M.Transient_Local_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Transient_Local_GETX::total            8                      
system.ruby.L1Cache_Controller.M.Persistent_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.L1Cache_Controller.M.Persistent_GETX::total            5                      
system.ruby.L1Cache_Controller.M.Own_Lock_or_Unlock |         121     30.95%     30.95% |         112     28.64%     59.59% |         151     38.62%     98.21% |           7      1.79%    100.00%
system.ruby.L1Cache_Controller.M.Own_Lock_or_Unlock::total          391                      
system.ruby.L1Cache_Controller.MM.Load   |      122734     33.40%     33.40% |      130600     35.54%     68.95% |      114094     31.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total       367428                      
system.ruby.L1Cache_Controller.MM.Store  |       17664     32.98%     32.98% |       26082     48.70%     81.68% |        9421     17.59%     99.28% |         388      0.72%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total        53555                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |         515     32.62%     32.62% |         541     34.26%     66.88% |         523     33.12%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total         1579                      
system.ruby.L1Cache_Controller.MM.Transient_Local_GETX |           2     22.22%     22.22% |           6     66.67%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Transient_Local_GETX::total            9                      
system.ruby.L1Cache_Controller.MM.Transient_Local_GETS |           0      0.00%      0.00% |           1      5.26%      5.26% |          18     94.74%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Transient_Local_GETS::total           19                      
system.ruby.L1Cache_Controller.MM.Persistent_GETS |           2     18.18%     18.18% |           0      0.00%     18.18% |           6     54.55%     72.73% |           3     27.27%    100.00%
system.ruby.L1Cache_Controller.MM.Persistent_GETS::total           11                      
system.ruby.L1Cache_Controller.MM.Own_Lock_or_Unlock |          13     18.31%     18.31% |          27     38.03%     56.34% |          31     43.66%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Own_Lock_or_Unlock::total           71                      
system.ruby.L1Cache_Controller.M_W.Load  |       11220     33.30%     33.30% |       11281     33.48%     66.77% |       11163     33.13%     99.90% |          33      0.10%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total        33697                      
system.ruby.L1Cache_Controller.M_W.Ifetch |         438     33.95%     33.95% |         438     33.95%     67.91% |         414     32.09%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total         1290                      
system.ruby.L1Cache_Controller.M_W.Store |          11     32.35%     32.35% |          11     32.35%     64.71% |          12     35.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total           34                      
system.ruby.L1Cache_Controller.M_W.Transient_Local_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Transient_Local_GETX::total            5                      
system.ruby.L1Cache_Controller.M_W.Own_Lock_or_Unlock |          14     36.84%     36.84% |          11     28.95%     65.79% |          13     34.21%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Own_Lock_or_Unlock::total           38                      
system.ruby.L1Cache_Controller.M_W.Use_TimeoutNoStarvers |        3030     33.29%     33.29% |        3016     33.14%     66.42% |        3023     33.21%     99.64% |          33      0.36%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_TimeoutNoStarvers::total         9102                      
system.ruby.L1Cache_Controller.MM_W.Load |          29     29.59%     29.59% |          29     29.59%     59.18% |          40     40.82%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total           98                      
system.ruby.L1Cache_Controller.MM_W.Store |        2033     32.20%     32.20% |        2092     33.14%     65.34% |        2179     34.52%     99.86% |           9      0.14%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total         6313                      
system.ruby.L1Cache_Controller.MM_W.Transient_Local_GETS |           2     20.00%     20.00% |           0      0.00%     20.00% |           5     50.00%     70.00% |           3     30.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Transient_Local_GETS::total           10                      
system.ruby.L1Cache_Controller.MM_W.Own_Lock_or_Unlock |           1      9.09%      9.09% |           4     36.36%     45.45% |           6     54.55%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Own_Lock_or_Unlock::total           11                      
system.ruby.L1Cache_Controller.MM_W.Use_TimeoutNoStarvers |         559     32.00%     32.00% |         590     33.77%     65.77% |         589     33.71%     99.48% |           9      0.52%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_TimeoutNoStarvers::total         1747                      
system.ruby.L1Cache_Controller.IM.Data_All_Tokens |         512     32.28%     32.28% |         528     33.29%     65.57% |         537     33.86%     99.43% |           9      0.57%    100.00%
system.ruby.L1Cache_Controller.IM.Data_All_Tokens::total         1586                      
system.ruby.L1Cache_Controller.IM.Transient_Local_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Transient_Local_GETS::total            1                      
system.ruby.L1Cache_Controller.IM.Own_Lock_or_Unlock |          12     20.00%     20.00% |          23     38.33%     58.33% |          25     41.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Own_Lock_or_Unlock::total           60                      
system.ruby.L1Cache_Controller.IM.Request_Timeout |         216     54.27%     54.27% |          47     11.81%     66.08% |         135     33.92%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Request_Timeout::total          398                      
system.ruby.L1Cache_Controller.SM.Data_All_Tokens |          36     28.35%     28.35% |          51     40.16%     68.50% |          40     31.50%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Data_All_Tokens::total          127                      
system.ruby.L1Cache_Controller.SM.Ack    |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            3                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.IS.Data_Shared |         354     31.95%     31.95% |         377     34.03%     65.97% |         374     33.75%     99.73% |           3      0.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Shared::total         1108                      
system.ruby.L1Cache_Controller.IS.Data_All_Tokens |        3041     33.28%     33.28% |        3028     33.14%     66.42% |        3035     33.22%     99.64% |          33      0.36%    100.00%
system.ruby.L1Cache_Controller.IS.Data_All_Tokens::total         9137                      
system.ruby.L1Cache_Controller.IS.Own_Lock_or_Unlock |         107     30.14%     30.14% |         101     28.45%     58.59% |         138     38.87%     97.46% |           9      2.54%    100.00%
system.ruby.L1Cache_Controller.IS.Own_Lock_or_Unlock::total          355                      
system.ruby.L1Cache_Controller.IS.Request_Timeout |        1447     37.23%     37.23% |        1315     33.83%     71.06% |        1117     28.74%     99.79% |           8      0.21%    100.00%
system.ruby.L1Cache_Controller.IS.Request_Timeout::total         3887                      
system.ruby.L1Cache_Controller.I_L.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.L1Cache_Controller.I_L.Load::total            5                      
system.ruby.L1Cache_Controller.I_L.Store |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_L.Store::total            2                      
system.ruby.L1Cache_Controller.I_L.Transient_Local_GETX |           0      0.00%      0.00% |           2     50.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_L.Transient_Local_GETX::total            4                      
system.ruby.L1Cache_Controller.I_L.Transient_Local_GETS |           4     40.00%     40.00% |           5     50.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_L.Transient_Local_GETS::total           10                      
system.ruby.L1Cache_Controller.I_L.Persistent_GETX |          58     27.88%     27.88% |          44     21.15%     49.04% |          40     19.23%     68.27% |          66     31.73%    100.00%
system.ruby.L1Cache_Controller.I_L.Persistent_GETX::total          208                      
system.ruby.L1Cache_Controller.I_L.Persistent_GETS |         269     23.09%     23.09% |         280     24.03%     47.12% |         235     20.17%     67.30% |         381     32.70%    100.00%
system.ruby.L1Cache_Controller.I_L.Persistent_GETS::total         1165                      
system.ruby.L1Cache_Controller.I_L.Own_Lock_or_Unlock |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     60.00%     60.00% |           4     40.00%    100.00%
system.ruby.L1Cache_Controller.I_L.Own_Lock_or_Unlock::total           10                      
system.ruby.L1Cache_Controller.IM_L.Own_Lock_or_Unlock |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM_L.Own_Lock_or_Unlock::total            2                      
system.ruby.L1Cache_Controller.IS_L.Own_Lock_or_Unlock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.L1Cache_Controller.IS_L.Own_Lock_or_Unlock::total            5                      
system.ruby.L2Cache_Controller.L1_GETS          10245      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           1713      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_INV              55      0.00%      0.00%
system.ruby.L2Cache_Controller.Writeback_All_Tokens         7193      0.00%      0.00%
system.ruby.L2Cache_Controller.Persistent_GETX           71      0.00%      0.00%
system.ruby.L2Cache_Controller.Persistent_GETS          392      0.00%      0.00%
system.ruby.L2Cache_Controller.Own_Lock_or_Unlock          463      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         9129      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         1445      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_INV           33      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.Writeback_All_Tokens         6552      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.Own_Lock_or_Unlock          460      0.00%      0.00%
system.ruby.L2Cache_Controller.I.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.I.L1_GETX            3      0.00%      0.00%
system.ruby.L2Cache_Controller.I.L1_INV             6      0.00%      0.00%
system.ruby.L2Cache_Controller.I.Writeback_All_Tokens          127      0.00%      0.00%
system.ruby.L2Cache_Controller.I.Persistent_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.O.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.O.L1_GETX          127      0.00%      0.00%
system.ruby.L2Cache_Controller.O.Writeback_All_Tokens          514      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         1105      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          137      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.L1_GETS            5      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.L1_INV           16      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Persistent_GETX           71      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Persistent_GETS          389      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Own_Lock_or_Unlock            3      0.00%      0.00%

---------- End Simulation Statistics   ----------
