Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Apr 26 18:31:55 2023
| Host         : TP-E485 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  87          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (149)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: p/x0/inst/DRDY (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (149)
--------------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  162          inf        0.000                      0                  162           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a/cycle_ct_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spkl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.624ns  (logic 5.038ns (52.354%)  route 4.585ns (47.646%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE                         0.000     0.000 r  a/cycle_ct_reg[9]/C
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  a/cycle_ct_reg[9]/Q
                         net (fo=3, routed)           1.048     1.566    a/cycle_ct[9]
    SLICE_X29Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  a/driver_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.690    a/driver_carry__0_i_8_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.222 r  a/driver_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.222    a/driver_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.379 r  a/driver_carry__1/CO[1]
                         net (fo=2, routed)           3.538     5.916    spkr_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.707     9.624 r  spkl_OBUF_inst/O
                         net (fo=0)                   0.000     9.624    spkl
    N13                                                               r  spkl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/cycle_ct_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spkr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.482ns  (logic 5.038ns (53.131%)  route 4.444ns (46.869%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE                         0.000     0.000 r  a/cycle_ct_reg[9]/C
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  a/cycle_ct_reg[9]/Q
                         net (fo=3, routed)           1.048     1.566    a/cycle_ct[9]
    SLICE_X29Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  a/driver_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.690    a/driver_carry__0_i_8_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.222 r  a/driver_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.222    a/driver_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.379 r  a/driver_carry__1/CO[1]
                         net (fo=2, routed)           3.397     5.775    spkr_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.707     9.482 r  spkr_OBUF_inst/O
                         net (fo=0)                   0.000     9.482    spkr
    N14                                                               r  spkr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h0/hex_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 0.870ns (13.520%)  route 5.565ns (86.480%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  h0/sel_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  h0/sel_reg[0]/Q
                         net (fo=10, routed)          2.322     2.741    p/hex_reg[1][0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I3_O)        0.297     3.038 f  p/hex[6]_i_6/O
                         net (fo=9, routed)           2.456     5.494    p/h0/bin_r[0]
    SLICE_X65Y88         LUT4 (Prop_lut4_I0_O)        0.154     5.648 r  p/hex[1]_i_1/O
                         net (fo=1, routed)           0.787     6.435    h0/SR[0]
    SLICE_X65Y89         FDRE                                         r  h0/hex_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p/r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/cycle_ct_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 3.676ns (57.638%)  route 2.702ns (42.362%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE                         0.000     0.000 r  p/r_reg[3]/C
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  p/r_reg[3]/Q
                         net (fo=3, routed)           0.849     1.305    p/Q[3]
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     1.429 r  p/cycle_ct2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.429    a/S[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.979 r  a/cycle_ct2_carry/CO[3]
                         net (fo=1, routed)           0.009     1.988    a/cycle_ct2_carry_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.227 r  a/cycle_ct2_carry__0/O[2]
                         net (fo=3, routed)           1.028     3.255    a/cycle_ct2[8]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.302     3.557 r  a/cycle_ct1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.557    a/cycle_ct1_carry__1_i_4_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  a/cycle_ct1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.089    a/cycle_ct1_carry__1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.423 f  a/cycle_ct1_carry__2/O[1]
                         net (fo=2, routed)           0.816     5.239    a/cycle_ct1__0[14]
    SLICE_X30Y76         LUT1 (Prop_lut1_I0_O)        0.303     5.542 r  a/cycle_ct0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.542    a/cycle_ct0_carry__2_i_3_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.055 r  a/cycle_ct0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.055    a/cycle_ct0_carry__2_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.378 r  a/cycle_ct0_carry__3/O[1]
                         net (fo=1, routed)           0.000     6.378    a/cycle_ct0[19]
    SLICE_X30Y77         FDRE                                         r  a/cycle_ct_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h0/hex_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 0.866ns (13.714%)  route 5.449ns (86.286%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  h0/sel_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  h0/sel_reg[0]/Q
                         net (fo=10, routed)          2.322     2.741    p/hex_reg[1][0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I3_O)        0.297     3.038 f  p/hex[6]_i_6/O
                         net (fo=9, routed)           2.458     5.496    p/h0/bin_r[0]
    SLICE_X65Y88         LUT4 (Prop_lut4_I1_O)        0.150     5.646 r  p/hex[5]_i_1/O
                         net (fo=4, routed)           0.669     6.315    h0/SR[2]
    SLICE_X65Y88         FDRE                                         r  h0/hex_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h0/hex_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 0.866ns (13.714%)  route 5.449ns (86.286%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  h0/sel_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  h0/sel_reg[0]/Q
                         net (fo=10, routed)          2.322     2.741    p/hex_reg[1][0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I3_O)        0.297     3.038 f  p/hex[6]_i_6/O
                         net (fo=9, routed)           2.458     5.496    p/h0/bin_r[0]
    SLICE_X65Y88         LUT4 (Prop_lut4_I1_O)        0.150     5.646 r  p/hex[5]_i_1/O
                         net (fo=4, routed)           0.669     6.315    h0/SR[2]
    SLICE_X65Y88         FDRE                                         r  h0/hex_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h0/hex_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 0.866ns (13.714%)  route 5.449ns (86.286%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  h0/sel_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  h0/sel_reg[0]/Q
                         net (fo=10, routed)          2.322     2.741    p/hex_reg[1][0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I3_O)        0.297     3.038 f  p/hex[6]_i_6/O
                         net (fo=9, routed)           2.458     5.496    p/h0/bin_r[0]
    SLICE_X65Y88         LUT4 (Prop_lut4_I1_O)        0.150     5.646 r  p/hex[5]_i_1/O
                         net (fo=4, routed)           0.669     6.315    h0/SR[2]
    SLICE_X65Y88         FDRE                                         r  h0/hex_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h0/hex_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 0.866ns (13.714%)  route 5.449ns (86.286%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  h0/sel_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  h0/sel_reg[0]/Q
                         net (fo=10, routed)          2.322     2.741    p/hex_reg[1][0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I3_O)        0.297     3.038 f  p/hex[6]_i_6/O
                         net (fo=9, routed)           2.458     5.496    p/h0/bin_r[0]
    SLICE_X65Y88         LUT4 (Prop_lut4_I1_O)        0.150     5.646 r  p/hex[5]_i_1/O
                         net (fo=4, routed)           0.669     6.315    h0/SR[2]
    SLICE_X65Y88         FDRE                                         r  h0/hex_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p/r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/cycle_ct_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 3.572ns (56.936%)  route 2.702ns (43.064%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE                         0.000     0.000 r  p/r_reg[3]/C
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  p/r_reg[3]/Q
                         net (fo=3, routed)           0.849     1.305    p/Q[3]
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     1.429 r  p/cycle_ct2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.429    a/S[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.979 r  a/cycle_ct2_carry/CO[3]
                         net (fo=1, routed)           0.009     1.988    a/cycle_ct2_carry_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.227 r  a/cycle_ct2_carry__0/O[2]
                         net (fo=3, routed)           1.028     3.255    a/cycle_ct2[8]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.302     3.557 r  a/cycle_ct1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.557    a/cycle_ct1_carry__1_i_4_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  a/cycle_ct1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.089    a/cycle_ct1_carry__1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.423 f  a/cycle_ct1_carry__2/O[1]
                         net (fo=2, routed)           0.816     5.239    a/cycle_ct1__0[14]
    SLICE_X30Y76         LUT1 (Prop_lut1_I0_O)        0.303     5.542 r  a/cycle_ct0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.542    a/cycle_ct0_carry__2_i_3_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.055 r  a/cycle_ct0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.055    a/cycle_ct0_carry__2_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.274 r  a/cycle_ct0_carry__3/O[0]
                         net (fo=1, routed)           0.000     6.274    a/cycle_ct0[18]
    SLICE_X30Y77         FDRE                                         r  a/cycle_ct_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p/r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/cycle_ct_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 3.423ns (55.583%)  route 2.735ns (44.417%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE                         0.000     0.000 r  p/r_reg[3]/C
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  p/r_reg[3]/Q
                         net (fo=3, routed)           0.849     1.305    p/Q[3]
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.124     1.429 r  p/cycle_ct2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.429    a/S[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.979 r  a/cycle_ct2_carry/CO[3]
                         net (fo=1, routed)           0.009     1.988    a/cycle_ct2_carry_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.227 r  a/cycle_ct2_carry__0/O[2]
                         net (fo=3, routed)           1.028     3.255    a/cycle_ct2[8]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.302     3.557 r  a/cycle_ct1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     3.557    a/cycle_ct1_carry__1_i_4_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  a/cycle_ct1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.089    a/cycle_ct1_carry__1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.311 f  a/cycle_ct1_carry__2/O[0]
                         net (fo=2, routed)           0.849     5.160    a/cycle_ct1__0[13]
    SLICE_X30Y75         LUT1 (Prop_lut1_I0_O)        0.299     5.459 r  a/cycle_ct0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.459    a/cycle_ct0_carry__1_i_1_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.835 r  a/cycle_ct0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.835    a/cycle_ct0_carry__1_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.158 r  a/cycle_ct0_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.158    a/cycle_ct0[15]
    SLICE_X30Y76         FDRE                                         r  a/cycle_ct_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p/den_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p/x0/inst/DEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.833%)  route 0.107ns (43.167%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE                         0.000     0.000 r  p/den_reg/C
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p/den_reg/Q
                         net (fo=2, routed)           0.107     0.248    p/x0/den_in
    XADC_X0Y0            XADC                                         r  p/x0/inst/DEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h0/dig_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.226ns (63.129%)  route 0.132ns (36.871%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  h0/sel_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  h0/sel_reg[0]/Q
                         net (fo=10, routed)          0.132     0.260    h0/Q[0]
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.098     0.358 r  h0/dig_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    h0/dig_s0[0]
    SLICE_X65Y86         FDRE                                         r  h0/dig_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h0/dig_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.226ns (62.953%)  route 0.133ns (37.047%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  h0/sel_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  h0/sel_reg[0]/Q
                         net (fo=10, routed)          0.133     0.261    h0/Q[0]
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.098     0.359 r  h0/dig_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    h0/dig_s0[1]
    SLICE_X65Y86         FDRE                                         r  h0/dig_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h0/sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.229ns (63.436%)  route 0.132ns (36.564%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  h0/sel_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  h0/sel_reg[0]/Q
                         net (fo=10, routed)          0.132     0.260    h0/Q[0]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.101     0.361 r  h0/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    h0/sel[1]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  h0/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h0/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h0/dig_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.230ns (63.362%)  route 0.133ns (36.638%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  h0/sel_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  h0/sel_reg[0]/Q
                         net (fo=10, routed)          0.133     0.261    h0/Q[0]
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.102     0.363 r  h0/dig_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    h0/dig_s0[2]
    SLICE_X65Y86         FDRE                                         r  h0/dig_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_clk_ct_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k_clk_ct_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  k_clk_ct_reg[0]/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  k_clk_ct_reg[0]/Q
                         net (fo=3, routed)           0.178     0.319    k_clk_ct[0]
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  k_clk_ct[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    p_1_in[0]
    SLICE_X65Y84         FDRE                                         r  k_clk_ct_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            k_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE                         0.000     0.000 r  k_clk_reg/C
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k_clk_reg/Q
                         net (fo=14, routed)          0.180     0.321    k_clk_reg_n_0
    SLICE_X65Y87         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  k_clk_i_1/O
                         net (fo=1, routed)           0.000     0.366    k_clk_i_1_n_0
    SLICE_X65Y87         FDRE                                         r  k_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p/den_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p/den_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE                         0.000     0.000 r  p/den_reg/C
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  p/den_reg/Q
                         net (fo=2, routed)           0.185     0.326    p/den
    SLICE_X28Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  p/den_i_1/O
                         net (fo=1, routed)           0.000     0.371    p/p_0_in
    SLICE_X28Y77         FDRE                                         r  p/den_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/clk_ct_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/clk_ct_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE                         0.000     0.000 r  a/clk_ct_reg[10]/C
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/clk_ct_reg[10]/Q
                         net (fo=4, routed)           0.146     0.287    a/clk_ct_reg[10]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.398 r  a/clk_ct_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    a/clk_ct_reg[8]_i_1_n_5
    SLICE_X28Y74         FDRE                                         r  a/clk_ct_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/clk_ct_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/clk_ct_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE                         0.000     0.000 r  a/clk_ct_reg[6]/C
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/clk_ct_reg[6]/Q
                         net (fo=4, routed)           0.146     0.287    a/clk_ct_reg[6]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.398 r  a/clk_ct_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    a/clk_ct_reg[4]_i_1_n_5
    SLICE_X28Y73         FDRE                                         r  a/clk_ct_reg[6]/D
  -------------------------------------------------------------------    -------------------





