// Seed: 1351279894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd65
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic [1 : -1] id_5;
  ;
  wire [id_1 : -1] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_2,
      id_5
  );
endmodule
