
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008725                       # Number of seconds simulated (Second)
simTicks                                   8724700000                       # Number of ticks simulated (Tick)
finalTick                                  8724700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     73.27                       # Real time elapsed on the host (Second)
hostTickRate                                119083041                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                     20031257                       # Number of instructions simulated (Count)
simOps                                       20301402                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   273405                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     277092                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         17449401                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        21077911                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      155                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       21951693                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9879                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               776489                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            677833                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  44                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            17329294                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.266739                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.255055                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  11252787     64.94%     64.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1858768     10.73%     75.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    789262      4.55%     80.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    595099      3.43%     83.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    737498      4.26%     87.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    586926      3.39%     91.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    460315      2.66%     93.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    306520      1.77%     95.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    742119      4.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              17329294                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   57531      9.28%      9.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      4      0.00%      9.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1192      0.19%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     28      0.00%      9.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.00%      9.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      9.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      9.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                232416     37.48%     46.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc             253973     40.95%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  60183      9.70%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14813      2.39%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          441      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      13667007     62.26%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7600      0.03%     62.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2696      0.01%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       756209      3.44%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          949      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       756651      3.45%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       800710      3.65%     72.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc      2318272     10.56%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2632524     11.99%     95.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1008507      4.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       21951693                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.258020                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              620157                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028251                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 51844035                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                17056314                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        16005985                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 10018677                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 4798443                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         4703950                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    17319812                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     5251597                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          21914089                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2619496                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     37600                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 366                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3626189                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        4421085                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1006693                       # Number of stores executed (Count)
system.cpu.numRate                           1.255865                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1307                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          120107                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    20031257                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      20301402                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.871109                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.871109                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.147962                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.147962                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   22711560                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   6250582                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   14016981                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    15504309                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   15519552                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   9925233                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       53                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1491750                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1024696                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        52730                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        24800                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4622967                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4550042                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             22817                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               449690                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                11651                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  439751                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.977898                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17187                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 31                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6004                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1322                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4682                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          583                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          754864                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             111                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             22447                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     17213899                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.179367                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.719628                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        13936070     80.96%     80.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          434735      2.53%     83.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          275087      1.60%     85.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          102795      0.60%     85.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          109017      0.63%     86.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           57493      0.33%     86.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           39322      0.23%     86.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           26291      0.15%     87.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2233089     12.97%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     17213899                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             20031363                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               20301508                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2345849                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1369269                       # Number of loads committed (Count)
system.cpu.commit.amos                             26                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          34                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    4345703                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          4676829                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    12931367                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 10801                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           50      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     13340672     65.71%     65.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7033      0.03%     65.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2554      0.01%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       753487      3.71%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          857      0.00%     69.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     69.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       753563      3.71%     73.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       795264      3.92%     77.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc      2302080     11.34%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1369269      6.74%     95.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       976580      4.81%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     20301508                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2233089                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1560236                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1560236                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1560236                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1560236                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       817651                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          817651                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       817651                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         817651                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  30077842001                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  30077842001                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  30077842001                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  30077842001                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2377887                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2377887                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2377887                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2377887                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.343856                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.343856                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.343856                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.343856                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 36785.672617                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 36785.672617                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 36785.672617                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 36785.672617                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      6585432                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          477                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       594099                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.084738                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    39.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       742360                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            742360                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        51163                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         51163                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        51163                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        51163                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       766488                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       766488                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       766488                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       766488                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  25882762705                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  25882762705                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  25882762705                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  25882762705                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.322340                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.322340                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.322340                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.322340                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 33767.994678                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 33767.994678                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 33767.994678                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 33767.994678                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 765464                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       589268                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          589268                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       812051                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        812051                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  29738955000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  29738955000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1401319                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1401319                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.579490                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.579490                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 36622.028666                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 36622.028666                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47794                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47794                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       764257                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       764257                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  25749818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  25749818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.545384                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.545384                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 33692.616489                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 33692.616489                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           23                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              23                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       126000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       126000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           26                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           26                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.115385                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.115385                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        42000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        42000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       123000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       123000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.115385                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.115385                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        41000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        41000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       970968                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         970968                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5469                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5469                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    334712093                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    334712093                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       976437                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       976437                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.005601                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005601                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61201.699214                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61201.699214                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3369                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3369                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2100                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2100                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    128900797                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    128900797                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002151                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002151                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61381.331905                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61381.331905                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1019.704121                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2152861                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             765464                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.812492                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1019.704121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          129                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          151                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          744                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           10278140                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          10278140                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   798822                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13596754                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2544869                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                365481                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  23368                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               416393                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   745                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               21379317                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2507                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1656260                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       21329890                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4622967                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             458260                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      15646020                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   48188                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  384                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2503                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1607376                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5857                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           17329294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.252571                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.805829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 14194348     81.91%     81.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    77952      0.45%     82.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   178447      1.03%     83.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   112752      0.65%     84.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   133074      0.77%     84.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   157185      0.91%     85.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    79195      0.46%     86.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    31046      0.18%     86.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2365295     13.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             17329294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.264936                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.222385                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1605016                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1605016                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1605016                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1605016                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2360                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2360                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2360                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2360                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    153298999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    153298999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    153298999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    153298999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1607376                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1607376                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1607376                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1607376                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001468                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001468                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001468                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001468                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64957.202966                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64957.202966                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64957.202966                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64957.202966                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          445                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      44.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1588                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1588                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          516                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           516                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          516                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          516                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1844                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1844                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1844                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1844                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    120697000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    120697000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    120697000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    120697000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001147                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001147                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001147                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001147                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 65453.904555                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 65453.904555                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 65453.904555                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 65453.904555                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1588                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1605016                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1605016                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2360                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2360                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    153298999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    153298999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1607376                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1607376                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001468                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001468                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64957.202966                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64957.202966                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          516                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          516                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1844                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1844                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    120697000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    120697000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001147                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001147                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 65453.904555                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 65453.904555                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.547713                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               184395                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1588                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             116.117758                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.547713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998233                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998233                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6431348                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6431348                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     23368                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1196845                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    70130                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               21078432                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 6574                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1491750                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1024696                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   149                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     23154                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    32482                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            205                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11401                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        16408                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                27809                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 20721322                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                20709935                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  11766492                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  23646157                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.186857                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.497607                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       53174                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  122452                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   48                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 205                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  48085                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9259                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 487833                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1369269                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             53.056681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            77.616065                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 484439     35.38%     35.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                25995      1.90%     37.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               315046     23.01%     60.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                72766      5.31%     65.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               137016     10.01%     75.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                46397      3.39%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                17853      1.30%     80.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14310      1.05%     81.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1975      0.14%     81.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5450      0.40%     81.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               3160      0.23%     82.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1732      0.13%     82.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2538      0.19%     82.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4679      0.34%     82.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              54266      3.96%     86.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              16921      1.24%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              42031      3.07%     91.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              31030      2.27%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              20323      1.48%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               7279      0.53%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              11035      0.81%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               5944      0.43%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               3932      0.29%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               3851      0.28%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               3307      0.24%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               2220      0.16%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2444      0.18%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3961      0.29%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3311      0.24%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2352      0.17%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            21706      1.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1369269                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  23368                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   963527                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                12625988                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          28972                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2669896                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1017543                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               21266499                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                536106                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 235281                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 108947                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  32594                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            29895598                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    56858104                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 21131722                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 10188143                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              28789644                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1105836                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     335                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  88                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2433896                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         36027133                       # The number of ROB reads (Count)
system.cpu.rob.writes                        42229135                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 20031257                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   20301402                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    51                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    399                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 550986                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    551385                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   399                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                550986                       # number of overall hits (Count)
system.l2.overallHits::total                   551385                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1445                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               215366                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  216811                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1445                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              215366                       # number of overall misses (Count)
system.l2.overallMisses::total                 216811                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       113637000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     18621794500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        18735431500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      113637000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    18621794500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       18735431500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1844                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             766352                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                768196                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1844                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            766352                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               768196                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.783623                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.281028                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.282234                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.783623                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.281028                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.282234                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78641.522491                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86465.804723                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    86413.657517                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78641.522491                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86465.804723                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   86413.657517                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               192212                       # number of writebacks (Count)
system.l2.writebacks::total                    192212                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1445                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           215366                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              216811                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1445                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          215366                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             216811                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     99187000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  16468144500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    16567331500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     99187000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  16468144500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   16567331500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.783623                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.281028                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.282234                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.783623                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.281028                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.282234                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68641.522491                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76465.851156                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 76413.703640                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68641.522491                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76465.851156                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 76413.703640                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         213223                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          177                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            177                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          139                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           139                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             399                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                399                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1445                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1445                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    113637000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    113637000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1844                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1844                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.783623                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.783623                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78641.522491                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78641.522491                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1445                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1445                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     99187000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     99187000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.783623                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.783623                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68641.522491                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68641.522491                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1456                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1456                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    118578500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      118578500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2095                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2095                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.694988                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.694988                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81441.277473                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81441.277473                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1456                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1456                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    104018500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    104018500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.694988                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.694988                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71441.277473                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71441.277473                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         550347                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            550347                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       213910                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          213910                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  18503216000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  18503216000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       764257                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        764257                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.279893                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.279893                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86500.004675                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86500.004675                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       213910                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       213910                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  16364126000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  16364126000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.279893                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.279893                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76500.051423                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76500.051423                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1587                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1587                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1587                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1587                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       742360                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           742360                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       742360                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       742360                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4049.928833                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1512298                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     213223                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       7.092565                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      84.027921                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       283.110921                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3682.789992                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.020515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.069119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.899119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.988752                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  267                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  248                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  535                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3046                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   12500399                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  12500399                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    192211.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1445.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    215343.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000147570750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        11954                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        11954                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              579545                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             180572                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      216810                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     192211                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    216810                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   192211                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                216810                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               192211                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  122587                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   70923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   20676                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2576                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   3427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   9504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  13091                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  13087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  13294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  13364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  13363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  13364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  13330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  13224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  12401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  12208                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  12264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  11977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  11961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  11963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        11954                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.134097                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.133092                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     35.313194                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         11920     99.72%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           31      0.26%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            2      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         11954                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        11954                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.076627                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.069131                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.530332                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            11639     97.36%     97.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               83      0.69%     98.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               61      0.51%     98.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               44      0.37%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               75      0.63%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               33      0.28%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               19      0.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         11954                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                13875840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             12301504                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1590408839.27241039                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1409962978.66975355                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    8724688500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      21330.66                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        92480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     13781952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     12299520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 10599791.396838858724                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1579647666.968491792679                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1409735578.300686597824                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1445                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       215365                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       192211                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     39715000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   7576563000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 217138978500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27484.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35180.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1129690.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        92480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     13783360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       13875840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        92480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        92480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     12301504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     12301504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1445                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       215365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          216810                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       192211                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         192211                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       10599791                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1579809048                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1590408839                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     10599791                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      10599791                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1409962979                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1409962979                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1409962979                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      10599791                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1579809048                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3000371818                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               216788                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              192180                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        13091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        13047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        13446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        13362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        13247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        13141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        13821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        13960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        14356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        13755                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        14016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        13889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        13630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        13149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        13153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        13725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        11411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        11948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        11750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        11772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        11676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        11953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        12020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        12443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        12407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        12093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        13118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        12018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        11925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        12134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        11335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        12177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3551503000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1083940000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         7616278000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16382.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35132.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              190718                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             169053                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           87.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        49185                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   532.058148                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   357.645280                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   366.498116                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         9274     18.86%     18.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6221     12.65%     31.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4018      8.17%     39.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3272      6.65%     46.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         4333      8.81%     55.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         5873     11.94%     67.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2616      5.32%     72.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2866      5.83%     78.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10712     21.78%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        49185                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              13874432                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           12299520                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1590.247458                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1409.735578                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   23.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               12.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              11.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.97                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       174987120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        92985090                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      764801100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     495759060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 688396800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3858564840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    100967040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6176461050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   707.928187                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    230728250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    291200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8202771750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       176279460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        93671985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      783065220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     507420540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 688396800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3862622100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     97550400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6209006505                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   711.658453                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    221961000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    291200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8211539000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              215354                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        192211                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             20384                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1456                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1456                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         215354                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            139                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       646354                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  646354                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     26177344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 26177344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             216949                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   216949    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               216949                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1255522500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1140311250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         429544                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       212595                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             766099                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       934572                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1588                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            44115                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2095                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2095                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1844                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        764257                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           139                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          139                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5276                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2298444                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2303720                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       219648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     96557440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                96777088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          213223                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  12301568                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            981558                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000821                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.028644                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  980752     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     806      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              981558                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8724700000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1511641500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2766499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1149594500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1535387                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       767052                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             804                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000030                       # Number of seconds simulated (Second)
simTicks                                     30046000                       # Number of ticks simulated (Tick)
finalTick                                  8754746000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                286280659                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     20041430                       # Number of instructions simulated (Count)
simOps                                       20313527                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                190725899                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  193294730                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            60092                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21088                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      235                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18398                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     62                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9372                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5519                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  85                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               36545                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.503434                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.372239                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     30063     82.26%     82.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2302      6.30%     88.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1359      3.72%     92.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       789      2.16%     94.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       673      1.84%     96.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       485      1.33%     97.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       439      1.20%     98.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       220      0.60%     99.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       215      0.59%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 36545                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     106     19.67%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    252     46.75%     66.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   181     33.58%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          478      2.60%      2.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11525     62.64%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.18%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4265     23.18%     88.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2069     11.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18398                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.306164                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 539                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029297                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    73349                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30370                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16752                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      597                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     338                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18131                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         328                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18067                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4149                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       335                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  71                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6189                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3124                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2040                       # Number of stores executed (Count)
system.cpu.numRate                           0.300656                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             183                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           23547                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10173                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12125                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.907009                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.907009                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.169290                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.169290                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18696                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11847                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2886                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2970                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2255                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4672                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2313                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          567                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          150                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5366                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3829                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               384                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1938                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  247                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1593                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.821981                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     402                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             583                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              568                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9437                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               689                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        34637                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.350435                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.324026                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30979     89.44%     89.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1381      3.99%     93.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             595      1.72%     95.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             309      0.89%     96.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             364      1.05%     97.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             184      0.53%     97.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             123      0.36%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              90      0.26%     98.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             612      1.77%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        34637                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10186                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12138                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4236                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2671                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2213                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11318                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   198                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7776     64.06%     64.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2671     22.01%     87.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1565     12.89%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12138                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           612                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4576                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4576                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4576                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4576                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          749                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             749                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          749                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            749                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     68861492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     68861492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     68861492                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     68861492                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5325                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5325                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5325                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5325                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.140657                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.140657                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.140657                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.140657                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 91937.906542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 91937.906542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 91937.906542                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 91937.906542                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3404                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            7                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           50                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      68.080000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          inf                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          149                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               149                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          412                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           412                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          412                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          412                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          337                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          337                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          337                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          337                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     33557499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     33557499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     33557499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     33557499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063286                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063286                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063286                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063286                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 99577.148368                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 99577.148368                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 99577.148368                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 99577.148368                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    342                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3176                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3176                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          658                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           658                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     62323500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     62323500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3834                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3834                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.171622                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.171622                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 94716.565350                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 94716.565350                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          344                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          344                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     31516000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     31516000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081899                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081899                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 100369.426752                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 100369.426752                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       175500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       175500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        87750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        87750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       173500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       173500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        86750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        86750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1400                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1400                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           91                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           91                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6537992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6537992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.061033                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.061033                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 71846.065934                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71846.065934                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           68                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           68                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2041499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2041499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015426                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015426                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 88760.826087                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 88760.826087                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               178876                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1366                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             130.948755                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          332                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          110                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          495                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21938                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21938                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8673                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22811                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3938                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   407                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    716                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1487                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    93                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23743                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   329                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8236                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          23161                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5366                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2010                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         24458                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1610                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  405                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2630                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3012                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   213                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              36545                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.727788                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.070493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    31654     86.62%     86.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      423      1.16%     87.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      494      1.35%     89.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      457      1.25%     90.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      451      1.23%     91.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      540      1.48%     93.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      291      0.80%     93.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      315      0.86%     94.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1920      5.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                36545                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.089296                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.385426                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2711                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2711                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2711                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2711                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          301                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             301                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          301                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            301                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     25236499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     25236499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     25236499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     25236499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3012                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3012                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3012                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3012                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.099934                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.099934                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.099934                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.099934                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 83842.189369                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 83842.189369                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 83842.189369                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 83842.189369                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          253                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      50.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          239                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               239                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           61                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            61                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           61                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           61                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          240                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          240                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          240                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          240                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     20457499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     20457499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     20457499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     20457499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.079681                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.079681                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.079681                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.079681                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 85239.579167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 85239.579167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 85239.579167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 85239.579167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    239                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2711                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2711                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          301                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           301                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     25236499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     25236499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3012                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3012                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.099934                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.099934                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 83842.189369                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 83842.189369                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           61                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           61                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          240                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          240                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     20457499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     20457499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.079681                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.079681                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 85239.579167                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 85239.579167                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1425415                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                495                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2879.626263                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12287                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12287                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       716                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6962                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      845                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21394                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   73                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4672                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2313                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   235                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        57                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      744                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          699                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  780                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17572                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17016                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8905                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14903                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.283166                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597531                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         155                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2030                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    779                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   52                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     41                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             34.648821                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            75.313220                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2215     82.93%     82.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   16      0.60%     83.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    5      0.19%     83.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    8      0.30%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.07%     84.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.07%     84.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 15      0.56%     84.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 76      2.85%     87.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 20      0.75%     88.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 10      0.37%     88.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 42      1.57%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 14      0.52%     90.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 12      0.45%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                127      4.75%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 35      1.31%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  4      0.15%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  5      0.19%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.04%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.04%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  9      0.34%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 22      0.82%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.11%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  6      0.22%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               18      0.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              760                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    716                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8957                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9014                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10310                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3979                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3569                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22726                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    890                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1931                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1033                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20807                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30503                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23760                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11301                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9624                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1897                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            55392                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44889                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10173                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12125                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     31                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        33                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    31                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     2                       # number of overall hits (Count)
system.l2.overallHits::total                       33                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  209                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  335                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     544                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 209                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 335                       # number of overall misses (Count)
system.l2.overallMisses::total                    544                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19750000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        32913000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           52663000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19750000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       32913000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          52663000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                240                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                337                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   577                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               240                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               337                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  577                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.870833                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.994065                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.942808                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.870833                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.994065                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.942808                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 94497.607656                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 98247.761194                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    96806.985294                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 94497.607656                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 98247.761194                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   96806.985294                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  687                       # number of writebacks (Count)
system.l2.writebacks::total                       687                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              209                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              335                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 544                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             209                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             335                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                544                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     17670000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     29553000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       47223000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     17670000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     29553000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      47223000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.870833                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.994065                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.942808                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.870833                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.994065                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.942808                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 84545.454545                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88217.910448                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 86806.985294                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 84545.454545                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88217.910448                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 86806.985294                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            727                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            7                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              7                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        38500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        38500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              31                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 31                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           209                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              209                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19750000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19750000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          240                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            240                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.870833                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.870833                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 94497.607656                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 94497.607656                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          209                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          209                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     17670000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     17670000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.870833                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.870833                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 84545.454545                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 84545.454545                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2103000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2103000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.956522                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.956522                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 95590.909091                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 95590.909091                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1883000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1883000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.956522                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.956522                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85590.909091                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85590.909091                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     30810000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     30810000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 98434.504792                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 98434.504792                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     27670000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     27670000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 88402.555911                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 88402.555911                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          239                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              239                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          239                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          239                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          149                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              149                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          149                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          149                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        23921                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4823                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.959776                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      98.920159                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       100.661955                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3896.417886                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.024150                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.024576                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.951274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  210                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  940                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  453                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2493                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10007                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10007                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       687.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       208.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       336.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000010132500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           42                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           42                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1534                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                650                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         544                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        687                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       544                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      687                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   544                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  687                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     282                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     154                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           42                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      13.023810                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     12.670022                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      2.942440                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7                 2      4.76%      4.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 4      9.52%     14.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                4      9.52%     23.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                5     11.90%     35.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                1      2.38%     38.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                5     11.90%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                5     11.90%     61.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                8     19.05%     80.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                3      7.14%     88.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                3      7.14%     95.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                2      4.76%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            42                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.357143                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.329627                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.007809                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               37     88.10%     88.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1      2.38%     90.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      7.14%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      2.38%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            42                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                43968                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1158756573.25434327                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1463356187.17965794                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      30033000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      24397.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        43968                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 443053983.891366600990                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 715702589.362976789474                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1463356187.179657936096                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          208                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          336                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          687                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9031500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15539500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    766045000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     43420.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     46248.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1115058.22                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        43968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        43968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          208                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          336                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             544                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          687                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            687                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      443053984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      715702589                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1158756573                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    443053984                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     443053984                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1463356187                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1463356187                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1463356187                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     443053984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     715702589                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2622112760                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  544                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 687                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           89                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           84                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                14371000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2720000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           24571000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26417.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           45167.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 311                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                471                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           68.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean          179                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   132.563803                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   165.980835                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          183     40.85%     40.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          149     33.26%     74.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           64     14.29%     88.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           30      6.70%     95.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            6      1.34%     96.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            8      1.79%     98.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.45%     98.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      0.89%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      0.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34816                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              43968                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1158.756573                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1463.356187                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   20.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              11.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1406580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          743820                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1913520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1351980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13456560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       205920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      21536940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   716.798908                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       426000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     28580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1799280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          956340                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1970640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2234160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     13442880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       217440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      23079300                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   768.132197                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       457000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     28549000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 522                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           687                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                25                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 22                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                22                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            522                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1802                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1802                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        78784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    78784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                546                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      546    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  546                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4124500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2915250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1258                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          712                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                555                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          836                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          239                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              233                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            240                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           314                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          718                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1022                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1740                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        31232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   61824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             727                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     43968                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1306                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.016845                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.128741                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1284     98.32%     98.32% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      22      1.68%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1306                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     30046000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             968000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            358500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            509500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1160                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              22                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           22                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
