static void T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < F_2 ( V_2 ) ; V_1 ++ )\r\nF_3 ( & V_3 , V_2 + V_1 ) ;\r\n}\r\nstatic void F_4 ( struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = 1 << ( V_5 -> V_7 - V_8 + 24 ) ;\r\n* ( volatile T_2 * ) V_9 |= V_6 ;\r\n}\r\nvoid F_5 ( struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = 1 << ( V_5 -> V_7 - V_8 + 24 ) ;\r\n* ( volatile T_2 * ) V_9 &= ~ V_6 ;\r\n}\r\nstatic void F_6 ( void )\r\n{\r\nT_2 V_10 = * ( volatile T_2 * ) V_9 ;\r\nint V_7 ;\r\nF_7 ( V_11 ) ;\r\nV_7 = F_8 ( ( V_10 >> 16 ) & 0x7f ) ;\r\nif ( F_9 ( V_7 > 0 ) )\r\nF_10 ( V_7 + V_8 - 1 ) ;\r\nF_11 ( V_11 ) ;\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nT_2 V_10 = * ( volatile T_2 * ) V_9 ;\r\nint V_7 ;\r\nF_7 ( V_12 ) ;\r\nV_7 = F_8 ( ( V_10 >> 16 ) & 0x3f ) ;\r\nif ( F_9 ( V_7 > 0 ) )\r\nF_10 ( V_7 + V_8 - 1 ) ;\r\nF_11 ( V_12 ) ;\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nT_2 V_10 = F_14 () & F_15 () ;\r\nif ( V_10 & V_13 )\r\nF_6 () ;\r\nelse if ( V_10 & V_14 )\r\nF_10 ( V_15 + 4 ) ;\r\nelse if ( V_10 & V_16 )\r\nF_10 ( V_15 + 5 ) ;\r\nelse if ( V_10 & V_17 )\r\nF_10 ( V_15 + 7 ) ;\r\n}\r\nstatic void F_16 ( void )\r\n{\r\nT_2 V_10 = F_14 () & F_15 () ;\r\nif ( V_10 & V_18 )\r\nF_12 () ;\r\nelse if ( V_10 & V_13 )\r\nF_10 ( V_15 + 3 ) ;\r\nelse if ( V_10 & V_14 )\r\nF_10 ( V_15 + 4 ) ;\r\nelse if ( V_10 & V_16 )\r\nF_10 ( V_15 + 5 ) ;\r\nelse if ( V_10 & V_17 )\r\nF_10 ( V_15 + 7 ) ;\r\n}\r\nvoid T_1 F_17 ( void )\r\n{\r\nint V_1 ;\r\nF_18 () ;\r\nfor ( V_1 = V_8 ; V_1 <= V_19 ; V_1 ++ )\r\nF_19 ( V_1 , & V_20 , V_21 ) ;\r\n* ( volatile T_2 * ) V_9 = 0 ;\r\nV_22 = F_13 ;\r\nF_20 ( V_23 , V_11 ) ;\r\nF_21 ( V_8 + 6 , & V_24 ) ;\r\n}\r\nvoid T_1 F_22 ( void )\r\n{\r\nint V_1 ;\r\nF_18 () ;\r\nfor ( V_1 = V_8 ; V_1 <= V_19 ; V_1 ++ )\r\nF_19 ( V_1 , & V_20 , V_21 ) ;\r\n* ( volatile T_2 * ) V_9 = 0x40000000 ;\r\nV_22 = F_16 ;\r\nF_20 ( V_23 , V_12 ) ;\r\nF_21 ( V_15 + 3 , & V_24 ) ;\r\n}\r\nvoid T_1 F_23 ( void )\r\n{\r\nV_25 . V_26 = V_3 . V_26 ;\r\n#ifdef F_24\r\nV_27 = 0x9000 ;\r\nF_25 ( & V_28 ) ;\r\n#endif\r\nF_1 () ;\r\n}\r\nstatic int T_1 F_26 ( void )\r\n{\r\nswitch ( V_29 ) {\r\ncase V_30 :\r\nF_27 ( & V_31 ) ;\r\nF_27 ( & V_32 ) ;\r\nF_27 ( & V_33 ) ;\r\nbreak;\r\ncase V_34 :\r\nF_27 ( & V_35 ) ;\r\nF_27 ( & V_32 ) ;\r\nF_27 ( & V_33 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}
