# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/adder2_nbits.v
# Error: VCP2000 adder2_nbits.v : (11, 24): Syntax error. Unexpected token: ).
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/adder2_nbits.v
# Error: VCP2020 adder2_nbits.v : (12, 5): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 adder2_nbits.v : (12, 5): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 adder2_nbits.v : (12, 5): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/adder2_nbits.v
# Error: VCP2000 adder2_nbits.v : (14, 5): Syntax error. Unexpected token: else[_ELSE].
# Error: VCP2020 adder2_nbits.v : (17, 4): begin...end pair(s) mismatch detected. 1 <begin> tokens are missing.
# Error: VCP2020 adder2_nbits.v : (17, 4): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 adder2_nbits.v : (17, 4): Syntax error. Unexpected token: end[_END].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/adder2_nbits.v
# Error: VCP2020 adder2_nbits.v : (12, 5): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 adder2_nbits.v : (12, 5): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 adder2_nbits.v : (12, 5): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/adder2_nbits.v
# Error: VCP2020 adder2_nbits.v : (12, 5): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 adder2_nbits.v : (12, 5): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 adder2_nbits.v : (12, 5): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/adder2_nbits.v
# Unit top modules: adder2_nbits.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/adder2_nbits.v
# Unit top modules: adder2_nbits.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Error: VCP2000 tb_adder2_nbits.v : (1, 2): Syntax error. Unexpected token: '.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Error: VCP2000 tb_adder2_nbits.v : (1, 2): Syntax error. Unexpected token: non-printable: \xb4.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Info: VCP2876 tb_adder2_nbits.v : (12, 9): Implicit net declaration, symbol a has not been declared in module tb_adder2_nbits.
# Error: VCP2858 tb_adder2_nbits.v : (21, 16): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (31, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (38, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (45, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2000 tb_adder2_nbits.v : (50, 13): Syntax error. Unexpected token: &[O_AAND].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Info: VCP2876 tb_adder2_nbits.v : (12, 9): Implicit net declaration, symbol a has not been declared in module tb_adder2_nbits.
# Error: VCP2858 tb_adder2_nbits.v : (21, 18): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (31, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (38, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (45, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2000 tb_adder2_nbits.v : (50, 13): Syntax error. Unexpected token: &[O_AAND].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Info: VCP2876 tb_adder2_nbits.v : (12, 9): Implicit net declaration, symbol a has not been declared in module tb_adder2_nbits.
# Error: VCP2858 tb_adder2_nbits.v : (21, 18): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (31, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (38, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (45, 53): a is not a valid left-hand side of a procedural assignment.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Info: VCP2876 tb_adder2_nbits.v : (12, 9): Implicit net declaration, symbol a has not been declared in module tb_adder2_nbits.
# Error: VCP2858 tb_adder2_nbits.v : (21, 21): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (31, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (38, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (45, 53): a is not a valid left-hand side of a procedural assignment.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Info: VCP2876 tb_adder2_nbits.v : (12, 9): Implicit net declaration, symbol a has not been declared in module tb_adder2_nbits.
# Error: VCP2858 tb_adder2_nbits.v : (21, 19): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (31, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (38, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (45, 53): a is not a valid left-hand side of a procedural assignment.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Info: VCP2876 tb_adder2_nbits.v : (12, 9): Implicit net declaration, symbol a has not been declared in module tb_adder2_nbits.
# Error: VCP2868 tb_adder2_nbits.v : (21, 25): a is not a valid left-hand side of assign statement.
# Error: VCP2858 tb_adder2_nbits.v : (31, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (38, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (45, 53): a is not a valid left-hand side of a procedural assignment.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Info: VCP2876 tb_adder2_nbits.v : (12, 9): Implicit net declaration, symbol a has not been declared in module tb_adder2_nbits.
# Error: VCP2858 tb_adder2_nbits.v : (31, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (38, 53): a is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_adder2_nbits.v : (45, 53): a is not a valid left-hand side of a procedural assignment.
# Compile failure 3 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Unit top modules: tb_adder2_nbits.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "adder2_nbits" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_adder2_nbits tb_adder2_nbits
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "adder2_nbits" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.7 [s]
# SLP: Finished : 1.8 [s]
# SLP: 0 primitives and 3 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 2.0 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4111 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location D:\Tareas\Otoño 25\Sistemas Embebidos\Practica2\Practica2Active\contador_con_div\contador_con_div\src\wave.asdb
#  01:29 p. m., lunes, 22 de septiembre de 2025
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 tb_adder2_nbits.v (51): $finish called.
# KERNEL: Time: 215 ns,  Iteration: 0,  Instance: /tb_adder2_nbits,  Process: @INITIAL#19_1@.
# KERNEL: stopped at time: 215 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/wave.asdb'.
run
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_adder2_nbits tb_adder2_nbits
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "adder2_nbits" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 3 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4111 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location D:\Tareas\Otoño 25\Sistemas Embebidos\Practica2\Practica2Active\contador_con_div\contador_con_div\src\wave.asdb
#  01:29 p. m., lunes, 22 de septiembre de 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 tb_adder2_nbits.v (51): $finish called.
# KERNEL: Time: 215 ns,  Iteration: 0,  Instance: /tb_adder2_nbits,  Process: @INITIAL#19_1@.
# KERNEL: stopped at time: 215 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Unit top modules: tb_adder2_nbits.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_adder2_nbits tb_adder2_nbits
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "adder2_nbits" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 3 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4111 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location D:\Tareas\Otoño 25\Sistemas Embebidos\Practica2\Practica2Active\contador_con_div\contador_con_div\src\wave.asdb
#  01:34 p. m., lunes, 22 de septiembre de 2025
#  Simulation has been initialized
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_adder2_nbits tb_adder2_nbits
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "adder2_nbits" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 3 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4111 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location D:\Tareas\Otoño 25\Sistemas Embebidos\Practica2\Practica2Active\contador_con_div\contador_con_div\src\wave.asdb
#  01:34 p. m., lunes, 22 de septiembre de 2025
#  Simulation has been initialized
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 tb_adder2_nbits.v (51): $finish called.
# KERNEL: Time: 215 ns,  Iteration: 0,  Instance: /tb_adder2_nbits,  Process: @INITIAL#19_1@.
# KERNEL: stopped at time: 215 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/substractor2_nbits.v
# Unit top modules: substractor2_nbits.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work contador_con_div $dsn/src/tb_adder2_nbits.v
# Unit top modules: tb_adder2_nbits.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_adder2_nbits tb_adder2_nbits
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "substractor2_nbits" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 3 (100.00%) other processes in SLP
# SLP: 10 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4111 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location D:\Tareas\Otoño 25\Sistemas Embebidos\Practica2\Practica2Active\contador_con_div\contador_con_div\src\wave.asdb
#  01:37 p. m., lunes, 22 de septiembre de 2025
#  Simulation has been initialized
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Tareas/Otoño 25/Sistemas Embebidos/Practica2/Practica2Active/contador_con_div/contador_con_div/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 tb_adder2_nbits.v (51): $finish called.
# KERNEL: Time: 215 ns,  Iteration: 0,  Instance: /tb_adder2_nbits,  Process: @INITIAL#19_1@.
# KERNEL: stopped at time: 215 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
