/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RX_H__
#define BCHP_RX_H__

/***************************************************************************
 *RX - RX registers
 ***************************************************************************/
#define BCHP_RX_DFE_CTRL                         0x014d0000 /* [RW] digital front end control */
#define BCHP_RX_MIXER_FCW                        0x014d0004 /* [RW] mixer frequency control word */
#define BCHP_RX_NOTCH_0_CTRL                     0x014d0008 /* [RW] notch 0 control */
#define BCHP_RX_NOTCH_0_FCW                      0x014d000c /* [RW] notch 0 frequency control word */
#define BCHP_RX_NOTCH_0_INT_I                    0x014d0010 /* [RW] notch 0 filter integrator I */
#define BCHP_RX_NOTCH_0_INT_Q                    0x014d0014 /* [RW] notch 0 filter integrator Q */
#define BCHP_RX_NOTCH_1_CTRL                     0x014d0018 /* [RW] notch 1 control */
#define BCHP_RX_NOTCH_1_FCW                      0x014d001c /* [RW] notch 1 frequency control word */
#define BCHP_RX_NOTCH_1_INT_I                    0x014d0020 /* [RW] notch 1 filter integrator I */
#define BCHP_RX_NOTCH_1_INT_Q                    0x014d0024 /* [RW] notch 1 filter integrator Q */
#define BCHP_RX_CSF_COEF_00_01                   0x014d0028 /* [RW] channel selection filter coef  0 and  1 */
#define BCHP_RX_CSF_COEF_02_03                   0x014d002c /* [RW] channel selection filter coef  2 and  3 */
#define BCHP_RX_CSF_COEF_04_05                   0x014d0030 /* [RW] channel selection filter coef  4 and  5 */
#define BCHP_RX_CSF_COEF_06_07                   0x014d0034 /* [RW] channel selection filter coef  6 and  7 */
#define BCHP_RX_CSF_COEF_08_09                   0x014d0038 /* [RW] channel selection filter coef  8 and  9 */
#define BCHP_RX_CSF_COEF_10_11                   0x014d003c /* [RW] channel selection filter coef 10 and 11 */
#define BCHP_RX_CSF_COEF_12_13                   0x014d0040 /* [RW] channel selection filter coef 12 and 13 */
#define BCHP_RX_CSF_COEF_14_15                   0x014d0044 /* [RW] channel selection filter coef 14 and 15 */
#define BCHP_RX_CSF_COEF_16_17                   0x014d0048 /* [RW] channel selection filter coef 16 and 17 */
#define BCHP_RX_CSF_COEF_18_19                   0x014d004c /* [RW] channel selection filter coef 18 and 19 */
#define BCHP_RX_CSF_COEF_20_21                   0x014d0050 /* [RW] channel selection filter coef 20 and 21 */
#define BCHP_RX_CSF_COEF_22_23                   0x014d0054 /* [RW] channel selection filter coef 22 and 23 */
#define BCHP_RX_CSF_COEF_24_25                   0x014d0058 /* [RW] channel selection filter coef 24 and 25 */
#define BCHP_RX_CSF_COEF_26_27                   0x014d005c /* [RW] channel selection filter coef 26 and 27 */
#define BCHP_RX_CSF_COEF_28_29                   0x014d0060 /* [RW] channel selection filter coef 28 and 29 */
#define BCHP_RX_AGCF_COEF_00_01                  0x014d0064 /* [RW] AGC filter coef 0 and  1 */
#define BCHP_RX_AGCF_COEF_02_03                  0x014d0068 /* [RW] AGC filter coef 2 and  3 */
#define BCHP_RX_AGCF_COEF_04_05                  0x014d006c /* [RW] AGC filter coef 4 and  5 */
#define BCHP_RX_AGCF_COEF_06_07                  0x014d0070 /* [RW] AGC filter coef 6 and  7 */
#define BCHP_RX_AGCF_COEF_08_09                  0x014d0074 /* [RW] AGC filter coef 8 and  9 */
#define BCHP_RX_AGC_CTRL1                        0x014d0078 /* [RW] AGC loop control */
#define BCHP_RX_AGC_CTRL2                        0x014d007c /* [RW] AGC loop control */
#define BCHP_RX_AGC_AVG                          0x014d0080 /* [RW] AGC leaky averager data */
#define BCHP_RX_AGC_LF                           0x014d0084 /* [RW] AGC loop filter data */
#define BCHP_RX_AGC_GAIN                         0x014d0088 /* [RW] AGC gain settings */
#define BCHP_RX_AGC_ANA_GAIN                     0x014d008c /* [RW] AGC analog gain settings */
#define BCHP_RX_AGC_DETECT1                      0x014d0090 /* [RW] AGC analog detect M of N */
#define BCHP_RX_AGC_DETECT2                      0x014d0094 /* [RW] AGC analog detect L for SATDET */
#define BCHP_RX_AGC_DETECT3                      0x014d0098 /* [RW] AGC analog detect L for WRSSI */
#define BCHP_RX_AGC_DETECT_STAT                  0x014d009c /* [RO] AGC analog detect status */
#define BCHP_RX_AGC_GAIN_STAT1                   0x014d00a0 /* [RO] AGC analog gain status */
#define BCHP_RX_AGC_GAIN_STAT2                   0x014d00a4 /* [RO] AGC analog gain status */
#define BCHP_RX_AGC_TIMER1                       0x014d00a8 /* [RW] AGC wait timer */
#define BCHP_RX_AGC_TIMER2                       0x014d00ac /* [RW] AGC wait timer */
#define BCHP_RX_AGC_TIMER3                       0x014d00b0 /* [RW] AGC wait timer */
#define BCHP_RX_AGC_TIMER4                       0x014d00b4 /* [RW] AGC wait timer */
#define BCHP_RX_AGC_TIMER5                       0x014d00b8 /* [RW] AGC wait timer */
#define BCHP_RX_AGC_GAIN_TBL                     0x014d00bc /* [RW] AGC analog gain table settings */
#define BCHP_RX_AGC_TBL_ADDR                     0x014d00c0 /* [RW] AGC analog gain table address */
#define BCHP_RX_AGC_TBL_DATA                     0x014d00c4 /* [RW] AGC analog gain table data */
#define BCHP_RX_IQ_IMBALANCE_SETTINGS            0x014d0100 /* [RW] IQ_IMBALANCE_SETTINGS */
#define BCHP_RX_IQ_IMBALANCE_STATUS              0x014d0104 /* [RO] IQ_IMBALANCE_STATUS */
#define BCHP_RX_IQ_IMBALANCE_READY               0x014d0108 /* [RO] IQ_IMBALANCE_READY */
#define BCHP_RX_DATAPATH_CONTROL                 0x014d010c /* [RW] DATAPATH_CONTROL */
#define BCHP_RX_DATAPATH_STATUS                  0x014d0110 /* [RO] DATAPATH_STATUS */
#define BCHP_RX_DATAPATH_TL_LOOP_CTL             0x014d0114 /* [RW] DATAPATH_TL_CONTROL */
#define BCHP_RX_DATAPATH_TL_LOOP_INTEGRATOR      0x014d0118 /* [RW] DATAPATH_TL_LOOP_INTEGRATOR */
#define BCHP_RX_DATAPATH_CL_LOOP_CTL             0x014d011c /* [RW] DATAPATH_CL_CONTROL */
#define BCHP_RX_DATAPATH_CL_LOOP_INTEGRATOR      0x014d0120 /* [RW] DATAPATH_CL_LOOP_INTEGRATOR */
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT           0x014d0124 /* [RW] DATAPATH_TL_GEAR_SHIFT */
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT           0x014d0128 /* [RW] DATAPATH_CL_GEAR_SHIFT */
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE       0x014d012c /* [RW] DATAPATH_FCOFFSET_OVERRIDE */
#define BCHP_RX_DATAPATH_SNR_CNTRL               0x014d0130 /* [RW] DATAPATH_SNR_CNTRL */
#define BCHP_RX_DATAPATH_SNR_DATA_LO             0x014d0134 /* [RO] DATAPATH_SNR_DATA_LO */
#define BCHP_RX_DATAPATH_SNR_DATA_HO             0x014d0138 /* [RO] DATAPATH_SNR_DATA_HO */
#define BCHP_RX_BAUD_FCW                         0x014d013c /* [RW] BAUD_FCW */
#define BCHP_RX_BAUD_CTL                         0x014d0140 /* [RW] BAUD_CTL */
#define BCHP_RX_FCP_CTL                          0x014d0144 /* [RW] FCP_CTL */
#define BCHP_RX_RX_MISC                          0x014d0148 /* [RW] RX_MISC */
#define BCHP_RX_RX_SPARE0                        0x014d014c /* [RW] RX_SPARE0 */
#define BCHP_RX_RX_SPARE1                        0x014d0150 /* [RW] RX_SPARE1 */
#define BCHP_RX_RX_AGC_LF_CAP                    0x014d0154 /* [RO] RX_AGC_LF_CAP */
#define BCHP_RX_RX_AGC_AVG_CAP                   0x014d0158 /* [RO] RX_AGC_AVG_CAP */
#define BCHP_RX_RX_DCO_i0                        0x014d015c /* [RO] RX_DCO_i0 */
#define BCHP_RX_RX_DCO_q0                        0x014d0160 /* [RO] RX_DCO_q0 */
#define BCHP_RX_RX_DCO_i1                        0x014d0164 /* [RO] RX_DCO_i1 */
#define BCHP_RX_RX_DCO_q1                        0x014d0168 /* [RO] RX_DCO_q1 */
#define BCHP_RX_RX_CORR_PEAK                     0x014d016c /* [RO] RX_CORR_PEAK */
#define BCHP_RX_RX_CORR_PEAK_LOC                 0x014d0170 /* [RO] RX_CORR_PEAK_LOC */
#define BCHP_RX_RX_SFD_MET1_M                    0x014d0174 /* [RO] RX_SFD_MET1_M */
#define BCHP_RX_RX_SFD_MET1_L                    0x014d0178 /* [RO] RX_SFD_MET1_L */
#define BCHP_RX_RX_SFD_MET2_M                    0x014d017c /* [RO] RX_SFD_MET2_M */
#define BCHP_RX_RX_SFD_MET2_L                    0x014d0180 /* [RO] RX_SFD_MET2_L */
#define BCHP_RX_RX_SFD_MET3_M                    0x014d0184 /* [RO] RX_SFD_MET3_M */
#define BCHP_RX_RX_SFD_MET3_L                    0x014d0188 /* [RO] RX_SFD_MET3_L */
#define BCHP_RX_RX_PRE_SFD_SP                    0x014d018c /* [RO] RX_PRE_SFD_SP */
#define BCHP_RX_RX_TOE_VAL                       0x014d0190 /* [RO] RX_TOE_VAL */
#define BCHP_RX_RX_CCR_OFF                       0x014d0194 /* [RO] RX_CCR_OFF */
#define BCHP_RX_RX_FCR_EST                       0x014d0198 /* [RO] RX_FCR_EST */
#define BCHP_RX_RX_FPH_EST                       0x014d019c /* [RO] RX_FPH_EST */
#define BCHP_RX_RX_TL_INT                        0x014d01a0 /* [RO] RX_TL_INT */
#define BCHP_RX_RX_CL_INT                        0x014d01a4 /* [RO] RX_CL_INT */
#define BCHP_RX_ACQ_CONTROL                      0x014d01a8 /* [RW] ACQ_CONTROL */
#define BCHP_RX_ACQ_THRESHOLD                    0x014d01ac /* [RW] ACQ_THRESHOLD */
#define BCHP_RX_ACQ_STATUS                       0x014d01b0 /* [RO] ACQ_STATUS */
#define BCHP_RX_ACQ_FREQ_SCALE                   0x014d01b4 /* [RW] ACQ_FREQ_SCALE */
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES       0x014d01b8 /* [RW] ACQ_SKIP_FINE_FREQ_SAMPLES */
#define BCHP_RX_RX_MISC_STAT                     0x014d01bc /* [RO] RX_MISC_STAT */
#define BCHP_RX_RX_STATUS                        0x014d01c0 /* [RO] RX_STATUS */
#define BCHP_RX_ANT_DIV_CONFIG_0                 0x014d01c4 /* [RW] ANT_DIV_CONFIG_0 */
#define BCHP_RX_ANT_DIV_CONFIG_1                 0x014d01c8 /* [RW] ANT_DIV_CONFIG_1 */
#define BCHP_RX_ANT_DIV_CONFIG_2                 0x014d01cc /* [RW] ANT_DIV_CONFIG_2 */
#define BCHP_RX_ANT_DIV_CONFIG_3                 0x014d01d0 /* [RW] ANT_DIV_CONFIG_3 */
#define BCHP_RX_NOISE_EST_0_0                    0x014d01d4 /* [RW] NOISE_EST_0_0 */
#define BCHP_RX_NOISE_EST_0_1                    0x014d01d8 /* [RW] NOISE_EST_0_1 */
#define BCHP_RX_NOISE_EST_1_0                    0x014d01dc /* [RW] NOISE_EST_1_0 */
#define BCHP_RX_NOISE_EST_1_1                    0x014d01e0 /* [RW] NOISE_EST_1_1 */

/***************************************************************************
 *DFE_CTRL - digital front end control
 ***************************************************************************/
/* RX :: DFE_CTRL :: reserved0 [31:25] */
#define BCHP_RX_DFE_CTRL_reserved0_MASK                            0xfe000000
#define BCHP_RX_DFE_CTRL_reserved0_SHIFT                           25

/* RX :: DFE_CTRL :: TPOUT_SEL [24:20] */
#define BCHP_RX_DFE_CTRL_TPOUT_SEL_MASK                            0x01f00000
#define BCHP_RX_DFE_CTRL_TPOUT_SEL_SHIFT                           20
#define BCHP_RX_DFE_CTRL_TPOUT_SEL_DEFAULT                         0x00000000

/* RX :: DFE_CTRL :: TPIN_SEL [19:19] */
#define BCHP_RX_DFE_CTRL_TPIN_SEL_MASK                             0x00080000
#define BCHP_RX_DFE_CTRL_TPIN_SEL_SHIFT                            19
#define BCHP_RX_DFE_CTRL_TPIN_SEL_DEFAULT                          0x00000000

/* RX :: DFE_CTRL :: SWAP_IQ [18:18] */
#define BCHP_RX_DFE_CTRL_SWAP_IQ_MASK                              0x00040000
#define BCHP_RX_DFE_CTRL_SWAP_IQ_SHIFT                             18
#define BCHP_RX_DFE_CTRL_SWAP_IQ_DEFAULT                           0x00000000

/* RX :: DFE_CTRL :: INV_I [17:17] */
#define BCHP_RX_DFE_CTRL_INV_I_MASK                                0x00020000
#define BCHP_RX_DFE_CTRL_INV_I_SHIFT                               17
#define BCHP_RX_DFE_CTRL_INV_I_DEFAULT                             0x00000000

/* RX :: DFE_CTRL :: INV_Q [16:16] */
#define BCHP_RX_DFE_CTRL_INV_Q_MASK                                0x00010000
#define BCHP_RX_DFE_CTRL_INV_Q_SHIFT                               16
#define BCHP_RX_DFE_CTRL_INV_Q_DEFAULT                             0x00000000

/* RX :: DFE_CTRL :: reserved1 [15:10] */
#define BCHP_RX_DFE_CTRL_reserved1_MASK                            0x0000fc00
#define BCHP_RX_DFE_CTRL_reserved1_SHIFT                           10

/* RX :: DFE_CTRL :: RESET_MIXER [09:09] */
#define BCHP_RX_DFE_CTRL_RESET_MIXER_MASK                          0x00000200
#define BCHP_RX_DFE_CTRL_RESET_MIXER_SHIFT                         9
#define BCHP_RX_DFE_CTRL_RESET_MIXER_DEFAULT                       0x00000000

/* RX :: DFE_CTRL :: RESET_NOTCH [08:08] */
#define BCHP_RX_DFE_CTRL_RESET_NOTCH_MASK                          0x00000100
#define BCHP_RX_DFE_CTRL_RESET_NOTCH_SHIFT                         8
#define BCHP_RX_DFE_CTRL_RESET_NOTCH_DEFAULT                       0x00000000

/* RX :: DFE_CTRL :: DFE_EN [07:07] */
#define BCHP_RX_DFE_CTRL_DFE_EN_MASK                               0x00000080
#define BCHP_RX_DFE_CTRL_DFE_EN_SHIFT                              7
#define BCHP_RX_DFE_CTRL_DFE_EN_DEFAULT                            0x00000000

/* RX :: DFE_CTRL :: ZERO_DSMAP [06:06] */
#define BCHP_RX_DFE_CTRL_ZERO_DSMAP_MASK                           0x00000040
#define BCHP_RX_DFE_CTRL_ZERO_DSMAP_SHIFT                          6
#define BCHP_RX_DFE_CTRL_ZERO_DSMAP_DEFAULT                        0x00000000

/* RX :: DFE_CTRL :: CSF_SIZE [05:04] */
#define BCHP_RX_DFE_CTRL_CSF_SIZE_MASK                             0x00000030
#define BCHP_RX_DFE_CTRL_CSF_SIZE_SHIFT                            4
#define BCHP_RX_DFE_CTRL_CSF_SIZE_DEFAULT                          0x00000000

/* RX :: DFE_CTRL :: NOTCH_ADJ_MODE [03:03] */
#define BCHP_RX_DFE_CTRL_NOTCH_ADJ_MODE_MASK                       0x00000008
#define BCHP_RX_DFE_CTRL_NOTCH_ADJ_MODE_SHIFT                      3
#define BCHP_RX_DFE_CTRL_NOTCH_ADJ_MODE_DEFAULT                    0x00000000

/* RX :: DFE_CTRL :: OFFSET_EN [02:02] */
#define BCHP_RX_DFE_CTRL_OFFSET_EN_MASK                            0x00000004
#define BCHP_RX_DFE_CTRL_OFFSET_EN_SHIFT                           2
#define BCHP_RX_DFE_CTRL_OFFSET_EN_DEFAULT                         0x00000001

/* RX :: DFE_CTRL :: OFFSET_MODE [01:01] */
#define BCHP_RX_DFE_CTRL_OFFSET_MODE_MASK                          0x00000002
#define BCHP_RX_DFE_CTRL_OFFSET_MODE_SHIFT                         1
#define BCHP_RX_DFE_CTRL_OFFSET_MODE_DEFAULT                       0x00000000

/* RX :: DFE_CTRL :: AGC_INSEL [00:00] */
#define BCHP_RX_DFE_CTRL_AGC_INSEL_MASK                            0x00000001
#define BCHP_RX_DFE_CTRL_AGC_INSEL_SHIFT                           0
#define BCHP_RX_DFE_CTRL_AGC_INSEL_DEFAULT                         0x00000000

/***************************************************************************
 *MIXER_FCW - mixer frequency control word
 ***************************************************************************/
/* RX :: MIXER_FCW :: FCW [31:00] */
#define BCHP_RX_MIXER_FCW_FCW_MASK                                 0xffffffff
#define BCHP_RX_MIXER_FCW_FCW_SHIFT                                0
#define BCHP_RX_MIXER_FCW_FCW_DEFAULT                              0x26666666

/***************************************************************************
 *NOTCH_0_CTRL - notch 0 control
 ***************************************************************************/
/* RX :: NOTCH_0_CTRL :: reserved0 [31:10] */
#define BCHP_RX_NOTCH_0_CTRL_reserved0_MASK                        0xfffffc00
#define BCHP_RX_NOTCH_0_CTRL_reserved0_SHIFT                       10

/* RX :: NOTCH_0_CTRL :: BYP [09:09] */
#define BCHP_RX_NOTCH_0_CTRL_BYP_MASK                              0x00000200
#define BCHP_RX_NOTCH_0_CTRL_BYP_SHIFT                             9
#define BCHP_RX_NOTCH_0_CTRL_BYP_DEFAULT                           0x00000001

/* RX :: NOTCH_0_CTRL :: FRZ [08:08] */
#define BCHP_RX_NOTCH_0_CTRL_FRZ_MASK                              0x00000100
#define BCHP_RX_NOTCH_0_CTRL_FRZ_SHIFT                             8
#define BCHP_RX_NOTCH_0_CTRL_FRZ_DEFAULT                           0x00000000

/* RX :: NOTCH_0_CTRL :: reserved1 [07:04] */
#define BCHP_RX_NOTCH_0_CTRL_reserved1_MASK                        0x000000f0
#define BCHP_RX_NOTCH_0_CTRL_reserved1_SHIFT                       4

/* RX :: NOTCH_0_CTRL :: BETA [03:00] */
#define BCHP_RX_NOTCH_0_CTRL_BETA_MASK                             0x0000000f
#define BCHP_RX_NOTCH_0_CTRL_BETA_SHIFT                            0
#define BCHP_RX_NOTCH_0_CTRL_BETA_DEFAULT                          0x00000007

/***************************************************************************
 *NOTCH_0_FCW - notch 0 frequency control word
 ***************************************************************************/
/* RX :: NOTCH_0_FCW :: FCW [31:00] */
#define BCHP_RX_NOTCH_0_FCW_FCW_MASK                               0xffffffff
#define BCHP_RX_NOTCH_0_FCW_FCW_SHIFT                              0
#define BCHP_RX_NOTCH_0_FCW_FCW_DEFAULT                            0x00000000

/***************************************************************************
 *NOTCH_0_INT_I - notch 0 filter integrator I
 ***************************************************************************/
/* RX :: NOTCH_0_INT_I :: INT_I [31:00] */
#define BCHP_RX_NOTCH_0_INT_I_INT_I_MASK                           0xffffffff
#define BCHP_RX_NOTCH_0_INT_I_INT_I_SHIFT                          0
#define BCHP_RX_NOTCH_0_INT_I_INT_I_DEFAULT                        0x00000000

/***************************************************************************
 *NOTCH_0_INT_Q - notch 0 filter integrator Q
 ***************************************************************************/
/* RX :: NOTCH_0_INT_Q :: INT_Q [31:00] */
#define BCHP_RX_NOTCH_0_INT_Q_INT_Q_MASK                           0xffffffff
#define BCHP_RX_NOTCH_0_INT_Q_INT_Q_SHIFT                          0
#define BCHP_RX_NOTCH_0_INT_Q_INT_Q_DEFAULT                        0x00000000

/***************************************************************************
 *NOTCH_1_CTRL - notch 1 control
 ***************************************************************************/
/* RX :: NOTCH_1_CTRL :: reserved0 [31:10] */
#define BCHP_RX_NOTCH_1_CTRL_reserved0_MASK                        0xfffffc00
#define BCHP_RX_NOTCH_1_CTRL_reserved0_SHIFT                       10

/* RX :: NOTCH_1_CTRL :: BYP [09:09] */
#define BCHP_RX_NOTCH_1_CTRL_BYP_MASK                              0x00000200
#define BCHP_RX_NOTCH_1_CTRL_BYP_SHIFT                             9
#define BCHP_RX_NOTCH_1_CTRL_BYP_DEFAULT                           0x00000001

/* RX :: NOTCH_1_CTRL :: FRZ [08:08] */
#define BCHP_RX_NOTCH_1_CTRL_FRZ_MASK                              0x00000100
#define BCHP_RX_NOTCH_1_CTRL_FRZ_SHIFT                             8
#define BCHP_RX_NOTCH_1_CTRL_FRZ_DEFAULT                           0x00000000

/* RX :: NOTCH_1_CTRL :: reserved1 [07:04] */
#define BCHP_RX_NOTCH_1_CTRL_reserved1_MASK                        0x000000f0
#define BCHP_RX_NOTCH_1_CTRL_reserved1_SHIFT                       4

/* RX :: NOTCH_1_CTRL :: BETA [03:00] */
#define BCHP_RX_NOTCH_1_CTRL_BETA_MASK                             0x0000000f
#define BCHP_RX_NOTCH_1_CTRL_BETA_SHIFT                            0
#define BCHP_RX_NOTCH_1_CTRL_BETA_DEFAULT                          0x00000007

/***************************************************************************
 *NOTCH_1_FCW - notch 1 frequency control word
 ***************************************************************************/
/* RX :: NOTCH_1_FCW :: FCW [31:00] */
#define BCHP_RX_NOTCH_1_FCW_FCW_MASK                               0xffffffff
#define BCHP_RX_NOTCH_1_FCW_FCW_SHIFT                              0
#define BCHP_RX_NOTCH_1_FCW_FCW_DEFAULT                            0x00000000

/***************************************************************************
 *NOTCH_1_INT_I - notch 1 filter integrator I
 ***************************************************************************/
/* RX :: NOTCH_1_INT_I :: INT_I [31:00] */
#define BCHP_RX_NOTCH_1_INT_I_INT_I_MASK                           0xffffffff
#define BCHP_RX_NOTCH_1_INT_I_INT_I_SHIFT                          0
#define BCHP_RX_NOTCH_1_INT_I_INT_I_DEFAULT                        0x00000000

/***************************************************************************
 *NOTCH_1_INT_Q - notch 1 filter integrator Q
 ***************************************************************************/
/* RX :: NOTCH_1_INT_Q :: INT_Q [31:00] */
#define BCHP_RX_NOTCH_1_INT_Q_INT_Q_MASK                           0xffffffff
#define BCHP_RX_NOTCH_1_INT_Q_INT_Q_SHIFT                          0
#define BCHP_RX_NOTCH_1_INT_Q_INT_Q_DEFAULT                        0x00000000

/***************************************************************************
 *CSF_COEF_00_01 - channel selection filter coef  0 and  1
 ***************************************************************************/
/* RX :: CSF_COEF_00_01 :: COEF0 [31:16] */
#define BCHP_RX_CSF_COEF_00_01_COEF0_MASK                          0xffff0000
#define BCHP_RX_CSF_COEF_00_01_COEF0_SHIFT                         16
#define BCHP_RX_CSF_COEF_00_01_COEF0_DEFAULT                       0x00000009

/* RX :: CSF_COEF_00_01 :: COEF1 [15:00] */
#define BCHP_RX_CSF_COEF_00_01_COEF1_MASK                          0x0000ffff
#define BCHP_RX_CSF_COEF_00_01_COEF1_SHIFT                         0
#define BCHP_RX_CSF_COEF_00_01_COEF1_DEFAULT                       0x00000015

/***************************************************************************
 *CSF_COEF_02_03 - channel selection filter coef  2 and  3
 ***************************************************************************/
/* RX :: CSF_COEF_02_03 :: COEF2 [31:16] */
#define BCHP_RX_CSF_COEF_02_03_COEF2_MASK                          0xffff0000
#define BCHP_RX_CSF_COEF_02_03_COEF2_SHIFT                         16
#define BCHP_RX_CSF_COEF_02_03_COEF2_DEFAULT                       0x00000022

/* RX :: CSF_COEF_02_03 :: COEF3 [15:00] */
#define BCHP_RX_CSF_COEF_02_03_COEF3_MASK                          0x0000ffff
#define BCHP_RX_CSF_COEF_02_03_COEF3_SHIFT                         0
#define BCHP_RX_CSF_COEF_02_03_COEF3_DEFAULT                       0x00000025

/***************************************************************************
 *CSF_COEF_04_05 - channel selection filter coef  4 and  5
 ***************************************************************************/
/* RX :: CSF_COEF_04_05 :: COEF4 [31:16] */
#define BCHP_RX_CSF_COEF_04_05_COEF4_MASK                          0xffff0000
#define BCHP_RX_CSF_COEF_04_05_COEF4_SHIFT                         16
#define BCHP_RX_CSF_COEF_04_05_COEF4_DEFAULT                       0x00000013

/* RX :: CSF_COEF_04_05 :: COEF5 [15:00] */
#define BCHP_RX_CSF_COEF_04_05_COEF5_MASK                          0x0000ffff
#define BCHP_RX_CSF_COEF_04_05_COEF5_SHIFT                         0
#define BCHP_RX_CSF_COEF_04_05_COEF5_DEFAULT                       0x0000ffe1

/***************************************************************************
 *CSF_COEF_06_07 - channel selection filter coef  6 and  7
 ***************************************************************************/
/* RX :: CSF_COEF_06_07 :: COEF6 [31:16] */
#define BCHP_RX_CSF_COEF_06_07_COEF6_MASK                          0xffff0000
#define BCHP_RX_CSF_COEF_06_07_COEF6_SHIFT                         16
#define BCHP_RX_CSF_COEF_06_07_COEF6_DEFAULT                       0x0000ff93

/* RX :: CSF_COEF_06_07 :: COEF7 [15:00] */
#define BCHP_RX_CSF_COEF_06_07_COEF7_MASK                          0x0000ffff
#define BCHP_RX_CSF_COEF_06_07_COEF7_SHIFT                         0
#define BCHP_RX_CSF_COEF_06_07_COEF7_DEFAULT                       0x0000ff3a

/***************************************************************************
 *CSF_COEF_08_09 - channel selection filter coef  8 and  9
 ***************************************************************************/
/* RX :: CSF_COEF_08_09 :: COEF8 [31:16] */
#define BCHP_RX_CSF_COEF_08_09_COEF8_MASK                          0xffff0000
#define BCHP_RX_CSF_COEF_08_09_COEF8_SHIFT                         16
#define BCHP_RX_CSF_COEF_08_09_COEF8_DEFAULT                       0x0000fefc

/* RX :: CSF_COEF_08_09 :: COEF9 [15:00] */
#define BCHP_RX_CSF_COEF_08_09_COEF9_MASK                          0x0000ffff
#define BCHP_RX_CSF_COEF_08_09_COEF9_SHIFT                         0
#define BCHP_RX_CSF_COEF_08_09_COEF9_DEFAULT                       0x0000ff08

/***************************************************************************
 *CSF_COEF_10_11 - channel selection filter coef 10 and 11
 ***************************************************************************/
/* RX :: CSF_COEF_10_11 :: COEF10 [31:16] */
#define BCHP_RX_CSF_COEF_10_11_COEF10_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_10_11_COEF10_SHIFT                        16
#define BCHP_RX_CSF_COEF_10_11_COEF10_DEFAULT                      0x0000ff87

/* RX :: CSF_COEF_10_11 :: COEF11 [15:00] */
#define BCHP_RX_CSF_COEF_10_11_COEF11_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_10_11_COEF11_SHIFT                        0
#define BCHP_RX_CSF_COEF_10_11_COEF11_DEFAULT                      0x00000087

/***************************************************************************
 *CSF_COEF_12_13 - channel selection filter coef 12 and 13
 ***************************************************************************/
/* RX :: CSF_COEF_12_13 :: COEF12 [31:16] */
#define BCHP_RX_CSF_COEF_12_13_COEF12_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_12_13_COEF12_SHIFT                        16
#define BCHP_RX_CSF_COEF_12_13_COEF12_DEFAULT                      0x000001e5

/* RX :: CSF_COEF_12_13 :: COEF13 [15:00] */
#define BCHP_RX_CSF_COEF_12_13_COEF13_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_12_13_COEF13_SHIFT                        0
#define BCHP_RX_CSF_COEF_12_13_COEF13_DEFAULT                      0x00000346

/***************************************************************************
 *CSF_COEF_14_15 - channel selection filter coef 14 and 15
 ***************************************************************************/
/* RX :: CSF_COEF_14_15 :: COEF14 [31:16] */
#define BCHP_RX_CSF_COEF_14_15_COEF14_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_14_15_COEF14_SHIFT                        16
#define BCHP_RX_CSF_COEF_14_15_COEF14_DEFAULT                      0x00000420

/* RX :: CSF_COEF_14_15 :: COEF15 [15:00] */
#define BCHP_RX_CSF_COEF_14_15_COEF15_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_14_15_COEF15_SHIFT                        0
#define BCHP_RX_CSF_COEF_14_15_COEF15_DEFAULT                      0x000003df

/***************************************************************************
 *CSF_COEF_16_17 - channel selection filter coef 16 and 17
 ***************************************************************************/
/* RX :: CSF_COEF_16_17 :: COEF16 [31:16] */
#define BCHP_RX_CSF_COEF_16_17_COEF16_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_16_17_COEF16_SHIFT                        16
#define BCHP_RX_CSF_COEF_16_17_COEF16_DEFAULT                      0x00000217

/* RX :: CSF_COEF_16_17 :: COEF17 [15:00] */
#define BCHP_RX_CSF_COEF_16_17_COEF17_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_16_17_COEF17_SHIFT                        0
#define BCHP_RX_CSF_COEF_16_17_COEF17_DEFAULT                      0x0000febe

/***************************************************************************
 *CSF_COEF_18_19 - channel selection filter coef 18 and 19
 ***************************************************************************/
/* RX :: CSF_COEF_18_19 :: COEF18 [31:16] */
#define BCHP_RX_CSF_COEF_18_19_COEF18_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_18_19_COEF18_SHIFT                        16
#define BCHP_RX_CSF_COEF_18_19_COEF18_DEFAULT                      0x0000fa54

/* RX :: CSF_COEF_18_19 :: COEF19 [15:00] */
#define BCHP_RX_CSF_COEF_18_19_COEF19_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_18_19_COEF19_SHIFT                        0
#define BCHP_RX_CSF_COEF_18_19_COEF19_DEFAULT                      0x0000f5ed

/***************************************************************************
 *CSF_COEF_20_21 - channel selection filter coef 20 and 21
 ***************************************************************************/
/* RX :: CSF_COEF_20_21 :: COEF20 [31:16] */
#define BCHP_RX_CSF_COEF_20_21_COEF20_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_20_21_COEF20_SHIFT                        16
#define BCHP_RX_CSF_COEF_20_21_COEF20_DEFAULT                      0x0000f30e

/* RX :: CSF_COEF_20_21 :: COEF21 [15:00] */
#define BCHP_RX_CSF_COEF_20_21_COEF21_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_20_21_COEF21_SHIFT                        0
#define BCHP_RX_CSF_COEF_20_21_COEF21_DEFAULT                      0x0000f35a

/***************************************************************************
 *CSF_COEF_22_23 - channel selection filter coef 22 and 23
 ***************************************************************************/
/* RX :: CSF_COEF_22_23 :: COEF22 [31:16] */
#define BCHP_RX_CSF_COEF_22_23_COEF22_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_22_23_COEF22_SHIFT                        16
#define BCHP_RX_CSF_COEF_22_23_COEF22_DEFAULT                      0x0000f825

/* RX :: CSF_COEF_22_23 :: COEF23 [15:00] */
#define BCHP_RX_CSF_COEF_22_23_COEF23_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_22_23_COEF23_SHIFT                        0
#define BCHP_RX_CSF_COEF_22_23_COEF23_DEFAULT                      0x00000207

/***************************************************************************
 *CSF_COEF_24_25 - channel selection filter coef 24 and 25
 ***************************************************************************/
/* RX :: CSF_COEF_24_25 :: COEF24 [31:16] */
#define BCHP_RX_CSF_COEF_24_25_COEF24_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_24_25_COEF24_SHIFT                        16
#define BCHP_RX_CSF_COEF_24_25_COEF24_DEFAULT                      0x0000108e

/* RX :: CSF_COEF_24_25 :: COEF25 [15:00] */
#define BCHP_RX_CSF_COEF_24_25_COEF25_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_24_25_COEF25_SHIFT                        0
#define BCHP_RX_CSF_COEF_24_25_COEF25_DEFAULT                      0x00002229

/***************************************************************************
 *CSF_COEF_26_27 - channel selection filter coef 26 and 27
 ***************************************************************************/
/* RX :: CSF_COEF_26_27 :: COEF26 [31:16] */
#define BCHP_RX_CSF_COEF_26_27_COEF26_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_26_27_COEF26_SHIFT                        16
#define BCHP_RX_CSF_COEF_26_27_COEF26_DEFAULT                      0x0000345f

/* RX :: CSF_COEF_26_27 :: COEF27 [15:00] */
#define BCHP_RX_CSF_COEF_26_27_COEF27_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_26_27_COEF27_SHIFT                        0
#define BCHP_RX_CSF_COEF_26_27_COEF27_DEFAULT                      0x00004445

/***************************************************************************
 *CSF_COEF_28_29 - channel selection filter coef 28 and 29
 ***************************************************************************/
/* RX :: CSF_COEF_28_29 :: COEF28 [31:16] */
#define BCHP_RX_CSF_COEF_28_29_COEF28_MASK                         0xffff0000
#define BCHP_RX_CSF_COEF_28_29_COEF28_SHIFT                        16
#define BCHP_RX_CSF_COEF_28_29_COEF28_DEFAULT                      0x00004f1f

/* RX :: CSF_COEF_28_29 :: COEF29 [15:00] */
#define BCHP_RX_CSF_COEF_28_29_COEF29_MASK                         0x0000ffff
#define BCHP_RX_CSF_COEF_28_29_COEF29_SHIFT                        0
#define BCHP_RX_CSF_COEF_28_29_COEF29_DEFAULT                      0x000052f9

/***************************************************************************
 *AGCF_COEF_00_01 - AGC filter coef 0 and  1
 ***************************************************************************/
/* RX :: AGCF_COEF_00_01 :: reserved0 [31:30] */
#define BCHP_RX_AGCF_COEF_00_01_reserved0_MASK                     0xc0000000
#define BCHP_RX_AGCF_COEF_00_01_reserved0_SHIFT                    30

/* RX :: AGCF_COEF_00_01 :: COEF0 [29:16] */
#define BCHP_RX_AGCF_COEF_00_01_COEF0_MASK                         0x3fff0000
#define BCHP_RX_AGCF_COEF_00_01_COEF0_SHIFT                        16
#define BCHP_RX_AGCF_COEF_00_01_COEF0_DEFAULT                      0x00003f30

/* RX :: AGCF_COEF_00_01 :: reserved1 [15:14] */
#define BCHP_RX_AGCF_COEF_00_01_reserved1_MASK                     0x0000c000
#define BCHP_RX_AGCF_COEF_00_01_reserved1_SHIFT                    14

/* RX :: AGCF_COEF_00_01 :: COEF1 [13:00] */
#define BCHP_RX_AGCF_COEF_00_01_COEF1_MASK                         0x00003fff
#define BCHP_RX_AGCF_COEF_00_01_COEF1_SHIFT                        0
#define BCHP_RX_AGCF_COEF_00_01_COEF1_DEFAULT                      0x00003e25

/***************************************************************************
 *AGCF_COEF_02_03 - AGC filter coef 2 and  3
 ***************************************************************************/
/* RX :: AGCF_COEF_02_03 :: reserved0 [31:30] */
#define BCHP_RX_AGCF_COEF_02_03_reserved0_MASK                     0xc0000000
#define BCHP_RX_AGCF_COEF_02_03_reserved0_SHIFT                    30

/* RX :: AGCF_COEF_02_03 :: COEF2 [29:16] */
#define BCHP_RX_AGCF_COEF_02_03_COEF2_MASK                         0x3fff0000
#define BCHP_RX_AGCF_COEF_02_03_COEF2_SHIFT                        16
#define BCHP_RX_AGCF_COEF_02_03_COEF2_DEFAULT                      0x00003d5b

/* RX :: AGCF_COEF_02_03 :: reserved1 [15:14] */
#define BCHP_RX_AGCF_COEF_02_03_reserved1_MASK                     0x0000c000
#define BCHP_RX_AGCF_COEF_02_03_reserved1_SHIFT                    14

/* RX :: AGCF_COEF_02_03 :: COEF3 [13:00] */
#define BCHP_RX_AGCF_COEF_02_03_COEF3_MASK                         0x00003fff
#define BCHP_RX_AGCF_COEF_02_03_COEF3_SHIFT                        0
#define BCHP_RX_AGCF_COEF_02_03_COEF3_DEFAULT                      0x00003dc0

/***************************************************************************
 *AGCF_COEF_04_05 - AGC filter coef 4 and  5
 ***************************************************************************/
/* RX :: AGCF_COEF_04_05 :: reserved0 [31:30] */
#define BCHP_RX_AGCF_COEF_04_05_reserved0_MASK                     0xc0000000
#define BCHP_RX_AGCF_COEF_04_05_reserved0_SHIFT                    30

/* RX :: AGCF_COEF_04_05 :: COEF4 [29:16] */
#define BCHP_RX_AGCF_COEF_04_05_COEF4_MASK                         0x3fff0000
#define BCHP_RX_AGCF_COEF_04_05_COEF4_SHIFT                        16
#define BCHP_RX_AGCF_COEF_04_05_COEF4_DEFAULT                      0x00000031

/* RX :: AGCF_COEF_04_05 :: reserved1 [15:14] */
#define BCHP_RX_AGCF_COEF_04_05_reserved1_MASK                     0x0000c000
#define BCHP_RX_AGCF_COEF_04_05_reserved1_SHIFT                    14

/* RX :: AGCF_COEF_04_05 :: COEF5 [13:00] */
#define BCHP_RX_AGCF_COEF_04_05_COEF5_MASK                         0x00003fff
#define BCHP_RX_AGCF_COEF_04_05_COEF5_SHIFT                        0
#define BCHP_RX_AGCF_COEF_04_05_COEF5_DEFAULT                      0x00000501

/***************************************************************************
 *AGCF_COEF_06_07 - AGC filter coef 6 and  7
 ***************************************************************************/
/* RX :: AGCF_COEF_06_07 :: reserved0 [31:30] */
#define BCHP_RX_AGCF_COEF_06_07_reserved0_MASK                     0xc0000000
#define BCHP_RX_AGCF_COEF_06_07_reserved0_SHIFT                    30

/* RX :: AGCF_COEF_06_07 :: COEF6 [29:16] */
#define BCHP_RX_AGCF_COEF_06_07_COEF6_MASK                         0x3fff0000
#define BCHP_RX_AGCF_COEF_06_07_COEF6_SHIFT                        16
#define BCHP_RX_AGCF_COEF_06_07_COEF6_DEFAULT                      0x00000b93

/* RX :: AGCF_COEF_06_07 :: reserved1 [15:14] */
#define BCHP_RX_AGCF_COEF_06_07_reserved1_MASK                     0x0000c000
#define BCHP_RX_AGCF_COEF_06_07_reserved1_SHIFT                    14

/* RX :: AGCF_COEF_06_07 :: COEF7 [13:00] */
#define BCHP_RX_AGCF_COEF_06_07_COEF7_MASK                         0x00003fff
#define BCHP_RX_AGCF_COEF_06_07_COEF7_SHIFT                        0
#define BCHP_RX_AGCF_COEF_06_07_COEF7_DEFAULT                      0x0000126a

/***************************************************************************
 *AGCF_COEF_08_09 - AGC filter coef 8 and  9
 ***************************************************************************/
/* RX :: AGCF_COEF_08_09 :: reserved0 [31:30] */
#define BCHP_RX_AGCF_COEF_08_09_reserved0_MASK                     0xc0000000
#define BCHP_RX_AGCF_COEF_08_09_reserved0_SHIFT                    30

/* RX :: AGCF_COEF_08_09 :: COEF8 [29:16] */
#define BCHP_RX_AGCF_COEF_08_09_COEF8_MASK                         0x3fff0000
#define BCHP_RX_AGCF_COEF_08_09_COEF8_SHIFT                        16
#define BCHP_RX_AGCF_COEF_08_09_COEF8_DEFAULT                      0x0000179b

/* RX :: AGCF_COEF_08_09 :: reserved1 [15:14] */
#define BCHP_RX_AGCF_COEF_08_09_reserved1_MASK                     0x0000c000
#define BCHP_RX_AGCF_COEF_08_09_reserved1_SHIFT                    14

/* RX :: AGCF_COEF_08_09 :: COEF9 [13:00] */
#define BCHP_RX_AGCF_COEF_08_09_COEF9_MASK                         0x00003fff
#define BCHP_RX_AGCF_COEF_08_09_COEF9_SHIFT                        0
#define BCHP_RX_AGCF_COEF_08_09_COEF9_DEFAULT                      0x0000198b

/***************************************************************************
 *AGC_CTRL1 - AGC loop control
 ***************************************************************************/
/* RX :: AGC_CTRL1 :: reserved0 [31:24] */
#define BCHP_RX_AGC_CTRL1_reserved0_MASK                           0xff000000
#define BCHP_RX_AGC_CTRL1_reserved0_SHIFT                          24

/* RX :: AGC_CTRL1 :: PIP_THRESH [23:16] */
#define BCHP_RX_AGC_CTRL1_PIP_THRESH_MASK                          0x00ff0000
#define BCHP_RX_AGC_CTRL1_PIP_THRESH_SHIFT                         16
#define BCHP_RX_AGC_CTRL1_PIP_THRESH_DEFAULT                       0x000000ff

/* RX :: AGC_CTRL1 :: reserved1 [15:13] */
#define BCHP_RX_AGC_CTRL1_reserved1_MASK                           0x0000e000
#define BCHP_RX_AGC_CTRL1_reserved1_SHIFT                          13

/* RX :: AGC_CTRL1 :: LF_K [12:08] */
#define BCHP_RX_AGC_CTRL1_LF_K_MASK                                0x00001f00
#define BCHP_RX_AGC_CTRL1_LF_K_SHIFT                               8
#define BCHP_RX_AGC_CTRL1_LF_K_DEFAULT                             0x0000000a

/* RX :: AGC_CTRL1 :: reserved2 [07:06] */
#define BCHP_RX_AGC_CTRL1_reserved2_MASK                           0x000000c0
#define BCHP_RX_AGC_CTRL1_reserved2_SHIFT                          6

/* RX :: AGC_CTRL1 :: AVG_BETA [05:04] */
#define BCHP_RX_AGC_CTRL1_AVG_BETA_MASK                            0x00000030
#define BCHP_RX_AGC_CTRL1_AVG_BETA_SHIFT                           4
#define BCHP_RX_AGC_CTRL1_AVG_BETA_DEFAULT                         0x00000002

/* RX :: AGC_CTRL1 :: GAIN_STEP_THRESH [03:00] */
#define BCHP_RX_AGC_CTRL1_GAIN_STEP_THRESH_MASK                    0x0000000f
#define BCHP_RX_AGC_CTRL1_GAIN_STEP_THRESH_SHIFT                   0
#define BCHP_RX_AGC_CTRL1_GAIN_STEP_THRESH_DEFAULT                 0x00000008

/***************************************************************************
 *AGC_CTRL2 - AGC loop control
 ***************************************************************************/
/* RX :: AGC_CTRL2 :: reserved0 [31:30] */
#define BCHP_RX_AGC_CTRL2_reserved0_MASK                           0xc0000000
#define BCHP_RX_AGC_CTRL2_reserved0_SHIFT                          30

/* RX :: AGC_CTRL2 :: ANA_RS_RESET_RATE [29:28] */
#define BCHP_RX_AGC_CTRL2_ANA_RS_RESET_RATE_MASK                   0x30000000
#define BCHP_RX_AGC_CTRL2_ANA_RS_RESET_RATE_SHIFT                  28
#define BCHP_RX_AGC_CTRL2_ANA_RS_RESET_RATE_DEFAULT                0x00000000

/* RX :: AGC_CTRL2 :: reserved1 [27:25] */
#define BCHP_RX_AGC_CTRL2_reserved1_MASK                           0x0e000000
#define BCHP_RX_AGC_CTRL2_reserved1_SHIFT                          25

/* RX :: AGC_CTRL2 :: CLIP [24:20] */
#define BCHP_RX_AGC_CTRL2_CLIP_MASK                                0x01f00000
#define BCHP_RX_AGC_CTRL2_CLIP_SHIFT                               20
#define BCHP_RX_AGC_CTRL2_CLIP_DEFAULT                             0x0000000d

/* RX :: AGC_CTRL2 :: PD_RESET_DIG_EN [19:19] */
#define BCHP_RX_AGC_CTRL2_PD_RESET_DIG_EN_MASK                     0x00080000
#define BCHP_RX_AGC_CTRL2_PD_RESET_DIG_EN_SHIFT                    19
#define BCHP_RX_AGC_CTRL2_PD_RESET_DIG_EN_DEFAULT                  0x00000000

/* RX :: AGC_CTRL2 :: RESET_ANA_GAIN [18:18] */
#define BCHP_RX_AGC_CTRL2_RESET_ANA_GAIN_MASK                      0x00040000
#define BCHP_RX_AGC_CTRL2_RESET_ANA_GAIN_SHIFT                     18
#define BCHP_RX_AGC_CTRL2_RESET_ANA_GAIN_DEFAULT                   0x00000000

/* RX :: AGC_CTRL2 :: RESET_LF [17:17] */
#define BCHP_RX_AGC_CTRL2_RESET_LF_MASK                            0x00020000
#define BCHP_RX_AGC_CTRL2_RESET_LF_SHIFT                           17
#define BCHP_RX_AGC_CTRL2_RESET_LF_DEFAULT                         0x00000000

/* RX :: AGC_CTRL2 :: RESET_AVG [16:16] */
#define BCHP_RX_AGC_CTRL2_RESET_AVG_MASK                           0x00010000
#define BCHP_RX_AGC_CTRL2_RESET_AVG_SHIFT                          16
#define BCHP_RX_AGC_CTRL2_RESET_AVG_DEFAULT                        0x00000000

/* RX :: AGC_CTRL2 :: OVRD_ANA_RS_RESET [15:15] */
#define BCHP_RX_AGC_CTRL2_OVRD_ANA_RS_RESET_MASK                   0x00008000
#define BCHP_RX_AGC_CTRL2_OVRD_ANA_RS_RESET_SHIFT                  15
#define BCHP_RX_AGC_CTRL2_OVRD_ANA_RS_RESET_DEFAULT                0x00000000

/* RX :: AGC_CTRL2 :: OVRD_GAIN_MAX [14:14] */
#define BCHP_RX_AGC_CTRL2_OVRD_GAIN_MAX_MASK                       0x00004000
#define BCHP_RX_AGC_CTRL2_OVRD_GAIN_MAX_SHIFT                      14
#define BCHP_RX_AGC_CTRL2_OVRD_GAIN_MAX_DEFAULT                    0x00000000

/* RX :: AGC_CTRL2 :: OVRD_NOTCH_ADJ [13:13] */
#define BCHP_RX_AGC_CTRL2_OVRD_NOTCH_ADJ_MASK                      0x00002000
#define BCHP_RX_AGC_CTRL2_OVRD_NOTCH_ADJ_SHIFT                     13
#define BCHP_RX_AGC_CTRL2_OVRD_NOTCH_ADJ_DEFAULT                   0x00000000

/* RX :: AGC_CTRL2 :: OVRD_PD_RESET [12:12] */
#define BCHP_RX_AGC_CTRL2_OVRD_PD_RESET_MASK                       0x00001000
#define BCHP_RX_AGC_CTRL2_OVRD_PD_RESET_SHIFT                      12
#define BCHP_RX_AGC_CTRL2_OVRD_PD_RESET_DEFAULT                    0x00000000

/* RX :: AGC_CTRL2 :: OVRD_CLIP_EN [11:11] */
#define BCHP_RX_AGC_CTRL2_OVRD_CLIP_EN_MASK                        0x00000800
#define BCHP_RX_AGC_CTRL2_OVRD_CLIP_EN_SHIFT                       11
#define BCHP_RX_AGC_CTRL2_OVRD_CLIP_EN_DEFAULT                     0x00000000

/* RX :: AGC_CTRL2 :: OVRD_FRZ_ANA_GAIN [10:10] */
#define BCHP_RX_AGC_CTRL2_OVRD_FRZ_ANA_GAIN_MASK                   0x00000400
#define BCHP_RX_AGC_CTRL2_OVRD_FRZ_ANA_GAIN_SHIFT                  10
#define BCHP_RX_AGC_CTRL2_OVRD_FRZ_ANA_GAIN_DEFAULT                0x00000000

/* RX :: AGC_CTRL2 :: OVRD_FRZ_LF [09:09] */
#define BCHP_RX_AGC_CTRL2_OVRD_FRZ_LF_MASK                         0x00000200
#define BCHP_RX_AGC_CTRL2_OVRD_FRZ_LF_SHIFT                        9
#define BCHP_RX_AGC_CTRL2_OVRD_FRZ_LF_DEFAULT                      0x00000000

/* RX :: AGC_CTRL2 :: OVRD_TBL_SEL [08:08] */
#define BCHP_RX_AGC_CTRL2_OVRD_TBL_SEL_MASK                        0x00000100
#define BCHP_RX_AGC_CTRL2_OVRD_TBL_SEL_SHIFT                       8
#define BCHP_RX_AGC_CTRL2_OVRD_TBL_SEL_DEFAULT                     0x00000000

/* RX :: AGC_CTRL2 :: PIP_RESET_EN [07:07] */
#define BCHP_RX_AGC_CTRL2_PIP_RESET_EN_MASK                        0x00000080
#define BCHP_RX_AGC_CTRL2_PIP_RESET_EN_SHIFT                       7
#define BCHP_RX_AGC_CTRL2_PIP_RESET_EN_DEFAULT                     0x00000001

/* RX :: AGC_CTRL2 :: ANA_RS_RESET [06:06] */
#define BCHP_RX_AGC_CTRL2_ANA_RS_RESET_MASK                        0x00000040
#define BCHP_RX_AGC_CTRL2_ANA_RS_RESET_SHIFT                       6
#define BCHP_RX_AGC_CTRL2_ANA_RS_RESET_DEFAULT                     0x00000000

/* RX :: AGC_CTRL2 :: TBL_SEL [05:05] */
#define BCHP_RX_AGC_CTRL2_TBL_SEL_MASK                             0x00000020
#define BCHP_RX_AGC_CTRL2_TBL_SEL_SHIFT                            5
#define BCHP_RX_AGC_CTRL2_TBL_SEL_DEFAULT                          0x00000000

/* RX :: AGC_CTRL2 :: PD_RESET [04:04] */
#define BCHP_RX_AGC_CTRL2_PD_RESET_MASK                            0x00000010
#define BCHP_RX_AGC_CTRL2_PD_RESET_SHIFT                           4
#define BCHP_RX_AGC_CTRL2_PD_RESET_DEFAULT                         0x00000000

/* RX :: AGC_CTRL2 :: CLIP_EN [03:03] */
#define BCHP_RX_AGC_CTRL2_CLIP_EN_MASK                             0x00000008
#define BCHP_RX_AGC_CTRL2_CLIP_EN_SHIFT                            3
#define BCHP_RX_AGC_CTRL2_CLIP_EN_DEFAULT                          0x00000000

/* RX :: AGC_CTRL2 :: FRZ_ANA_GAIN [02:02] */
#define BCHP_RX_AGC_CTRL2_FRZ_ANA_GAIN_MASK                        0x00000004
#define BCHP_RX_AGC_CTRL2_FRZ_ANA_GAIN_SHIFT                       2
#define BCHP_RX_AGC_CTRL2_FRZ_ANA_GAIN_DEFAULT                     0x00000000

/* RX :: AGC_CTRL2 :: FRZ_LF [01:01] */
#define BCHP_RX_AGC_CTRL2_FRZ_LF_MASK                              0x00000002
#define BCHP_RX_AGC_CTRL2_FRZ_LF_SHIFT                             1
#define BCHP_RX_AGC_CTRL2_FRZ_LF_DEFAULT                           0x00000000

/* RX :: AGC_CTRL2 :: FRZ_AVG [00:00] */
#define BCHP_RX_AGC_CTRL2_FRZ_AVG_MASK                             0x00000001
#define BCHP_RX_AGC_CTRL2_FRZ_AVG_SHIFT                            0
#define BCHP_RX_AGC_CTRL2_FRZ_AVG_DEFAULT                          0x00000000

/***************************************************************************
 *AGC_AVG - AGC leaky averager data
 ***************************************************************************/
/* RX :: AGC_AVG :: reserved0 [31:15] */
#define BCHP_RX_AGC_AVG_reserved0_MASK                             0xffff8000
#define BCHP_RX_AGC_AVG_reserved0_SHIFT                            15

/* RX :: AGC_AVG :: DATA [14:00] */
#define BCHP_RX_AGC_AVG_DATA_MASK                                  0x00007fff
#define BCHP_RX_AGC_AVG_DATA_SHIFT                                 0
#define BCHP_RX_AGC_AVG_DATA_DEFAULT                               0x00000000

/***************************************************************************
 *AGC_LF - AGC loop filter data
 ***************************************************************************/
/* RX :: AGC_LF :: reserved0 [31:28] */
#define BCHP_RX_AGC_LF_reserved0_MASK                              0xf0000000
#define BCHP_RX_AGC_LF_reserved0_SHIFT                             28

/* RX :: AGC_LF :: DATA [27:00] */
#define BCHP_RX_AGC_LF_DATA_MASK                                   0x0fffffff
#define BCHP_RX_AGC_LF_DATA_SHIFT                                  0
#define BCHP_RX_AGC_LF_DATA_DEFAULT                                0x00000000

/***************************************************************************
 *AGC_GAIN - AGC gain settings
 ***************************************************************************/
/* RX :: AGC_GAIN :: TARGET [31:24] */
#define BCHP_RX_AGC_GAIN_TARGET_MASK                               0xff000000
#define BCHP_RX_AGC_GAIN_TARGET_SHIFT                              24
#define BCHP_RX_AGC_GAIN_TARGET_DEFAULT                            0x00000060

/* RX :: AGC_GAIN :: OFFSET [23:16] */
#define BCHP_RX_AGC_GAIN_OFFSET_MASK                               0x00ff0000
#define BCHP_RX_AGC_GAIN_OFFSET_SHIFT                              16
#define BCHP_RX_AGC_GAIN_OFFSET_DEFAULT                            0x00000028

/* RX :: AGC_GAIN :: reserved0 [15:15] */
#define BCHP_RX_AGC_GAIN_reserved0_MASK                            0x00008000
#define BCHP_RX_AGC_GAIN_reserved0_SHIFT                           15

/* RX :: AGC_GAIN :: LIMIT_HI [14:08] */
#define BCHP_RX_AGC_GAIN_LIMIT_HI_MASK                             0x00007f00
#define BCHP_RX_AGC_GAIN_LIMIT_HI_SHIFT                            8
#define BCHP_RX_AGC_GAIN_LIMIT_HI_DEFAULT                          0x00000078

/* RX :: AGC_GAIN :: reserved1 [07:06] */
#define BCHP_RX_AGC_GAIN_reserved1_MASK                            0x000000c0
#define BCHP_RX_AGC_GAIN_reserved1_SHIFT                           6

/* RX :: AGC_GAIN :: LIMIT_LO [05:00] */
#define BCHP_RX_AGC_GAIN_LIMIT_LO_MASK                             0x0000003f
#define BCHP_RX_AGC_GAIN_LIMIT_LO_SHIFT                            0
#define BCHP_RX_AGC_GAIN_LIMIT_LO_DEFAULT                          0x00000022

/***************************************************************************
 *AGC_ANA_GAIN - AGC analog gain settings
 ***************************************************************************/
/* RX :: AGC_ANA_GAIN :: reserved0 [31:22] */
#define BCHP_RX_AGC_ANA_GAIN_reserved0_MASK                        0xffc00000
#define BCHP_RX_AGC_ANA_GAIN_reserved0_SHIFT                       22

/* RX :: AGC_ANA_GAIN :: MAX [21:16] */
#define BCHP_RX_AGC_ANA_GAIN_MAX_MASK                              0x003f0000
#define BCHP_RX_AGC_ANA_GAIN_MAX_SHIFT                             16
#define BCHP_RX_AGC_ANA_GAIN_MAX_DEFAULT                           0x00000039

/* RX :: AGC_ANA_GAIN :: reserved1 [15:08] */
#define BCHP_RX_AGC_ANA_GAIN_reserved1_MASK                        0x0000ff00
#define BCHP_RX_AGC_ANA_GAIN_reserved1_SHIFT                       8

/* RX :: AGC_ANA_GAIN :: MIN [07:04] */
#define BCHP_RX_AGC_ANA_GAIN_MIN_MASK                              0x000000f0
#define BCHP_RX_AGC_ANA_GAIN_MIN_SHIFT                             4
#define BCHP_RX_AGC_ANA_GAIN_MIN_DEFAULT                           0x00000006

/* RX :: AGC_ANA_GAIN :: HYST [03:00] */
#define BCHP_RX_AGC_ANA_GAIN_HYST_MASK                             0x0000000f
#define BCHP_RX_AGC_ANA_GAIN_HYST_SHIFT                            0
#define BCHP_RX_AGC_ANA_GAIN_HYST_DEFAULT                          0x00000003

/***************************************************************************
 *AGC_DETECT1 - AGC analog detect M of N
 ***************************************************************************/
/* RX :: AGC_DETECT1 :: SATDET_HI_M [31:28] */
#define BCHP_RX_AGC_DETECT1_SATDET_HI_M_MASK                       0xf0000000
#define BCHP_RX_AGC_DETECT1_SATDET_HI_M_SHIFT                      28
#define BCHP_RX_AGC_DETECT1_SATDET_HI_M_DEFAULT                    0x00000001

/* RX :: AGC_DETECT1 :: SATDET_HI_N [27:24] */
#define BCHP_RX_AGC_DETECT1_SATDET_HI_N_MASK                       0x0f000000
#define BCHP_RX_AGC_DETECT1_SATDET_HI_N_SHIFT                      24
#define BCHP_RX_AGC_DETECT1_SATDET_HI_N_DEFAULT                    0x00000001

/* RX :: AGC_DETECT1 :: SATDET_LO_M [23:20] */
#define BCHP_RX_AGC_DETECT1_SATDET_LO_M_MASK                       0x00f00000
#define BCHP_RX_AGC_DETECT1_SATDET_LO_M_SHIFT                      20
#define BCHP_RX_AGC_DETECT1_SATDET_LO_M_DEFAULT                    0x00000001

/* RX :: AGC_DETECT1 :: SATDET_LO_N [19:16] */
#define BCHP_RX_AGC_DETECT1_SATDET_LO_N_MASK                       0x000f0000
#define BCHP_RX_AGC_DETECT1_SATDET_LO_N_SHIFT                      16
#define BCHP_RX_AGC_DETECT1_SATDET_LO_N_DEFAULT                    0x00000001

/* RX :: AGC_DETECT1 :: WRSSI_HI_M [15:12] */
#define BCHP_RX_AGC_DETECT1_WRSSI_HI_M_MASK                        0x0000f000
#define BCHP_RX_AGC_DETECT1_WRSSI_HI_M_SHIFT                       12
#define BCHP_RX_AGC_DETECT1_WRSSI_HI_M_DEFAULT                     0x00000001

/* RX :: AGC_DETECT1 :: WRSSI_HI_N [11:08] */
#define BCHP_RX_AGC_DETECT1_WRSSI_HI_N_MASK                        0x00000f00
#define BCHP_RX_AGC_DETECT1_WRSSI_HI_N_SHIFT                       8
#define BCHP_RX_AGC_DETECT1_WRSSI_HI_N_DEFAULT                     0x00000001

/* RX :: AGC_DETECT1 :: WRSSI_LO_M [07:04] */
#define BCHP_RX_AGC_DETECT1_WRSSI_LO_M_MASK                        0x000000f0
#define BCHP_RX_AGC_DETECT1_WRSSI_LO_M_SHIFT                       4
#define BCHP_RX_AGC_DETECT1_WRSSI_LO_M_DEFAULT                     0x00000001

/* RX :: AGC_DETECT1 :: WRSSI_LO_N [03:00] */
#define BCHP_RX_AGC_DETECT1_WRSSI_LO_N_MASK                        0x0000000f
#define BCHP_RX_AGC_DETECT1_WRSSI_LO_N_SHIFT                       0
#define BCHP_RX_AGC_DETECT1_WRSSI_LO_N_DEFAULT                     0x00000001

/***************************************************************************
 *AGC_DETECT2 - AGC analog detect L for SATDET
 ***************************************************************************/
/* RX :: AGC_DETECT2 :: SATDET_HI_L [31:16] */
#define BCHP_RX_AGC_DETECT2_SATDET_HI_L_MASK                       0xffff0000
#define BCHP_RX_AGC_DETECT2_SATDET_HI_L_SHIFT                      16
#define BCHP_RX_AGC_DETECT2_SATDET_HI_L_DEFAULT                    0x00000080

/* RX :: AGC_DETECT2 :: SATDET_LO_L [15:00] */
#define BCHP_RX_AGC_DETECT2_SATDET_LO_L_MASK                       0x0000ffff
#define BCHP_RX_AGC_DETECT2_SATDET_LO_L_SHIFT                      0
#define BCHP_RX_AGC_DETECT2_SATDET_LO_L_DEFAULT                    0x0000ffff

/***************************************************************************
 *AGC_DETECT3 - AGC analog detect L for WRSSI
 ***************************************************************************/
/* RX :: AGC_DETECT3 :: WRSSI_HI_L [31:16] */
#define BCHP_RX_AGC_DETECT3_WRSSI_HI_L_MASK                        0xffff0000
#define BCHP_RX_AGC_DETECT3_WRSSI_HI_L_SHIFT                       16
#define BCHP_RX_AGC_DETECT3_WRSSI_HI_L_DEFAULT                     0x00000080

/* RX :: AGC_DETECT3 :: WRSSI_LO_L [15:00] */
#define BCHP_RX_AGC_DETECT3_WRSSI_LO_L_MASK                        0x0000ffff
#define BCHP_RX_AGC_DETECT3_WRSSI_LO_L_SHIFT                       0
#define BCHP_RX_AGC_DETECT3_WRSSI_LO_L_DEFAULT                     0x0000ffff

/***************************************************************************
 *AGC_DETECT_STAT - AGC analog detect status
 ***************************************************************************/
/* RX :: AGC_DETECT_STAT :: reserved0 [31:04] */
#define BCHP_RX_AGC_DETECT_STAT_reserved0_MASK                     0xfffffff0
#define BCHP_RX_AGC_DETECT_STAT_reserved0_SHIFT                    4

/* RX :: AGC_DETECT_STAT :: SATDET_HI [03:03] */
#define BCHP_RX_AGC_DETECT_STAT_SATDET_HI_MASK                     0x00000008
#define BCHP_RX_AGC_DETECT_STAT_SATDET_HI_SHIFT                    3
#define BCHP_RX_AGC_DETECT_STAT_SATDET_HI_DEFAULT                  0x00000000

/* RX :: AGC_DETECT_STAT :: SATDET_LO [02:02] */
#define BCHP_RX_AGC_DETECT_STAT_SATDET_LO_MASK                     0x00000004
#define BCHP_RX_AGC_DETECT_STAT_SATDET_LO_SHIFT                    2
#define BCHP_RX_AGC_DETECT_STAT_SATDET_LO_DEFAULT                  0x00000000

/* RX :: AGC_DETECT_STAT :: WRSSI_HI [01:01] */
#define BCHP_RX_AGC_DETECT_STAT_WRSSI_HI_MASK                      0x00000002
#define BCHP_RX_AGC_DETECT_STAT_WRSSI_HI_SHIFT                     1
#define BCHP_RX_AGC_DETECT_STAT_WRSSI_HI_DEFAULT                   0x00000000

/* RX :: AGC_DETECT_STAT :: WRSSI_LO [00:00] */
#define BCHP_RX_AGC_DETECT_STAT_WRSSI_LO_MASK                      0x00000001
#define BCHP_RX_AGC_DETECT_STAT_WRSSI_LO_SHIFT                     0
#define BCHP_RX_AGC_DETECT_STAT_WRSSI_LO_DEFAULT                   0x00000000

/***************************************************************************
 *AGC_GAIN_STAT1 - AGC analog gain status
 ***************************************************************************/
/* RX :: AGC_GAIN_STAT1 :: SATDET_HI [31:16] */
#define BCHP_RX_AGC_GAIN_STAT1_SATDET_HI_MASK                      0xffff0000
#define BCHP_RX_AGC_GAIN_STAT1_SATDET_HI_SHIFT                     16
#define BCHP_RX_AGC_GAIN_STAT1_SATDET_HI_DEFAULT                   0x00000000

/* RX :: AGC_GAIN_STAT1 :: SATDET_LO [15:00] */
#define BCHP_RX_AGC_GAIN_STAT1_SATDET_LO_MASK                      0x0000ffff
#define BCHP_RX_AGC_GAIN_STAT1_SATDET_LO_SHIFT                     0
#define BCHP_RX_AGC_GAIN_STAT1_SATDET_LO_DEFAULT                   0x00000000

/***************************************************************************
 *AGC_GAIN_STAT2 - AGC analog gain status
 ***************************************************************************/
/* RX :: AGC_GAIN_STAT2 :: WRSSI_HI [31:16] */
#define BCHP_RX_AGC_GAIN_STAT2_WRSSI_HI_MASK                       0xffff0000
#define BCHP_RX_AGC_GAIN_STAT2_WRSSI_HI_SHIFT                      16
#define BCHP_RX_AGC_GAIN_STAT2_WRSSI_HI_DEFAULT                    0x00000000

/* RX :: AGC_GAIN_STAT2 :: WRSSI_LO [15:00] */
#define BCHP_RX_AGC_GAIN_STAT2_WRSSI_LO_MASK                       0x0000ffff
#define BCHP_RX_AGC_GAIN_STAT2_WRSSI_LO_SHIFT                      0
#define BCHP_RX_AGC_GAIN_STAT2_WRSSI_LO_DEFAULT                    0x00000000

/***************************************************************************
 *AGC_TIMER1 - AGC wait timer
 ***************************************************************************/
/* RX :: AGC_TIMER1 :: reserved0 [31:25] */
#define BCHP_RX_AGC_TIMER1_reserved0_MASK                          0xfe000000
#define BCHP_RX_AGC_TIMER1_reserved0_SHIFT                         25

/* RX :: AGC_TIMER1 :: WAIT_ANA [24:16] */
#define BCHP_RX_AGC_TIMER1_WAIT_ANA_MASK                           0x01ff0000
#define BCHP_RX_AGC_TIMER1_WAIT_ANA_SHIFT                          16
#define BCHP_RX_AGC_TIMER1_WAIT_ANA_DEFAULT                        0x0000012c

/* RX :: AGC_TIMER1 :: reserved1 [15:09] */
#define BCHP_RX_AGC_TIMER1_reserved1_MASK                          0x0000fe00
#define BCHP_RX_AGC_TIMER1_reserved1_SHIFT                         9

/* RX :: AGC_TIMER1 :: WAIT_DIG [08:00] */
#define BCHP_RX_AGC_TIMER1_WAIT_DIG_MASK                           0x000001ff
#define BCHP_RX_AGC_TIMER1_WAIT_DIG_SHIFT                          0
#define BCHP_RX_AGC_TIMER1_WAIT_DIG_DEFAULT                        0x00000014

/***************************************************************************
 *AGC_TIMER2 - AGC wait timer
 ***************************************************************************/
/* RX :: AGC_TIMER2 :: reserved0 [31:29] */
#define BCHP_RX_AGC_TIMER2_reserved0_MASK                          0xe0000000
#define BCHP_RX_AGC_TIMER2_reserved0_SHIFT                         29

/* RX :: AGC_TIMER2 :: PD_RST_MODE [28:28] */
#define BCHP_RX_AGC_TIMER2_PD_RST_MODE_MASK                        0x10000000
#define BCHP_RX_AGC_TIMER2_PD_RST_MODE_SHIFT                       28
#define BCHP_RX_AGC_TIMER2_PD_RST_MODE_DEFAULT                     0x00000001

/* RX :: AGC_TIMER2 :: reserved1 [27:25] */
#define BCHP_RX_AGC_TIMER2_reserved1_MASK                          0x0e000000
#define BCHP_RX_AGC_TIMER2_reserved1_SHIFT                         25

/* RX :: AGC_TIMER2 :: WAIT_CLIP [24:16] */
#define BCHP_RX_AGC_TIMER2_WAIT_CLIP_MASK                          0x01ff0000
#define BCHP_RX_AGC_TIMER2_WAIT_CLIP_SHIFT                         16
#define BCHP_RX_AGC_TIMER2_WAIT_CLIP_DEFAULT                       0x00000028

/* RX :: AGC_TIMER2 :: PD_RST_THRESH [15:12] */
#define BCHP_RX_AGC_TIMER2_PD_RST_THRESH_MASK                      0x0000f000
#define BCHP_RX_AGC_TIMER2_PD_RST_THRESH_SHIFT                     12
#define BCHP_RX_AGC_TIMER2_PD_RST_THRESH_DEFAULT                   0x00000003

/* RX :: AGC_TIMER2 :: reserved2 [11:09] */
#define BCHP_RX_AGC_TIMER2_reserved2_MASK                          0x00000e00
#define BCHP_RX_AGC_TIMER2_reserved2_SHIFT                         9

/* RX :: AGC_TIMER2 :: WAIT_PD_RST [08:00] */
#define BCHP_RX_AGC_TIMER2_WAIT_PD_RST_MASK                        0x000001ff
#define BCHP_RX_AGC_TIMER2_WAIT_PD_RST_SHIFT                       0
#define BCHP_RX_AGC_TIMER2_WAIT_PD_RST_DEFAULT                     0x00000014

/***************************************************************************
 *AGC_TIMER3 - AGC wait timer
 ***************************************************************************/
/* RX :: AGC_TIMER3 :: reserved0 [31:25] */
#define BCHP_RX_AGC_TIMER3_reserved0_MASK                          0xfe000000
#define BCHP_RX_AGC_TIMER3_reserved0_SHIFT                         25

/* RX :: AGC_TIMER3 :: WAIT_PD_VALID [24:16] */
#define BCHP_RX_AGC_TIMER3_WAIT_PD_VALID_MASK                      0x01ff0000
#define BCHP_RX_AGC_TIMER3_WAIT_PD_VALID_SHIFT                     16
#define BCHP_RX_AGC_TIMER3_WAIT_PD_VALID_DEFAULT                   0x0000012c

/* RX :: AGC_TIMER3 :: reserved1 [15:09] */
#define BCHP_RX_AGC_TIMER3_reserved1_MASK                          0x0000fe00
#define BCHP_RX_AGC_TIMER3_reserved1_SHIFT                         9

/* RX :: AGC_TIMER3 :: WAIT_NOTCH [08:00] */
#define BCHP_RX_AGC_TIMER3_WAIT_NOTCH_MASK                         0x000001ff
#define BCHP_RX_AGC_TIMER3_WAIT_NOTCH_SHIFT                        0
#define BCHP_RX_AGC_TIMER3_WAIT_NOTCH_DEFAULT                      0x00000000

/***************************************************************************
 *AGC_TIMER4 - AGC wait timer
 ***************************************************************************/
/* RX :: AGC_TIMER4 :: reserved0 [31:25] */
#define BCHP_RX_AGC_TIMER4_reserved0_MASK                          0xfe000000
#define BCHP_RX_AGC_TIMER4_reserved0_SHIFT                         25

/* RX :: AGC_TIMER4 :: WAIT_GAIN_TBL1 [24:16] */
#define BCHP_RX_AGC_TIMER4_WAIT_GAIN_TBL1_MASK                     0x01ff0000
#define BCHP_RX_AGC_TIMER4_WAIT_GAIN_TBL1_SHIFT                    16
#define BCHP_RX_AGC_TIMER4_WAIT_GAIN_TBL1_DEFAULT                  0x00000000

/* RX :: AGC_TIMER4 :: reserved1 [15:09] */
#define BCHP_RX_AGC_TIMER4_reserved1_MASK                          0x0000fe00
#define BCHP_RX_AGC_TIMER4_reserved1_SHIFT                         9

/* RX :: AGC_TIMER4 :: WAIT_GAIN_TBL2 [08:00] */
#define BCHP_RX_AGC_TIMER4_WAIT_GAIN_TBL2_MASK                     0x000001ff
#define BCHP_RX_AGC_TIMER4_WAIT_GAIN_TBL2_SHIFT                    0
#define BCHP_RX_AGC_TIMER4_WAIT_GAIN_TBL2_DEFAULT                  0x00000190

/***************************************************************************
 *AGC_TIMER5 - AGC wait timer
 ***************************************************************************/
/* RX :: AGC_TIMER5 :: PD_RST_THRESH_DIG1 [31:24] */
#define BCHP_RX_AGC_TIMER5_PD_RST_THRESH_DIG1_MASK                 0xff000000
#define BCHP_RX_AGC_TIMER5_PD_RST_THRESH_DIG1_SHIFT                24
#define BCHP_RX_AGC_TIMER5_PD_RST_THRESH_DIG1_DEFAULT              0x00000060

/* RX :: AGC_TIMER5 :: reserved0 [23:17] */
#define BCHP_RX_AGC_TIMER5_reserved0_MASK                          0x00fe0000
#define BCHP_RX_AGC_TIMER5_reserved0_SHIFT                         17

/* RX :: AGC_TIMER5 :: PD_RST_DIG_L [16:08] */
#define BCHP_RX_AGC_TIMER5_PD_RST_DIG_L_MASK                       0x0001ff00
#define BCHP_RX_AGC_TIMER5_PD_RST_DIG_L_SHIFT                      8
#define BCHP_RX_AGC_TIMER5_PD_RST_DIG_L_DEFAULT                    0x000000c8

/* RX :: AGC_TIMER5 :: PD_RST_THRESH_DIG [07:00] */
#define BCHP_RX_AGC_TIMER5_PD_RST_THRESH_DIG_MASK                  0x000000ff
#define BCHP_RX_AGC_TIMER5_PD_RST_THRESH_DIG_SHIFT                 0
#define BCHP_RX_AGC_TIMER5_PD_RST_THRESH_DIG_DEFAULT               0x00000030

/***************************************************************************
 *AGC_GAIN_TBL - AGC analog gain table settings
 ***************************************************************************/
/* RX :: AGC_GAIN_TBL :: reserved0 [31:30] */
#define BCHP_RX_AGC_GAIN_TBL_reserved0_MASK                        0xc0000000
#define BCHP_RX_AGC_GAIN_TBL_reserved0_SHIFT                       30

/* RX :: AGC_GAIN_TBL :: BACKOFF2 [29:24] */
#define BCHP_RX_AGC_GAIN_TBL_BACKOFF2_MASK                         0x3f000000
#define BCHP_RX_AGC_GAIN_TBL_BACKOFF2_SHIFT                        24
#define BCHP_RX_AGC_GAIN_TBL_BACKOFF2_DEFAULT                      0x0000002a

/* RX :: AGC_GAIN_TBL :: reserved1 [23:21] */
#define BCHP_RX_AGC_GAIN_TBL_reserved1_MASK                        0x00e00000
#define BCHP_RX_AGC_GAIN_TBL_reserved1_SHIFT                       21

/* RX :: AGC_GAIN_TBL :: STEP_DOWN2 [20:16] */
#define BCHP_RX_AGC_GAIN_TBL_STEP_DOWN2_MASK                       0x001f0000
#define BCHP_RX_AGC_GAIN_TBL_STEP_DOWN2_SHIFT                      16
#define BCHP_RX_AGC_GAIN_TBL_STEP_DOWN2_DEFAULT                    0x00000003

/* RX :: AGC_GAIN_TBL :: reserved2 [15:14] */
#define BCHP_RX_AGC_GAIN_TBL_reserved2_MASK                        0x0000c000
#define BCHP_RX_AGC_GAIN_TBL_reserved2_SHIFT                       14

/* RX :: AGC_GAIN_TBL :: BACKOFF1 [13:08] */
#define BCHP_RX_AGC_GAIN_TBL_BACKOFF1_MASK                         0x00003f00
#define BCHP_RX_AGC_GAIN_TBL_BACKOFF1_SHIFT                        8
#define BCHP_RX_AGC_GAIN_TBL_BACKOFF1_DEFAULT                      0x0000001a

/* RX :: AGC_GAIN_TBL :: reserved3 [07:05] */
#define BCHP_RX_AGC_GAIN_TBL_reserved3_MASK                        0x000000e0
#define BCHP_RX_AGC_GAIN_TBL_reserved3_SHIFT                       5

/* RX :: AGC_GAIN_TBL :: STEP_DOWN1 [04:00] */
#define BCHP_RX_AGC_GAIN_TBL_STEP_DOWN1_MASK                       0x0000001f
#define BCHP_RX_AGC_GAIN_TBL_STEP_DOWN1_SHIFT                      0
#define BCHP_RX_AGC_GAIN_TBL_STEP_DOWN1_DEFAULT                    0x00000009

/***************************************************************************
 *AGC_TBL_ADDR - AGC analog gain table address
 ***************************************************************************/
/* RX :: AGC_TBL_ADDR :: reserved0 [31:06] */
#define BCHP_RX_AGC_TBL_ADDR_reserved0_MASK                        0xffffffc0
#define BCHP_RX_AGC_TBL_ADDR_reserved0_SHIFT                       6

/* RX :: AGC_TBL_ADDR :: START [05:00] */
#define BCHP_RX_AGC_TBL_ADDR_START_MASK                            0x0000003f
#define BCHP_RX_AGC_TBL_ADDR_START_SHIFT                           0
#define BCHP_RX_AGC_TBL_ADDR_START_DEFAULT                         0x00000000

/***************************************************************************
 *AGC_TBL_DATA - AGC analog gain table data
 ***************************************************************************/
/* RX :: AGC_TBL_DATA :: reserved0 [31:21] */
#define BCHP_RX_AGC_TBL_DATA_reserved0_MASK                        0xffe00000
#define BCHP_RX_AGC_TBL_DATA_reserved0_SHIFT                       21

/* RX :: AGC_TBL_DATA :: IBOOST [20:20] */
#define BCHP_RX_AGC_TBL_DATA_IBOOST_MASK                           0x00100000
#define BCHP_RX_AGC_TBL_DATA_IBOOST_SHIFT                          20
#define BCHP_RX_AGC_TBL_DATA_IBOOST_DEFAULT                        0x00000001

/* RX :: AGC_TBL_DATA :: reserved1 [19:19] */
#define BCHP_RX_AGC_TBL_DATA_reserved1_MASK                        0x00080000
#define BCHP_RX_AGC_TBL_DATA_reserved1_SHIFT                       19

/* RX :: AGC_TBL_DATA :: LNA1 [18:16] */
#define BCHP_RX_AGC_TBL_DATA_LNA1_MASK                             0x00070000
#define BCHP_RX_AGC_TBL_DATA_LNA1_SHIFT                            16
#define BCHP_RX_AGC_TBL_DATA_LNA1_DEFAULT                          0x00000007

/* RX :: AGC_TBL_DATA :: reserved2 [15:15] */
#define BCHP_RX_AGC_TBL_DATA_reserved2_MASK                        0x00008000
#define BCHP_RX_AGC_TBL_DATA_reserved2_SHIFT                       15

/* RX :: AGC_TBL_DATA :: LNA2 [14:12] */
#define BCHP_RX_AGC_TBL_DATA_LNA2_MASK                             0x00007000
#define BCHP_RX_AGC_TBL_DATA_LNA2_SHIFT                            12
#define BCHP_RX_AGC_TBL_DATA_LNA2_DEFAULT                          0x00000007

/* RX :: AGC_TBL_DATA :: reserved3 [11:11] */
#define BCHP_RX_AGC_TBL_DATA_reserved3_MASK                        0x00000800
#define BCHP_RX_AGC_TBL_DATA_reserved3_SHIFT                       11

/* RX :: AGC_TBL_DATA :: BPF [10:08] */
#define BCHP_RX_AGC_TBL_DATA_BPF_MASK                              0x00000700
#define BCHP_RX_AGC_TBL_DATA_BPF_SHIFT                             8
#define BCHP_RX_AGC_TBL_DATA_BPF_DEFAULT                           0x00000007

/* RX :: AGC_TBL_DATA :: COMP [07:00] */
#define BCHP_RX_AGC_TBL_DATA_COMP_MASK                             0x000000ff
#define BCHP_RX_AGC_TBL_DATA_COMP_SHIFT                            0
#define BCHP_RX_AGC_TBL_DATA_COMP_DEFAULT                          0x00000000

/***************************************************************************
 *IQ_IMBALANCE_SETTINGS - IQ_IMBALANCE_SETTINGS
 ***************************************************************************/
/* RX :: IQ_IMBALANCE_SETTINGS :: reserved0 [31:16] */
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_reserved0_MASK               0xffff0000
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_reserved0_SHIFT              16

/* RX :: IQ_IMBALANCE_SETTINGS :: SFT_RESET [15:15] */
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_SFT_RESET_MASK               0x00008000
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_SFT_RESET_SHIFT              15
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_SFT_RESET_DEFAULT            0x00000000

/* RX :: IQ_IMBALANCE_SETTINGS :: START [14:14] */
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_START_MASK                   0x00004000
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_START_SHIFT                  14
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_START_DEFAULT                0x00000000

/* RX :: IQ_IMBALANCE_SETTINGS :: LOOP_PERIOD [13:11] */
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_LOOP_PERIOD_MASK             0x00003800
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_LOOP_PERIOD_SHIFT            11
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_LOOP_PERIOD_DEFAULT          0x00000004

/* RX :: IQ_IMBALANCE_SETTINGS :: MEAN_K [10:08] */
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_MEAN_K_MASK                  0x00000700
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_MEAN_K_SHIFT                 8
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_MEAN_K_DEFAULT               0x00000004

/* RX :: IQ_IMBALANCE_SETTINGS :: GAIN_LOOP_K [07:04] */
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_GAIN_LOOP_K_MASK             0x000000f0
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_GAIN_LOOP_K_SHIFT            4
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_GAIN_LOOP_K_DEFAULT          0x00000002

/* RX :: IQ_IMBALANCE_SETTINGS :: PHASE_LOOP_K [03:00] */
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_PHASE_LOOP_K_MASK            0x0000000f
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_PHASE_LOOP_K_SHIFT           0
#define BCHP_RX_IQ_IMBALANCE_SETTINGS_PHASE_LOOP_K_DEFAULT         0x00000002

/***************************************************************************
 *IQ_IMBALANCE_STATUS - IQ_IMBALANCE_STATUS
 ***************************************************************************/
/* RX :: IQ_IMBALANCE_STATUS :: GAIN [31:16] */
#define BCHP_RX_IQ_IMBALANCE_STATUS_GAIN_MASK                      0xffff0000
#define BCHP_RX_IQ_IMBALANCE_STATUS_GAIN_SHIFT                     16
#define BCHP_RX_IQ_IMBALANCE_STATUS_GAIN_DEFAULT                   0x00000000

/* RX :: IQ_IMBALANCE_STATUS :: PHASE [15:00] */
#define BCHP_RX_IQ_IMBALANCE_STATUS_PHASE_MASK                     0x0000ffff
#define BCHP_RX_IQ_IMBALANCE_STATUS_PHASE_SHIFT                    0
#define BCHP_RX_IQ_IMBALANCE_STATUS_PHASE_DEFAULT                  0x00000000

/***************************************************************************
 *IQ_IMBALANCE_READY - IQ_IMBALANCE_READY
 ***************************************************************************/
/* RX :: IQ_IMBALANCE_READY :: reserved0 [31:01] */
#define BCHP_RX_IQ_IMBALANCE_READY_reserved0_MASK                  0xfffffffe
#define BCHP_RX_IQ_IMBALANCE_READY_reserved0_SHIFT                 1

/* RX :: IQ_IMBALANCE_READY :: READY [00:00] */
#define BCHP_RX_IQ_IMBALANCE_READY_READY_MASK                      0x00000001
#define BCHP_RX_IQ_IMBALANCE_READY_READY_SHIFT                     0
#define BCHP_RX_IQ_IMBALANCE_READY_READY_DEFAULT                   0x00000000

/***************************************************************************
 *DATAPATH_CONTROL - DATAPATH_CONTROL
 ***************************************************************************/
/* RX :: DATAPATH_CONTROL :: reserved_for_padding0 [31:21] */
#define BCHP_RX_DATAPATH_CONTROL_reserved_for_padding0_MASK        0xffe00000
#define BCHP_RX_DATAPATH_CONTROL_reserved_for_padding0_SHIFT       21

/* RX :: DATAPATH_CONTROL :: PTR_OFFSET [20:16] */
#define BCHP_RX_DATAPATH_CONTROL_PTR_OFFSET_MASK                   0x001f0000
#define BCHP_RX_DATAPATH_CONTROL_PTR_OFFSET_SHIFT                  16
#define BCHP_RX_DATAPATH_CONTROL_PTR_OFFSET_DEFAULT                0x0000001a

/* RX :: DATAPATH_CONTROL :: reserved_for_padding1 [15:14] */
#define BCHP_RX_DATAPATH_CONTROL_reserved_for_padding1_MASK        0x0000c000
#define BCHP_RX_DATAPATH_CONTROL_reserved_for_padding1_SHIFT       14

/* RX :: DATAPATH_CONTROL :: TEST_MUX_SELECT [13:11] */
#define BCHP_RX_DATAPATH_CONTROL_TEST_MUX_SELECT_MASK              0x00003800
#define BCHP_RX_DATAPATH_CONTROL_TEST_MUX_SELECT_SHIFT             11
#define BCHP_RX_DATAPATH_CONTROL_TEST_MUX_SELECT_DEFAULT           0x00000000

/* RX :: DATAPATH_CONTROL :: SOFT_RESET [10:10] */
#define BCHP_RX_DATAPATH_CONTROL_SOFT_RESET_MASK                   0x00000400
#define BCHP_RX_DATAPATH_CONTROL_SOFT_RESET_SHIFT                  10
#define BCHP_RX_DATAPATH_CONTROL_SOFT_RESET_DEFAULT                0x00000000

/* RX :: DATAPATH_CONTROL :: CL_SYMB [09:09] */
#define BCHP_RX_DATAPATH_CONTROL_CL_SYMB_MASK                      0x00000200
#define BCHP_RX_DATAPATH_CONTROL_CL_SYMB_SHIFT                     9
#define BCHP_RX_DATAPATH_CONTROL_CL_SYMB_DEFAULT                   0x00000001

/* RX :: DATAPATH_CONTROL :: TL_BEDGE_RANGE [08:07] */
#define BCHP_RX_DATAPATH_CONTROL_TL_BEDGE_RANGE_MASK               0x00000180
#define BCHP_RX_DATAPATH_CONTROL_TL_BEDGE_RANGE_SHIFT              7
#define BCHP_RX_DATAPATH_CONTROL_TL_BEDGE_RANGE_DEFAULT            0x00000000

/* RX :: DATAPATH_CONTROL :: TL_BEDGE_COEFF [06:04] */
#define BCHP_RX_DATAPATH_CONTROL_TL_BEDGE_COEFF_MASK               0x00000070
#define BCHP_RX_DATAPATH_CONTROL_TL_BEDGE_COEFF_SHIFT              4
#define BCHP_RX_DATAPATH_CONTROL_TL_BEDGE_COEFF_DEFAULT            0x00000004

/* RX :: DATAPATH_CONTROL :: TL_BEDGE [03:03] */
#define BCHP_RX_DATAPATH_CONTROL_TL_BEDGE_MASK                     0x00000008
#define BCHP_RX_DATAPATH_CONTROL_TL_BEDGE_SHIFT                    3
#define BCHP_RX_DATAPATH_CONTROL_TL_BEDGE_DEFAULT                  0x00000000

/* RX :: DATAPATH_CONTROL :: DR_BPS [02:02] */
#define BCHP_RX_DATAPATH_CONTROL_DR_BPS_MASK                       0x00000004
#define BCHP_RX_DATAPATH_CONTROL_DR_BPS_SHIFT                      2
#define BCHP_RX_DATAPATH_CONTROL_DR_BPS_DEFAULT                    0x00000000

/* RX :: DATAPATH_CONTROL :: DS_SYMB [01:01] */
#define BCHP_RX_DATAPATH_CONTROL_DS_SYMB_MASK                      0x00000002
#define BCHP_RX_DATAPATH_CONTROL_DS_SYMB_SHIFT                     1
#define BCHP_RX_DATAPATH_CONTROL_DS_SYMB_DEFAULT                   0x00000001

/* RX :: DATAPATH_CONTROL :: COHERENT [00:00] */
#define BCHP_RX_DATAPATH_CONTROL_COHERENT_MASK                     0x00000001
#define BCHP_RX_DATAPATH_CONTROL_COHERENT_SHIFT                    0
#define BCHP_RX_DATAPATH_CONTROL_COHERENT_DEFAULT                  0x00000001

/***************************************************************************
 *DATAPATH_STATUS - DATAPATH_STATUS
 ***************************************************************************/
/* RX :: DATAPATH_STATUS :: reserved0 [31:10] */
#define BCHP_RX_DATAPATH_STATUS_reserved0_MASK                     0xfffffc00
#define BCHP_RX_DATAPATH_STATUS_reserved0_SHIFT                    10

/* RX :: DATAPATH_STATUS :: FRAME_CRC [09:09] */
#define BCHP_RX_DATAPATH_STATUS_FRAME_CRC_MASK                     0x00000200
#define BCHP_RX_DATAPATH_STATUS_FRAME_CRC_SHIFT                    9
#define BCHP_RX_DATAPATH_STATUS_FRAME_CRC_DEFAULT                  0x00000000

/* RX :: DATAPATH_STATUS :: FRAME_READY [08:08] */
#define BCHP_RX_DATAPATH_STATUS_FRAME_READY_MASK                   0x00000100
#define BCHP_RX_DATAPATH_STATUS_FRAME_READY_SHIFT                  8
#define BCHP_RX_DATAPATH_STATUS_FRAME_READY_DEFAULT                0x00000000

/* RX :: DATAPATH_STATUS :: reserved1 [07:07] */
#define BCHP_RX_DATAPATH_STATUS_reserved1_MASK                     0x00000080
#define BCHP_RX_DATAPATH_STATUS_reserved1_SHIFT                    7

/* RX :: DATAPATH_STATUS :: FRAME_LENGTH [06:00] */
#define BCHP_RX_DATAPATH_STATUS_FRAME_LENGTH_MASK                  0x0000007f
#define BCHP_RX_DATAPATH_STATUS_FRAME_LENGTH_SHIFT                 0
#define BCHP_RX_DATAPATH_STATUS_FRAME_LENGTH_DEFAULT               0x00000000

/***************************************************************************
 *DATAPATH_TL_LOOP_CTL - DATAPATH_TL_CONTROL
 ***************************************************************************/
/* RX :: DATAPATH_TL_LOOP_CTL :: reserved0 [31:26] */
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_reserved0_MASK                0xfc000000
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_reserved0_SHIFT               26

/* RX :: DATAPATH_TL_LOOP_CTL :: LOOP_K2 [25:21] */
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_K2_MASK                  0x03e00000
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_K2_SHIFT                 21
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_K2_DEFAULT               0x00000000

/* RX :: DATAPATH_TL_LOOP_CTL :: LOOP_K1 [20:16] */
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_K1_MASK                  0x001f0000
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_K1_SHIFT                 16
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_K1_DEFAULT               0x00000000

/* RX :: DATAPATH_TL_LOOP_CTL :: reserved1 [15:02] */
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_reserved1_MASK                0x0000fffc
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_reserved1_SHIFT               2

/* RX :: DATAPATH_TL_LOOP_CTL :: LOOP_FREEZE [01:01] */
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_FREEZE_MASK              0x00000002
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_FREEZE_SHIFT             1
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_FREEZE_DEFAULT           0x00000000

/* RX :: DATAPATH_TL_LOOP_CTL :: LOOP_EN [00:00] */
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_EN_MASK                  0x00000001
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_EN_SHIFT                 0
#define BCHP_RX_DATAPATH_TL_LOOP_CTL_LOOP_EN_DEFAULT               0x00000001

/***************************************************************************
 *DATAPATH_TL_LOOP_INTEGRATOR - DATAPATH_TL_LOOP_INTEGRATOR
 ***************************************************************************/
/* RX :: DATAPATH_TL_LOOP_INTEGRATOR :: LOOP_INTEGRATOR_VALUE [31:00] */
#define BCHP_RX_DATAPATH_TL_LOOP_INTEGRATOR_LOOP_INTEGRATOR_VALUE_MASK 0xffffffff
#define BCHP_RX_DATAPATH_TL_LOOP_INTEGRATOR_LOOP_INTEGRATOR_VALUE_SHIFT 0
#define BCHP_RX_DATAPATH_TL_LOOP_INTEGRATOR_LOOP_INTEGRATOR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DATAPATH_CL_LOOP_CTL - DATAPATH_CL_CONTROL
 ***************************************************************************/
/* RX :: DATAPATH_CL_LOOP_CTL :: reserved0 [31:26] */
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_reserved0_MASK                0xfc000000
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_reserved0_SHIFT               26

/* RX :: DATAPATH_CL_LOOP_CTL :: LOOP_K2 [25:21] */
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_K2_MASK                  0x03e00000
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_K2_SHIFT                 21
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_K2_DEFAULT               0x0000000c

/* RX :: DATAPATH_CL_LOOP_CTL :: LOOP_K1 [20:16] */
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_K1_MASK                  0x001f0000
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_K1_SHIFT                 16
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_K1_DEFAULT               0x00000005

/* RX :: DATAPATH_CL_LOOP_CTL :: reserved1 [15:02] */
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_reserved1_MASK                0x0000fffc
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_reserved1_SHIFT               2

/* RX :: DATAPATH_CL_LOOP_CTL :: LOOP_FREEZE [01:01] */
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_FREEZE_MASK              0x00000002
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_FREEZE_SHIFT             1
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_FREEZE_DEFAULT           0x00000000

/* RX :: DATAPATH_CL_LOOP_CTL :: LOOP_EN [00:00] */
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_EN_MASK                  0x00000001
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_EN_SHIFT                 0
#define BCHP_RX_DATAPATH_CL_LOOP_CTL_LOOP_EN_DEFAULT               0x00000001

/***************************************************************************
 *DATAPATH_CL_LOOP_INTEGRATOR - DATAPATH_CL_LOOP_INTEGRATOR
 ***************************************************************************/
/* RX :: DATAPATH_CL_LOOP_INTEGRATOR :: LOOP_INTEGRATOR_VALUE [31:00] */
#define BCHP_RX_DATAPATH_CL_LOOP_INTEGRATOR_LOOP_INTEGRATOR_VALUE_MASK 0xffffffff
#define BCHP_RX_DATAPATH_CL_LOOP_INTEGRATOR_LOOP_INTEGRATOR_VALUE_SHIFT 0
#define BCHP_RX_DATAPATH_CL_LOOP_INTEGRATOR_LOOP_INTEGRATOR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DATAPATH_TL_GEAR_SHIFT - DATAPATH_TL_GEAR_SHIFT
 ***************************************************************************/
/* RX :: DATAPATH_TL_GEAR_SHIFT :: reserved0 [31:26] */
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_reserved0_MASK              0xfc000000
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_reserved0_SHIFT             26

/* RX :: DATAPATH_TL_GEAR_SHIFT :: GS_K2 [25:21] */
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_K2_MASK                  0x03e00000
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_K2_SHIFT                 21
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_K2_DEFAULT               0x0000000e

/* RX :: DATAPATH_TL_GEAR_SHIFT :: GS_K1 [20:16] */
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_K1_MASK                  0x001f0000
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_K1_SHIFT                 16
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_K1_DEFAULT               0x00000003

/* RX :: DATAPATH_TL_GEAR_SHIFT :: GS_ENABLE [15:15] */
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_ENABLE_MASK              0x00008000
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_ENABLE_SHIFT             15
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_ENABLE_DEFAULT           0x00000001

/* RX :: DATAPATH_TL_GEAR_SHIFT :: reserved_for_padding1 [14:08] */
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_reserved_for_padding1_MASK  0x00007f00
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_reserved_for_padding1_SHIFT 8

/* RX :: DATAPATH_TL_GEAR_SHIFT :: GS_CNT [07:00] */
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_CNT_MASK                 0x000000ff
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_CNT_SHIFT                0
#define BCHP_RX_DATAPATH_TL_GEAR_SHIFT_GS_CNT_DEFAULT              0x00000028

/***************************************************************************
 *DATAPATH_CL_GEAR_SHIFT - DATAPATH_CL_GEAR_SHIFT
 ***************************************************************************/
/* RX :: DATAPATH_CL_GEAR_SHIFT :: reserved0 [31:26] */
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_reserved0_MASK              0xfc000000
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_reserved0_SHIFT             26

/* RX :: DATAPATH_CL_GEAR_SHIFT :: GS_K2 [25:21] */
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_K2_MASK                  0x03e00000
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_K2_SHIFT                 21
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_K2_DEFAULT               0x00000010

/* RX :: DATAPATH_CL_GEAR_SHIFT :: GS_K1 [20:16] */
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_K1_MASK                  0x001f0000
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_K1_SHIFT                 16
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_K1_DEFAULT               0x00000007

/* RX :: DATAPATH_CL_GEAR_SHIFT :: GS_ENABLE [15:15] */
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_ENABLE_MASK              0x00008000
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_ENABLE_SHIFT             15
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_ENABLE_DEFAULT           0x00000001

/* RX :: DATAPATH_CL_GEAR_SHIFT :: reserved_for_padding1 [14:08] */
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_reserved_for_padding1_MASK  0x00007f00
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_reserved_for_padding1_SHIFT 8

/* RX :: DATAPATH_CL_GEAR_SHIFT :: GS_CNT [07:00] */
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_CNT_MASK                 0x000000ff
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_CNT_SHIFT                0
#define BCHP_RX_DATAPATH_CL_GEAR_SHIFT_GS_CNT_DEFAULT              0x0000001e

/***************************************************************************
 *DATAPATH_FCOFFSET_OVERRIDE - DATAPATH_FCOFFSET_OVERRIDE
 ***************************************************************************/
/* RX :: DATAPATH_FCOFFSET_OVERRIDE :: reserved0 [31:31] */
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_reserved0_MASK          0x80000000
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_reserved0_SHIFT         31

/* RX :: DATAPATH_FCOFFSET_OVERRIDE :: FC_PHASE_ROT_OVERRIDE [30:30] */
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_ROT_OVERRIDE_MASK 0x40000000
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_ROT_OVERRIDE_SHIFT 30
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_ROT_OVERRIDE_DEFAULT 0x00000000

/* RX :: DATAPATH_FCOFFSET_OVERRIDE :: FC_PHASE_ROT [29:16] */
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_ROT_MASK       0x3fff0000
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_ROT_SHIFT      16
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_ROT_DEFAULT    0x00000000

/* RX :: DATAPATH_FCOFFSET_OVERRIDE :: reserved1 [15:15] */
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_reserved1_MASK          0x00008000
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_reserved1_SHIFT         15

/* RX :: DATAPATH_FCOFFSET_OVERRIDE :: FC_PHASE_OVERRIDE [14:14] */
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_OVERRIDE_MASK  0x00004000
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_OVERRIDE_SHIFT 14
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_OVERRIDE_DEFAULT 0x00000000

/* RX :: DATAPATH_FCOFFSET_OVERRIDE :: FC_PHASE [13:00] */
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_MASK           0x00003fff
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_SHIFT          0
#define BCHP_RX_DATAPATH_FCOFFSET_OVERRIDE_FC_PHASE_DEFAULT        0x00000000

/***************************************************************************
 *DATAPATH_SNR_CNTRL - DATAPATH_SNR_CNTRL
 ***************************************************************************/
/* RX :: DATAPATH_SNR_CNTRL :: reserved0 [31:05] */
#define BCHP_RX_DATAPATH_SNR_CNTRL_reserved0_MASK                  0xffffffe0
#define BCHP_RX_DATAPATH_SNR_CNTRL_reserved0_SHIFT                 5

/* RX :: DATAPATH_SNR_CNTRL :: SNR_Q [04:00] */
#define BCHP_RX_DATAPATH_SNR_CNTRL_SNR_Q_MASK                      0x0000001f
#define BCHP_RX_DATAPATH_SNR_CNTRL_SNR_Q_SHIFT                     0
#define BCHP_RX_DATAPATH_SNR_CNTRL_SNR_Q_DEFAULT                   0x00000014

/***************************************************************************
 *DATAPATH_SNR_DATA_LO - DATAPATH_SNR_DATA_LO
 ***************************************************************************/
/* RX :: DATAPATH_SNR_DATA_LO :: SNR_DATA [31:00] */
#define BCHP_RX_DATAPATH_SNR_DATA_LO_SNR_DATA_MASK                 0xffffffff
#define BCHP_RX_DATAPATH_SNR_DATA_LO_SNR_DATA_SHIFT                0
#define BCHP_RX_DATAPATH_SNR_DATA_LO_SNR_DATA_DEFAULT              0x00000000

/***************************************************************************
 *DATAPATH_SNR_DATA_HO - DATAPATH_SNR_DATA_HO
 ***************************************************************************/
/* RX :: DATAPATH_SNR_DATA_HO :: SNR_DATA [31:00] */
#define BCHP_RX_DATAPATH_SNR_DATA_HO_SNR_DATA_MASK                 0xffffffff
#define BCHP_RX_DATAPATH_SNR_DATA_HO_SNR_DATA_SHIFT                0
#define BCHP_RX_DATAPATH_SNR_DATA_HO_SNR_DATA_DEFAULT              0x00000000

/***************************************************************************
 *BAUD_FCW - BAUD_FCW
 ***************************************************************************/
/* RX :: BAUD_FCW :: RSVD [31:31] */
#define BCHP_RX_BAUD_FCW_RSVD_MASK                                 0x80000000
#define BCHP_RX_BAUD_FCW_RSVD_SHIFT                                31
#define BCHP_RX_BAUD_FCW_RSVD_DEFAULT                              0x00000000

/* RX :: BAUD_FCW :: BAUD_FCW [30:00] */
#define BCHP_RX_BAUD_FCW_BAUD_FCW_MASK                             0x7fffffff
#define BCHP_RX_BAUD_FCW_BAUD_FCW_SHIFT                            0
#define BCHP_RX_BAUD_FCW_BAUD_FCW_DEFAULT                          0x321a8f5c

/***************************************************************************
 *BAUD_CTL - BAUD_CTL
 ***************************************************************************/
/* RX :: BAUD_CTL :: reserved0 [31:07] */
#define BCHP_RX_BAUD_CTL_reserved0_MASK                            0xffffff80
#define BCHP_RX_BAUD_CTL_reserved0_SHIFT                           7

/* RX :: BAUD_CTL :: TOE_SFT_RESET [06:06] */
#define BCHP_RX_BAUD_CTL_TOE_SFT_RESET_MASK                        0x00000040
#define BCHP_RX_BAUD_CTL_TOE_SFT_RESET_SHIFT                       6
#define BCHP_RX_BAUD_CTL_TOE_SFT_RESET_DEFAULT                     0x00000000

/* RX :: BAUD_CTL :: TOE_DISABLE [05:05] */
#define BCHP_RX_BAUD_CTL_TOE_DISABLE_MASK                          0x00000020
#define BCHP_RX_BAUD_CTL_TOE_DISABLE_SHIFT                         5
#define BCHP_RX_BAUD_CTL_TOE_DISABLE_DEFAULT                       0x00000000

/* RX :: BAUD_CTL :: SOFT_RESET [04:04] */
#define BCHP_RX_BAUD_CTL_SOFT_RESET_MASK                           0x00000010
#define BCHP_RX_BAUD_CTL_SOFT_RESET_SHIFT                          4
#define BCHP_RX_BAUD_CTL_SOFT_RESET_DEFAULT                        0x00000000

/* RX :: BAUD_CTL :: MU_PHASE [03:00] */
#define BCHP_RX_BAUD_CTL_MU_PHASE_MASK                             0x0000000f
#define BCHP_RX_BAUD_CTL_MU_PHASE_SHIFT                            0
#define BCHP_RX_BAUD_CTL_MU_PHASE_DEFAULT                          0x00000000

/***************************************************************************
 *FCP_CTL - FCP_CTL
 ***************************************************************************/
/* RX :: FCP_CTL :: reserved0 [31:04] */
#define BCHP_RX_FCP_CTL_reserved0_MASK                             0xfffffff0
#define BCHP_RX_FCP_CTL_reserved0_SHIFT                            4

/* RX :: FCP_CTL :: DATA_LOC_DELTA [03:00] */
#define BCHP_RX_FCP_CTL_DATA_LOC_DELTA_MASK                        0x0000000f
#define BCHP_RX_FCP_CTL_DATA_LOC_DELTA_SHIFT                       0
#define BCHP_RX_FCP_CTL_DATA_LOC_DELTA_DEFAULT                     0x00000006

/***************************************************************************
 *RX_MISC - RX_MISC
 ***************************************************************************/
/* RX :: RX_MISC :: reserved0 [31:07] */
#define BCHP_RX_RX_MISC_reserved0_MASK                             0xffffff80
#define BCHP_RX_RX_MISC_reserved0_SHIFT                            7

/* RX :: RX_MISC :: RESET_STAT [06:06] */
#define BCHP_RX_RX_MISC_RESET_STAT_MASK                            0x00000040
#define BCHP_RX_RX_MISC_RESET_STAT_SHIFT                           6
#define BCHP_RX_RX_MISC_RESET_STAT_DEFAULT                         0x00000000

/* RX :: RX_MISC :: RST_RS_CNTER [05:05] */
#define BCHP_RX_RX_MISC_RST_RS_CNTER_MASK                          0x00000020
#define BCHP_RX_RX_MISC_RST_RS_CNTER_SHIFT                         5
#define BCHP_RX_RX_MISC_RST_RS_CNTER_DEFAULT                       0x00000000

/* RX :: RX_MISC :: CLKOUT_INV [04:04] */
#define BCHP_RX_RX_MISC_CLKOUT_INV_MASK                            0x00000010
#define BCHP_RX_RX_MISC_CLKOUT_INV_SHIFT                           4
#define BCHP_RX_RX_MISC_CLKOUT_INV_DEFAULT                         0x00000000

/* RX :: RX_MISC :: CLKIN_INV [03:03] */
#define BCHP_RX_RX_MISC_CLKIN_INV_MASK                             0x00000008
#define BCHP_RX_RX_MISC_CLKIN_INV_SHIFT                            3
#define BCHP_RX_RX_MISC_CLKIN_INV_DEFAULT                          0x00000000

/* RX :: RX_MISC :: clkout_sel [02:00] */
#define BCHP_RX_RX_MISC_clkout_sel_MASK                            0x00000007
#define BCHP_RX_RX_MISC_clkout_sel_SHIFT                           0
#define BCHP_RX_RX_MISC_clkout_sel_DEFAULT                         0x00000007

/***************************************************************************
 *RX_SPARE0 - RX_SPARE0
 ***************************************************************************/
/* RX :: RX_SPARE0 :: reserved0 [31:21] */
#define BCHP_RX_RX_SPARE0_reserved0_MASK                           0xffe00000
#define BCHP_RX_RX_SPARE0_reserved0_SHIFT                          21

/* RX :: RX_SPARE0 :: STEP_IDX1 [20:16] */
#define BCHP_RX_RX_SPARE0_STEP_IDX1_MASK                           0x001f0000
#define BCHP_RX_RX_SPARE0_STEP_IDX1_SHIFT                          16
#define BCHP_RX_RX_SPARE0_STEP_IDX1_DEFAULT                        0x00000000

/* RX :: RX_SPARE0 :: reserved1 [15:05] */
#define BCHP_RX_RX_SPARE0_reserved1_MASK                           0x0000ffe0
#define BCHP_RX_RX_SPARE0_reserved1_SHIFT                          5

/* RX :: RX_SPARE0 :: STEP_IDX2 [04:00] */
#define BCHP_RX_RX_SPARE0_STEP_IDX2_MASK                           0x0000001f
#define BCHP_RX_RX_SPARE0_STEP_IDX2_SHIFT                          0
#define BCHP_RX_RX_SPARE0_STEP_IDX2_DEFAULT                        0x00000000

/***************************************************************************
 *RX_SPARE1 - RX_SPARE1
 ***************************************************************************/
/* RX :: RX_SPARE1 :: reserved0 [31:29] */
#define BCHP_RX_RX_SPARE1_reserved0_MASK                           0xe0000000
#define BCHP_RX_RX_SPARE1_reserved0_SHIFT                          29

/* RX :: RX_SPARE1 :: DGAIN2_DB1 [28:16] */
#define BCHP_RX_RX_SPARE1_DGAIN2_DB1_MASK                          0x1fff0000
#define BCHP_RX_RX_SPARE1_DGAIN2_DB1_SHIFT                         16
#define BCHP_RX_RX_SPARE1_DGAIN2_DB1_DEFAULT                       0x00000000

/* RX :: RX_SPARE1 :: reserved1 [15:13] */
#define BCHP_RX_RX_SPARE1_reserved1_MASK                           0x0000e000
#define BCHP_RX_RX_SPARE1_reserved1_SHIFT                          13

/* RX :: RX_SPARE1 :: DGAIN2_DB2 [12:00] */
#define BCHP_RX_RX_SPARE1_DGAIN2_DB2_MASK                          0x00001fff
#define BCHP_RX_RX_SPARE1_DGAIN2_DB2_SHIFT                         0
#define BCHP_RX_RX_SPARE1_DGAIN2_DB2_DEFAULT                       0x00000000

/***************************************************************************
 *RX_AGC_LF_CAP - RX_AGC_LF_CAP
 ***************************************************************************/
/* RX :: RX_AGC_LF_CAP :: reserved0 [31:28] */
#define BCHP_RX_RX_AGC_LF_CAP_reserved0_MASK                       0xf0000000
#define BCHP_RX_RX_AGC_LF_CAP_reserved0_SHIFT                      28

/* RX :: RX_AGC_LF_CAP :: AGC_LF_CAP [27:00] */
#define BCHP_RX_RX_AGC_LF_CAP_AGC_LF_CAP_MASK                      0x0fffffff
#define BCHP_RX_RX_AGC_LF_CAP_AGC_LF_CAP_SHIFT                     0
#define BCHP_RX_RX_AGC_LF_CAP_AGC_LF_CAP_DEFAULT                   0x00000000

/***************************************************************************
 *RX_AGC_AVG_CAP - RX_AGC_AVG_CAP
 ***************************************************************************/
/* RX :: RX_AGC_AVG_CAP :: reserved0 [31:15] */
#define BCHP_RX_RX_AGC_AVG_CAP_reserved0_MASK                      0xffff8000
#define BCHP_RX_RX_AGC_AVG_CAP_reserved0_SHIFT                     15

/* RX :: RX_AGC_AVG_CAP :: AGC_AVG_CAP [14:00] */
#define BCHP_RX_RX_AGC_AVG_CAP_AGC_AVG_CAP_MASK                    0x00007fff
#define BCHP_RX_RX_AGC_AVG_CAP_AGC_AVG_CAP_SHIFT                   0
#define BCHP_RX_RX_AGC_AVG_CAP_AGC_AVG_CAP_DEFAULT                 0x00000000

/***************************************************************************
 *RX_DCO_i0 - RX_DCO_i0
 ***************************************************************************/
/* RX :: RX_DCO_i0 :: DCO_i0 [31:00] */
#define BCHP_RX_RX_DCO_i0_DCO_i0_MASK                              0xffffffff
#define BCHP_RX_RX_DCO_i0_DCO_i0_SHIFT                             0
#define BCHP_RX_RX_DCO_i0_DCO_i0_DEFAULT                           0x00000000

/***************************************************************************
 *RX_DCO_q0 - RX_DCO_q0
 ***************************************************************************/
/* RX :: RX_DCO_q0 :: DCO_q0 [31:00] */
#define BCHP_RX_RX_DCO_q0_DCO_q0_MASK                              0xffffffff
#define BCHP_RX_RX_DCO_q0_DCO_q0_SHIFT                             0
#define BCHP_RX_RX_DCO_q0_DCO_q0_DEFAULT                           0x00000000

/***************************************************************************
 *RX_DCO_i1 - RX_DCO_i1
 ***************************************************************************/
/* RX :: RX_DCO_i1 :: DCO_i1 [31:00] */
#define BCHP_RX_RX_DCO_i1_DCO_i1_MASK                              0xffffffff
#define BCHP_RX_RX_DCO_i1_DCO_i1_SHIFT                             0
#define BCHP_RX_RX_DCO_i1_DCO_i1_DEFAULT                           0x00000000

/***************************************************************************
 *RX_DCO_q1 - RX_DCO_q1
 ***************************************************************************/
/* RX :: RX_DCO_q1 :: DCO_q1 [31:00] */
#define BCHP_RX_RX_DCO_q1_DCO_q1_MASK                              0xffffffff
#define BCHP_RX_RX_DCO_q1_DCO_q1_SHIFT                             0
#define BCHP_RX_RX_DCO_q1_DCO_q1_DEFAULT                           0x00000000

/***************************************************************************
 *RX_CORR_PEAK - RX_CORR_PEAK
 ***************************************************************************/
/* RX :: RX_CORR_PEAK :: CORR_PEAK [31:00] */
#define BCHP_RX_RX_CORR_PEAK_CORR_PEAK_MASK                        0xffffffff
#define BCHP_RX_RX_CORR_PEAK_CORR_PEAK_SHIFT                       0
#define BCHP_RX_RX_CORR_PEAK_CORR_PEAK_DEFAULT                     0x00000000

/***************************************************************************
 *RX_CORR_PEAK_LOC - RX_CORR_PEAK_LOC
 ***************************************************************************/
/* RX :: RX_CORR_PEAK_LOC :: reserved0 [31:16] */
#define BCHP_RX_RX_CORR_PEAK_LOC_reserved0_MASK                    0xffff0000
#define BCHP_RX_RX_CORR_PEAK_LOC_reserved0_SHIFT                   16

/* RX :: RX_CORR_PEAK_LOC :: CORR_N_CNTER [15:08] */
#define BCHP_RX_RX_CORR_PEAK_LOC_CORR_N_CNTER_MASK                 0x0000ff00
#define BCHP_RX_RX_CORR_PEAK_LOC_CORR_N_CNTER_SHIFT                8
#define BCHP_RX_RX_CORR_PEAK_LOC_CORR_N_CNTER_DEFAULT              0x00000000

/* RX :: RX_CORR_PEAK_LOC :: CORR_M_CNTER [07:00] */
#define BCHP_RX_RX_CORR_PEAK_LOC_CORR_M_CNTER_MASK                 0x000000ff
#define BCHP_RX_RX_CORR_PEAK_LOC_CORR_M_CNTER_SHIFT                0
#define BCHP_RX_RX_CORR_PEAK_LOC_CORR_M_CNTER_DEFAULT              0x00000000

/***************************************************************************
 *RX_SFD_MET1_M - RX_SFD_MET1_M
 ***************************************************************************/
/* RX :: RX_SFD_MET1_M :: reserved0 [31:19] */
#define BCHP_RX_RX_SFD_MET1_M_reserved0_MASK                       0xfff80000
#define BCHP_RX_RX_SFD_MET1_M_reserved0_SHIFT                      19

/* RX :: RX_SFD_MET1_M :: SFD_MET1_M [18:00] */
#define BCHP_RX_RX_SFD_MET1_M_SFD_MET1_M_MASK                      0x0007ffff
#define BCHP_RX_RX_SFD_MET1_M_SFD_MET1_M_SHIFT                     0
#define BCHP_RX_RX_SFD_MET1_M_SFD_MET1_M_DEFAULT                   0x00000000

/***************************************************************************
 *RX_SFD_MET1_L - RX_SFD_MET1_L
 ***************************************************************************/
/* RX :: RX_SFD_MET1_L :: SFD_MET1_L [31:00] */
#define BCHP_RX_RX_SFD_MET1_L_SFD_MET1_L_MASK                      0xffffffff
#define BCHP_RX_RX_SFD_MET1_L_SFD_MET1_L_SHIFT                     0
#define BCHP_RX_RX_SFD_MET1_L_SFD_MET1_L_DEFAULT                   0x00000000

/***************************************************************************
 *RX_SFD_MET2_M - RX_SFD_MET2_M
 ***************************************************************************/
/* RX :: RX_SFD_MET2_M :: reserved0 [31:19] */
#define BCHP_RX_RX_SFD_MET2_M_reserved0_MASK                       0xfff80000
#define BCHP_RX_RX_SFD_MET2_M_reserved0_SHIFT                      19

/* RX :: RX_SFD_MET2_M :: SFD_MET2_M [18:00] */
#define BCHP_RX_RX_SFD_MET2_M_SFD_MET2_M_MASK                      0x0007ffff
#define BCHP_RX_RX_SFD_MET2_M_SFD_MET2_M_SHIFT                     0
#define BCHP_RX_RX_SFD_MET2_M_SFD_MET2_M_DEFAULT                   0x00000000

/***************************************************************************
 *RX_SFD_MET2_L - RX_SFD_MET2_L
 ***************************************************************************/
/* RX :: RX_SFD_MET2_L :: SFD_MET2_L [31:00] */
#define BCHP_RX_RX_SFD_MET2_L_SFD_MET2_L_MASK                      0xffffffff
#define BCHP_RX_RX_SFD_MET2_L_SFD_MET2_L_SHIFT                     0
#define BCHP_RX_RX_SFD_MET2_L_SFD_MET2_L_DEFAULT                   0x00000000

/***************************************************************************
 *RX_SFD_MET3_M - RX_SFD_MET3_M
 ***************************************************************************/
/* RX :: RX_SFD_MET3_M :: reserved0 [31:19] */
#define BCHP_RX_RX_SFD_MET3_M_reserved0_MASK                       0xfff80000
#define BCHP_RX_RX_SFD_MET3_M_reserved0_SHIFT                      19

/* RX :: RX_SFD_MET3_M :: SFD_MET3_M [18:00] */
#define BCHP_RX_RX_SFD_MET3_M_SFD_MET3_M_MASK                      0x0007ffff
#define BCHP_RX_RX_SFD_MET3_M_SFD_MET3_M_SHIFT                     0
#define BCHP_RX_RX_SFD_MET3_M_SFD_MET3_M_DEFAULT                   0x00000000

/***************************************************************************
 *RX_SFD_MET3_L - RX_SFD_MET3_L
 ***************************************************************************/
/* RX :: RX_SFD_MET3_L :: SFD_MET3_L [31:00] */
#define BCHP_RX_RX_SFD_MET3_L_SFD_MET3_L_MASK                      0xffffffff
#define BCHP_RX_RX_SFD_MET3_L_SFD_MET3_L_SHIFT                     0
#define BCHP_RX_RX_SFD_MET3_L_SFD_MET3_L_DEFAULT                   0x00000000

/***************************************************************************
 *RX_PRE_SFD_SP - RX_PRE_SFD_SP
 ***************************************************************************/
/* RX :: RX_PRE_SFD_SP :: reserved0 [31:04] */
#define BCHP_RX_RX_PRE_SFD_SP_reserved0_MASK                       0xfffffff0
#define BCHP_RX_RX_PRE_SFD_SP_reserved0_SHIFT                      4

/* RX :: RX_PRE_SFD_SP :: PRE_SFD_SP [03:00] */
#define BCHP_RX_RX_PRE_SFD_SP_PRE_SFD_SP_MASK                      0x0000000f
#define BCHP_RX_RX_PRE_SFD_SP_PRE_SFD_SP_SHIFT                     0
#define BCHP_RX_RX_PRE_SFD_SP_PRE_SFD_SP_DEFAULT                   0x00000000

/***************************************************************************
 *RX_TOE_VAL - RX_TOE_VAL
 ***************************************************************************/
/* RX :: RX_TOE_VAL :: reserved0 [31:16] */
#define BCHP_RX_RX_TOE_VAL_reserved0_MASK                          0xffff0000
#define BCHP_RX_RX_TOE_VAL_reserved0_SHIFT                         16

/* RX :: RX_TOE_VAL :: TOE_VAL [15:00] */
#define BCHP_RX_RX_TOE_VAL_TOE_VAL_MASK                            0x0000ffff
#define BCHP_RX_RX_TOE_VAL_TOE_VAL_SHIFT                           0
#define BCHP_RX_RX_TOE_VAL_TOE_VAL_DEFAULT                         0x00000000

/***************************************************************************
 *RX_CCR_OFF - RX_CCR_OFF
 ***************************************************************************/
/* RX :: RX_CCR_OFF :: CCR_OFF [31:00] */
#define BCHP_RX_RX_CCR_OFF_CCR_OFF_MASK                            0xffffffff
#define BCHP_RX_RX_CCR_OFF_CCR_OFF_SHIFT                           0
#define BCHP_RX_RX_CCR_OFF_CCR_OFF_DEFAULT                         0x00000000

/***************************************************************************
 *RX_FCR_EST - RX_FCR_EST
 ***************************************************************************/
/* RX :: RX_FCR_EST :: reserved0 [31:22] */
#define BCHP_RX_RX_FCR_EST_reserved0_MASK                          0xffc00000
#define BCHP_RX_RX_FCR_EST_reserved0_SHIFT                         22

/* RX :: RX_FCR_EST :: FCR_EST [21:00] */
#define BCHP_RX_RX_FCR_EST_FCR_EST_MASK                            0x003fffff
#define BCHP_RX_RX_FCR_EST_FCR_EST_SHIFT                           0
#define BCHP_RX_RX_FCR_EST_FCR_EST_DEFAULT                         0x00000000

/***************************************************************************
 *RX_FPH_EST - RX_FPH_EST
 ***************************************************************************/
/* RX :: RX_FPH_EST :: reserved0 [31:18] */
#define BCHP_RX_RX_FPH_EST_reserved0_MASK                          0xfffc0000
#define BCHP_RX_RX_FPH_EST_reserved0_SHIFT                         18

/* RX :: RX_FPH_EST :: FPH_EST [17:00] */
#define BCHP_RX_RX_FPH_EST_FPH_EST_MASK                            0x0003ffff
#define BCHP_RX_RX_FPH_EST_FPH_EST_SHIFT                           0
#define BCHP_RX_RX_FPH_EST_FPH_EST_DEFAULT                         0x00000000

/***************************************************************************
 *RX_TL_INT - RX_TL_INT
 ***************************************************************************/
/* RX :: RX_TL_INT :: TL_INT [31:00] */
#define BCHP_RX_RX_TL_INT_TL_INT_MASK                              0xffffffff
#define BCHP_RX_RX_TL_INT_TL_INT_SHIFT                             0
#define BCHP_RX_RX_TL_INT_TL_INT_DEFAULT                           0x00000000

/***************************************************************************
 *RX_CL_INT - RX_CL_INT
 ***************************************************************************/
/* RX :: RX_CL_INT :: CL_INT [31:00] */
#define BCHP_RX_RX_CL_INT_CL_INT_MASK                              0xffffffff
#define BCHP_RX_RX_CL_INT_CL_INT_SHIFT                             0
#define BCHP_RX_RX_CL_INT_CL_INT_DEFAULT                           0x00000000

/***************************************************************************
 *ACQ_CONTROL - ACQ_CONTROL
 ***************************************************************************/
/* RX :: ACQ_CONTROL :: reserved0 [31:30] */
#define BCHP_RX_ACQ_CONTROL_reserved0_MASK                         0xc0000000
#define BCHP_RX_ACQ_CONTROL_reserved0_SHIFT                        30

/* RX :: ACQ_CONTROL :: sfd_N [29:24] */
#define BCHP_RX_ACQ_CONTROL_sfd_N_MASK                             0x3f000000
#define BCHP_RX_ACQ_CONTROL_sfd_N_SHIFT                            24
#define BCHP_RX_ACQ_CONTROL_sfd_N_DEFAULT                          0x0000003c

/* RX :: ACQ_CONTROL :: acq_N [23:16] */
#define BCHP_RX_ACQ_CONTROL_acq_N_MASK                             0x00ff0000
#define BCHP_RX_ACQ_CONTROL_acq_N_SHIFT                            16
#define BCHP_RX_ACQ_CONTROL_acq_N_DEFAULT                          0x00000004

/* RX :: ACQ_CONTROL :: acq_M [15:08] */
#define BCHP_RX_ACQ_CONTROL_acq_M_MASK                             0x0000ff00
#define BCHP_RX_ACQ_CONTROL_acq_M_SHIFT                            8
#define BCHP_RX_ACQ_CONTROL_acq_M_DEFAULT                          0x00000002

/* RX :: ACQ_CONTROL :: reserved1 [07:06] */
#define BCHP_RX_ACQ_CONTROL_reserved1_MASK                         0x000000c0
#define BCHP_RX_ACQ_CONTROL_reserved1_SHIFT                        6

/* RX :: ACQ_CONTROL :: skip_timing_offset_for_late_acquisition [05:05] */
#define BCHP_RX_ACQ_CONTROL_skip_timing_offset_for_late_acquisition_MASK 0x00000020
#define BCHP_RX_ACQ_CONTROL_skip_timing_offset_for_late_acquisition_SHIFT 5
#define BCHP_RX_ACQ_CONTROL_skip_timing_offset_for_late_acquisition_DEFAULT 0x00000001

/* RX :: ACQ_CONTROL :: restart [04:04] */
#define BCHP_RX_ACQ_CONTROL_restart_MASK                           0x00000010
#define BCHP_RX_ACQ_CONTROL_restart_SHIFT                          4
#define BCHP_RX_ACQ_CONTROL_restart_DEFAULT                        0x00000000

/* RX :: ACQ_CONTROL :: reserved2 [03:01] */
#define BCHP_RX_ACQ_CONTROL_reserved2_MASK                         0x0000000e
#define BCHP_RX_ACQ_CONTROL_reserved2_SHIFT                        1

/* RX :: ACQ_CONTROL :: enable [00:00] */
#define BCHP_RX_ACQ_CONTROL_enable_MASK                            0x00000001
#define BCHP_RX_ACQ_CONTROL_enable_SHIFT                           0
#define BCHP_RX_ACQ_CONTROL_enable_DEFAULT                         0x00000000

/***************************************************************************
 *ACQ_THRESHOLD - ACQ_THRESHOLD
 ***************************************************************************/
/* RX :: ACQ_THRESHOLD :: threshold [31:00] */
#define BCHP_RX_ACQ_THRESHOLD_threshold_MASK                       0xffffffff
#define BCHP_RX_ACQ_THRESHOLD_threshold_SHIFT                      0
#define BCHP_RX_ACQ_THRESHOLD_threshold_DEFAULT                    0x00000001

/***************************************************************************
 *ACQ_STATUS - ACQ_STATUS
 ***************************************************************************/
/* RX :: ACQ_STATUS :: reserved0 [31:04] */
#define BCHP_RX_ACQ_STATUS_reserved0_MASK                          0xfffffff0
#define BCHP_RX_ACQ_STATUS_reserved0_SHIFT                         4

/* RX :: ACQ_STATUS :: state [03:00] */
#define BCHP_RX_ACQ_STATUS_state_MASK                              0x0000000f
#define BCHP_RX_ACQ_STATUS_state_SHIFT                             0

/***************************************************************************
 *ACQ_FREQ_SCALE - ACQ_FREQ_SCALE
 ***************************************************************************/
/* RX :: ACQ_FREQ_SCALE :: reserved_for_padding0 [31:24] */
#define BCHP_RX_ACQ_FREQ_SCALE_reserved_for_padding0_MASK          0xff000000
#define BCHP_RX_ACQ_FREQ_SCALE_reserved_for_padding0_SHIFT         24

/* RX :: ACQ_FREQ_SCALE :: freq_scale [23:00] */
#define BCHP_RX_ACQ_FREQ_SCALE_freq_scale_MASK                     0x00ffffff
#define BCHP_RX_ACQ_FREQ_SCALE_freq_scale_SHIFT                    0
#define BCHP_RX_ACQ_FREQ_SCALE_freq_scale_DEFAULT                  0x00051eb8

/***************************************************************************
 *ACQ_SKIP_FINE_FREQ_SAMPLES - ACQ_SKIP_FINE_FREQ_SAMPLES
 ***************************************************************************/
/* RX :: ACQ_SKIP_FINE_FREQ_SAMPLES :: reserved0 [31:17] */
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_reserved0_MASK          0xfffe0000
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_reserved0_SHIFT         17

/* RX :: ACQ_SKIP_FINE_FREQ_SAMPLES :: enable [16:16] */
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_enable_MASK             0x00010000
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_enable_SHIFT            16
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_enable_DEFAULT          0x00000001

/* RX :: ACQ_SKIP_FINE_FREQ_SAMPLES :: reserved1 [15:08] */
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_reserved1_MASK          0x0000ff00
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_reserved1_SHIFT         8

/* RX :: ACQ_SKIP_FINE_FREQ_SAMPLES :: samples [07:00] */
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_samples_MASK            0x000000ff
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_samples_SHIFT           0
#define BCHP_RX_ACQ_SKIP_FINE_FREQ_SAMPLES_samples_DEFAULT         0x00000007

/***************************************************************************
 *RX_MISC_STAT - RX_MISC_STAT
 ***************************************************************************/
/* RX :: RX_MISC_STAT :: reserved0 [31:16] */
#define BCHP_RX_RX_MISC_STAT_reserved0_MASK                        0xffff0000
#define BCHP_RX_RX_MISC_STAT_reserved0_SHIFT                       16

/* RX :: RX_MISC_STAT :: AGC_RS_CNT_CAP [15:08] */
#define BCHP_RX_RX_MISC_STAT_AGC_RS_CNT_CAP_MASK                   0x0000ff00
#define BCHP_RX_RX_MISC_STAT_AGC_RS_CNT_CAP_SHIFT                  8
#define BCHP_RX_RX_MISC_STAT_AGC_RS_CNT_CAP_DEFAULT                0x00000000

/* RX :: RX_MISC_STAT :: AGC_RS_CNT [07:00] */
#define BCHP_RX_RX_MISC_STAT_AGC_RS_CNT_MASK                       0x000000ff
#define BCHP_RX_RX_MISC_STAT_AGC_RS_CNT_SHIFT                      0
#define BCHP_RX_RX_MISC_STAT_AGC_RS_CNT_DEFAULT                    0x00000000

/***************************************************************************
 *RX_STATUS - RX_STATUS
 ***************************************************************************/
/* RX :: RX_STATUS :: CRC_ERR_CNT [31:16] */
#define BCHP_RX_RX_STATUS_CRC_ERR_CNT_MASK                         0xffff0000
#define BCHP_RX_RX_STATUS_CRC_ERR_CNT_SHIFT                        16
#define BCHP_RX_RX_STATUS_CRC_ERR_CNT_DEFAULT                      0x00000000

/* RX :: RX_STATUS :: PACKET_CNT [15:00] */
#define BCHP_RX_RX_STATUS_PACKET_CNT_MASK                          0x0000ffff
#define BCHP_RX_RX_STATUS_PACKET_CNT_SHIFT                         0
#define BCHP_RX_RX_STATUS_PACKET_CNT_DEFAULT                       0x00000000

/***************************************************************************
 *ANT_DIV_CONFIG_0 - ANT_DIV_CONFIG_0
 ***************************************************************************/
/* RX :: ANT_DIV_CONFIG_0 :: SIG_EST_WINDOW [31:16] */
#define BCHP_RX_ANT_DIV_CONFIG_0_SIG_EST_WINDOW_MASK               0xffff0000
#define BCHP_RX_ANT_DIV_CONFIG_0_SIG_EST_WINDOW_SHIFT              16
#define BCHP_RX_ANT_DIV_CONFIG_0_SIG_EST_WINDOW_DEFAULT            0x000000c8

/* RX :: ANT_DIV_CONFIG_0 :: ANT_SETTLE_DLY [15:08] */
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_SETTLE_DLY_MASK               0x0000ff00
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_SETTLE_DLY_SHIFT              8
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_SETTLE_DLY_DEFAULT            0x00000000

/* RX :: ANT_DIV_CONFIG_0 :: reserved0 [07:03] */
#define BCHP_RX_ANT_DIV_CONFIG_0_reserved0_MASK                    0x000000f8
#define BCHP_RX_ANT_DIV_CONFIG_0_reserved0_SHIFT                   3

/* RX :: ANT_DIV_CONFIG_0 :: ANT_DIV_OVR_VAL [02:02] */
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_DIV_OVR_VAL_MASK              0x00000004
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_DIV_OVR_VAL_SHIFT             2
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_DIV_OVR_VAL_DEFAULT           0x00000000

/* RX :: ANT_DIV_CONFIG_0 :: ANT_DIV_OVR_EN [01:01] */
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_DIV_OVR_EN_MASK               0x00000002
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_DIV_OVR_EN_SHIFT              1
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_DIV_OVR_EN_DEFAULT            0x00000000

/* RX :: ANT_DIV_CONFIG_0 :: ANT_DIV_EN [00:00] */
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_DIV_EN_MASK                   0x00000001
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_DIV_EN_SHIFT                  0
#define BCHP_RX_ANT_DIV_CONFIG_0_ANT_DIV_EN_DEFAULT                0x00000000

/***************************************************************************
 *ANT_DIV_CONFIG_1 - ANT_DIV_CONFIG_1
 ***************************************************************************/
/* RX :: ANT_DIV_CONFIG_1 :: reserved0 [31:28] */
#define BCHP_RX_ANT_DIV_CONFIG_1_reserved0_MASK                    0xf0000000
#define BCHP_RX_ANT_DIV_CONFIG_1_reserved0_SHIFT                   28

/* RX :: ANT_DIV_CONFIG_1 :: NOISE_THRESHOLD [27:16] */
#define BCHP_RX_ANT_DIV_CONFIG_1_NOISE_THRESHOLD_MASK              0x0fff0000
#define BCHP_RX_ANT_DIV_CONFIG_1_NOISE_THRESHOLD_SHIFT             16
#define BCHP_RX_ANT_DIV_CONFIG_1_NOISE_THRESHOLD_DEFAULT           0x00000352

/* RX :: ANT_DIV_CONFIG_1 :: LEAK_FACTOR_1 [15:08] */
#define BCHP_RX_ANT_DIV_CONFIG_1_LEAK_FACTOR_1_MASK                0x0000ff00
#define BCHP_RX_ANT_DIV_CONFIG_1_LEAK_FACTOR_1_SHIFT               8
#define BCHP_RX_ANT_DIV_CONFIG_1_LEAK_FACTOR_1_DEFAULT             0x0000000a

/* RX :: ANT_DIV_CONFIG_1 :: LEAK_FACTOR_0 [07:00] */
#define BCHP_RX_ANT_DIV_CONFIG_1_LEAK_FACTOR_0_MASK                0x000000ff
#define BCHP_RX_ANT_DIV_CONFIG_1_LEAK_FACTOR_0_SHIFT               0
#define BCHP_RX_ANT_DIV_CONFIG_1_LEAK_FACTOR_0_DEFAULT             0x0000000a

/***************************************************************************
 *ANT_DIV_CONFIG_2 - ANT_DIV_CONFIG_2
 ***************************************************************************/
/* RX :: ANT_DIV_CONFIG_2 :: reserved0 [31:26] */
#define BCHP_RX_ANT_DIV_CONFIG_2_reserved0_MASK                    0xfc000000
#define BCHP_RX_ANT_DIV_CONFIG_2_reserved0_SHIFT                   26

/* RX :: ANT_DIV_CONFIG_2 :: NOISE_EST_THRESHOLD [25:00] */
#define BCHP_RX_ANT_DIV_CONFIG_2_NOISE_EST_THRESHOLD_MASK          0x03ffffff
#define BCHP_RX_ANT_DIV_CONFIG_2_NOISE_EST_THRESHOLD_SHIFT         0
#define BCHP_RX_ANT_DIV_CONFIG_2_NOISE_EST_THRESHOLD_DEFAULT       0x00000000

/***************************************************************************
 *ANT_DIV_CONFIG_3 - ANT_DIV_CONFIG_3
 ***************************************************************************/
/* RX :: ANT_DIV_CONFIG_3 :: reserved0 [31:24] */
#define BCHP_RX_ANT_DIV_CONFIG_3_reserved0_MASK                    0xff000000
#define BCHP_RX_ANT_DIV_CONFIG_3_reserved0_SHIFT                   24

/* RX :: ANT_DIV_CONFIG_3 :: N_PRE_COUNT [23:16] */
#define BCHP_RX_ANT_DIV_CONFIG_3_N_PRE_COUNT_MASK                  0x00ff0000
#define BCHP_RX_ANT_DIV_CONFIG_3_N_PRE_COUNT_SHIFT                 16
#define BCHP_RX_ANT_DIV_CONFIG_3_N_PRE_COUNT_DEFAULT               0x00000008

/* RX :: ANT_DIV_CONFIG_3 :: reserved1 [15:12] */
#define BCHP_RX_ANT_DIV_CONFIG_3_reserved1_MASK                    0x0000f000
#define BCHP_RX_ANT_DIV_CONFIG_3_reserved1_SHIFT                   12

/* RX :: ANT_DIV_CONFIG_3 :: M_COUNT [11:08] */
#define BCHP_RX_ANT_DIV_CONFIG_3_M_COUNT_MASK                      0x00000f00
#define BCHP_RX_ANT_DIV_CONFIG_3_M_COUNT_SHIFT                     8
#define BCHP_RX_ANT_DIV_CONFIG_3_M_COUNT_DEFAULT                   0x00000003

/* RX :: ANT_DIV_CONFIG_3 :: reserved2 [07:04] */
#define BCHP_RX_ANT_DIV_CONFIG_3_reserved2_MASK                    0x000000f0
#define BCHP_RX_ANT_DIV_CONFIG_3_reserved2_SHIFT                   4

/* RX :: ANT_DIV_CONFIG_3 :: N_COUNT [03:00] */
#define BCHP_RX_ANT_DIV_CONFIG_3_N_COUNT_MASK                      0x0000000f
#define BCHP_RX_ANT_DIV_CONFIG_3_N_COUNT_SHIFT                     0
#define BCHP_RX_ANT_DIV_CONFIG_3_N_COUNT_DEFAULT                   0x00000003

/***************************************************************************
 *NOISE_EST_0_0 - NOISE_EST_0_0
 ***************************************************************************/
/* RX :: NOISE_EST_0_0 :: NOISE_EST_0_0 [31:00] */
#define BCHP_RX_NOISE_EST_0_0_NOISE_EST_0_0_MASK                   0xffffffff
#define BCHP_RX_NOISE_EST_0_0_NOISE_EST_0_0_SHIFT                  0
#define BCHP_RX_NOISE_EST_0_0_NOISE_EST_0_0_DEFAULT                0x00000000

/***************************************************************************
 *NOISE_EST_0_1 - NOISE_EST_0_1
 ***************************************************************************/
/* RX :: NOISE_EST_0_1 :: NOISE_EST_0_1 [31:00] */
#define BCHP_RX_NOISE_EST_0_1_NOISE_EST_0_1_MASK                   0xffffffff
#define BCHP_RX_NOISE_EST_0_1_NOISE_EST_0_1_SHIFT                  0
#define BCHP_RX_NOISE_EST_0_1_NOISE_EST_0_1_DEFAULT                0x00000000

/***************************************************************************
 *NOISE_EST_1_0 - NOISE_EST_1_0
 ***************************************************************************/
/* RX :: NOISE_EST_1_0 :: NOISE_EST_1_0 [31:00] */
#define BCHP_RX_NOISE_EST_1_0_NOISE_EST_1_0_MASK                   0xffffffff
#define BCHP_RX_NOISE_EST_1_0_NOISE_EST_1_0_SHIFT                  0
#define BCHP_RX_NOISE_EST_1_0_NOISE_EST_1_0_DEFAULT                0x00000000

/***************************************************************************
 *NOISE_EST_1_1 - NOISE_EST_1_1
 ***************************************************************************/
/* RX :: NOISE_EST_1_1 :: NOISE_EST_1_1 [31:00] */
#define BCHP_RX_NOISE_EST_1_1_NOISE_EST_1_1_MASK                   0xffffffff
#define BCHP_RX_NOISE_EST_1_1_NOISE_EST_1_1_SHIFT                  0
#define BCHP_RX_NOISE_EST_1_1_NOISE_EST_1_1_DEFAULT                0x00000000

#endif /* #ifndef BCHP_RX_H__ */

/* End of File */
