// Seed: 1246291597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output logic [7:0] id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_18[1'b0] = 1'b0 << id_6;
endmodule
module module_1 #(
    parameter id_15 = 32'd59,
    parameter id_3  = 32'd28
) (
    id_1[-1 : id_3],
    id_2,
    _id_3,
    id_4[id_15 : 1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  module_0 modCall_1 (
      id_16,
      id_9,
      id_19,
      id_2,
      id_2,
      id_14,
      id_6,
      id_14,
      id_12,
      id_14,
      id_20,
      id_17,
      id_17,
      id_10,
      id_11,
      id_12,
      id_20,
      id_4,
      id_8,
      id_9,
      id_9
  );
  output wire id_17;
  inout wire id_16;
  input wire _id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  input wire _id_3;
  input wire id_2;
  input logic [7:0] id_1;
endmodule
