TimeQuest Timing Analyzer report for my_first_fpga
Mon Jun 03 20:29:43 2019
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; my_first_fpga                                    ;
; Device Family      ; Cyclone IV GX                                    ;
; Device Name        ; EP4CGX150DF31C7                                  ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; my_first_fpga.sdc ; OK     ; Mon Jun 03 20:29:39 2019 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 304.79 MHz ; 304.79 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 196.719 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.399 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.891  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 99.621 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 196.719 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.197      ;
; 196.720 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.196      ;
; 196.740 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.176      ;
; 196.759 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.157      ;
; 196.826 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.090      ;
; 196.829 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.087      ;
; 196.851 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.065      ;
; 196.851 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.065      ;
; 196.852 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.064      ;
; 196.872 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.044      ;
; 196.876 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.040      ;
; 196.891 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.025      ;
; 196.895 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 3.021      ;
; 196.958 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.958      ;
; 196.958 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.958      ;
; 196.961 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.955      ;
; 196.981 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.935      ;
; 196.983 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.933      ;
; 196.983 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.933      ;
; 196.984 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.932      ;
; 197.003 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.913      ;
; 197.004 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.912      ;
; 197.008 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.908      ;
; 197.022 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.894      ;
; 197.023 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.893      ;
; 197.027 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.889      ;
; 197.090 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.826      ;
; 197.090 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.826      ;
; 197.093 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.823      ;
; 197.093 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.823      ;
; 197.113 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.803      ;
; 197.113 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.803      ;
; 197.115 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.801      ;
; 197.115 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.801      ;
; 197.116 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.800      ;
; 197.135 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.781      ;
; 197.135 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.781      ;
; 197.136 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.780      ;
; 197.140 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.776      ;
; 197.154 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.762      ;
; 197.154 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.762      ;
; 197.155 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.761      ;
; 197.159 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.757      ;
; 197.222 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.694      ;
; 197.222 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.694      ;
; 197.225 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.691      ;
; 197.225 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.691      ;
; 197.225 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.691      ;
; 197.245 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.671      ;
; 197.245 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.671      ;
; 197.247 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.669      ;
; 197.247 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.669      ;
; 197.247 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.669      ;
; 197.248 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.668      ;
; 197.267 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.649      ;
; 197.267 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.649      ;
; 197.267 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.649      ;
; 197.268 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.648      ;
; 197.272 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.644      ;
; 197.286 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.630      ;
; 197.286 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.630      ;
; 197.286 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.630      ;
; 197.287 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.629      ;
; 197.291 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.625      ;
; 197.353 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.563      ;
; 197.354 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.562      ;
; 197.354 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.562      ;
; 197.357 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.559      ;
; 197.357 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.559      ;
; 197.357 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.559      ;
; 197.377 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.539      ;
; 197.377 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.539      ;
; 197.379 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.537      ;
; 197.379 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.537      ;
; 197.379 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.537      ;
; 197.380 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.536      ;
; 197.380 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.536      ;
; 197.399 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.517      ;
; 197.399 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.517      ;
; 197.399 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.517      ;
; 197.400 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.516      ;
; 197.400 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.516      ;
; 197.404 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.512      ;
; 197.418 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.498      ;
; 197.418 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.498      ;
; 197.418 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.498      ;
; 197.419 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.497      ;
; 197.419 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.497      ;
; 197.423 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.493      ;
; 197.485 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.431      ;
; 197.485 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.431      ;
; 197.486 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.430      ;
; 197.486 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.430      ;
; 197.489 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.427      ;
; 197.489 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.427      ;
; 197.489 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.427      ;
; 197.509 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.407      ;
; 197.509 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.407      ;
; 197.511 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.405      ;
; 197.511 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 2.405      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.399 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.674      ;
; 0.415 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.690      ;
; 0.629 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.904      ;
; 0.629 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.904      ;
; 0.630 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.905      ;
; 0.630 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.905      ;
; 0.630 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.905      ;
; 0.630 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.905      ;
; 0.630 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.905      ;
; 0.630 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.905      ;
; 0.631 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.906      ;
; 0.631 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.906      ;
; 0.631 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.906      ;
; 0.632 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.907      ;
; 0.632 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.907      ;
; 0.632 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.907      ;
; 0.632 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.907      ;
; 0.633 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.908      ;
; 0.633 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.908      ;
; 0.633 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.908      ;
; 0.633 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.908      ;
; 0.639 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.914      ;
; 0.643 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.918      ;
; 0.646 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.921      ;
; 0.647 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.922      ;
; 0.649 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.924      ;
; 0.656 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.931      ;
; 0.664 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.939      ;
; 0.946 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.221      ;
; 0.946 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.221      ;
; 0.947 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.222      ;
; 0.947 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.222      ;
; 0.947 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.222      ;
; 0.947 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.222      ;
; 0.947 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.222      ;
; 0.948 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.223      ;
; 0.948 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.223      ;
; 0.949 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.224      ;
; 0.951 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.233      ;
; 0.956 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.231      ;
; 0.956 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.238      ;
; 0.959 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.234      ;
; 0.959 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.234      ;
; 0.959 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.234      ;
; 0.959 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.234      ;
; 0.959 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.234      ;
; 0.959 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.234      ;
; 0.960 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.235      ;
; 0.960 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.235      ;
; 0.960 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.235      ;
; 0.960 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.235      ;
; 0.964 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.239      ;
; 0.964 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.239      ;
; 0.964 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.239      ;
; 0.964 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.239      ;
; 0.964 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.239      ;
; 0.964 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.239      ;
; 0.964 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.239      ;
; 0.965 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.240      ;
; 0.965 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.240      ;
; 0.965 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.240      ;
; 0.965 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.240      ;
; 0.970 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.245      ;
; 0.983 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.258      ;
; 0.988 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.263      ;
; 0.991 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.266      ;
; 0.996 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.271      ;
; 1.060 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.342      ;
; 1.065 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.347      ;
; 1.067 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.342      ;
; 1.068 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.343      ;
; 1.068 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.343      ;
; 1.068 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.343      ;
; 1.068 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.343      ;
; 1.068 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.343      ;
; 1.069 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.344      ;
; 1.069 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.344      ;
; 1.070 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.345      ;
; 1.072 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.347      ;
; 1.073 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.348      ;
; 1.073 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.348      ;
; 1.073 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.348      ;
; 1.073 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.348      ;
; 1.073 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.348      ;
; 1.074 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.349      ;
; 1.074 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.349      ;
; 1.075 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.350      ;
; 1.077 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.352      ;
; 1.077 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.359      ;
; 1.078 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.360      ;
; 1.082 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.357      ;
; 1.082 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.364      ;
; 1.083 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.365      ;
; 1.085 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.360      ;
; 1.085 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.360      ;
; 1.085 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.360      ;
; 1.085 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.360      ;
; 1.085 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.360      ;
; 1.085 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.360      ;
; 1.086 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.361      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.062 ; 10.062       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.062 ; 10.062       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.108 ; 10.108       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.621  ; 99.841       ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 99.876  ; 99.876       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.967  ; 100.155      ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.982  ; 99.982       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 99.982  ; 99.982       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.017 ; 100.017      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 100.017 ; 100.017      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 100.119 ; 100.119      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 10.475 ; 10.442 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 6.162  ; 6.125  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 5.784  ; 5.809  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 10.475 ; 10.442 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 10.424 ; 10.397 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.825 ; 4.811 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 5.217 ; 5.168 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 4.825 ; 4.811 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 9.517 ; 9.464 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 9.263 ; 9.193 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ; 8.511  ; 8.435  ; 8.858  ; 8.819  ;
; KEY[0]     ; LEDG[1]     ; 8.600  ; 8.522  ; 8.956  ; 8.916  ;
; KEY[0]     ; LEDG[2]     ; 13.270 ; 13.136 ; 13.624 ; 13.527 ;
; KEY[0]     ; LEDG[3]     ; 13.232 ; 13.100 ; 13.588 ; 13.494 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ; 8.222  ; 8.149  ; 8.565  ; 8.527  ;
; KEY[0]     ; LEDG[1]     ; 8.307  ; 8.231  ; 8.660  ; 8.620  ;
; KEY[0]     ; LEDG[2]     ; 12.789 ; 12.658 ; 13.141 ; 13.046 ;
; KEY[0]     ; LEDG[3]     ; 12.754 ; 12.627 ; 13.106 ; 13.015 ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 341.76 MHz ; 341.76 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 197.074 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.911  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 99.626 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 197.074 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.851      ;
; 197.077 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.848      ;
; 197.104 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.821      ;
; 197.133 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.792      ;
; 197.180 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.745      ;
; 197.184 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.741      ;
; 197.190 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.735      ;
; 197.192 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.733      ;
; 197.193 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.732      ;
; 197.220 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.705      ;
; 197.225 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.700      ;
; 197.249 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.676      ;
; 197.254 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.671      ;
; 197.296 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.629      ;
; 197.296 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.629      ;
; 197.300 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.625      ;
; 197.304 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.621      ;
; 197.306 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.619      ;
; 197.308 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.617      ;
; 197.309 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.616      ;
; 197.335 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.590      ;
; 197.336 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.589      ;
; 197.341 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.584      ;
; 197.364 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.561      ;
; 197.365 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.560      ;
; 197.370 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.555      ;
; 197.412 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.513      ;
; 197.412 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.513      ;
; 197.414 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.511      ;
; 197.416 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.509      ;
; 197.420 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.505      ;
; 197.421 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.504      ;
; 197.422 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.503      ;
; 197.424 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.501      ;
; 197.425 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.500      ;
; 197.451 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.474      ;
; 197.452 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.473      ;
; 197.452 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.473      ;
; 197.457 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.468      ;
; 197.480 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.445      ;
; 197.481 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.444      ;
; 197.481 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.444      ;
; 197.486 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.439      ;
; 197.528 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.397      ;
; 197.528 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.397      ;
; 197.530 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.395      ;
; 197.530 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.395      ;
; 197.532 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.393      ;
; 197.536 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.389      ;
; 197.537 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.388      ;
; 197.538 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.387      ;
; 197.540 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.385      ;
; 197.540 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.385      ;
; 197.541 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.384      ;
; 197.567 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.358      ;
; 197.568 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.357      ;
; 197.568 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.357      ;
; 197.568 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.357      ;
; 197.573 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.352      ;
; 197.596 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.329      ;
; 197.597 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.328      ;
; 197.597 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.328      ;
; 197.597 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.328      ;
; 197.602 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.323      ;
; 197.643 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.282      ;
; 197.644 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.281      ;
; 197.644 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.281      ;
; 197.646 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.279      ;
; 197.646 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.279      ;
; 197.648 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.277      ;
; 197.652 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.273      ;
; 197.653 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.272      ;
; 197.654 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.271      ;
; 197.656 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.269      ;
; 197.656 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.269      ;
; 197.657 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.268      ;
; 197.657 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.268      ;
; 197.683 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.242      ;
; 197.684 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.241      ;
; 197.684 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.241      ;
; 197.684 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.241      ;
; 197.685 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.240      ;
; 197.689 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.236      ;
; 197.712 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.213      ;
; 197.713 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.212      ;
; 197.713 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.212      ;
; 197.713 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.212      ;
; 197.714 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.211      ;
; 197.718 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.207      ;
; 197.759 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.166      ;
; 197.760 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.165      ;
; 197.760 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.165      ;
; 197.760 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.165      ;
; 197.762 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.163      ;
; 197.762 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.163      ;
; 197.764 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.161      ;
; 197.768 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.157      ;
; 197.769 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.156      ;
; 197.770 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.155      ;
; 197.772 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 2.153      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.357 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.608      ;
; 0.372 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.624      ;
; 0.575 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.575 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.575 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.575 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.576 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.576 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.576 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.576 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.576 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.577 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.577 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.577 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.577 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.829      ;
; 0.577 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.829      ;
; 0.578 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.578 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.578 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.580 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.580 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.585 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.837      ;
; 0.585 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.837      ;
; 0.593 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.845      ;
; 0.594 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.845      ;
; 0.596 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.847      ;
; 0.599 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.851      ;
; 0.607 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.859      ;
; 0.856 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.114      ;
; 0.861 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.112      ;
; 0.861 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.113      ;
; 0.863 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.863 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.864 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.864 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.116      ;
; 0.864 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.864 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.864 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.116      ;
; 0.864 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.864 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.116      ;
; 0.864 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.864 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.864 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.865 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.116      ;
; 0.865 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.116      ;
; 0.866 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.118      ;
; 0.867 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.125      ;
; 0.867 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.118      ;
; 0.868 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.119      ;
; 0.868 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.119      ;
; 0.872 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.124      ;
; 0.873 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.125      ;
; 0.874 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.126      ;
; 0.875 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.126      ;
; 0.875 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.127      ;
; 0.875 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.126      ;
; 0.875 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.126      ;
; 0.875 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.126      ;
; 0.877 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.129      ;
; 0.878 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.129      ;
; 0.879 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.130      ;
; 0.879 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.130      ;
; 0.880 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.132      ;
; 0.887 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.139      ;
; 0.895 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.147      ;
; 0.898 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.150      ;
; 0.906 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.158      ;
; 0.956 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.214      ;
; 0.957 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.208      ;
; 0.958 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.210      ;
; 0.962 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.214      ;
; 0.963 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.963 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 0.963 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.963 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 0.964 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.215      ;
; 0.964 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.215      ;
; 0.966 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.224      ;
; 0.967 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.225      ;
; 0.967 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.225      ;
; 0.971 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.222      ;
; 0.971 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.223      ;
; 0.971 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.223      ;
; 0.973 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.225      ;
; 0.973 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.225      ;
; 0.974 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.226      ;
; 0.974 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.225      ;
; 0.974 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.226      ;
; 0.974 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.225      ;
; 0.974 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.225      ;
; 0.974 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.226      ;
; 0.974 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.225      ;
; 0.974 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.225      ;
; 0.975 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.975 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.976 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.228      ;
; 0.977 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.235      ;
; 0.977 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.228      ;
; 0.978 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.229      ;
; 0.978 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.229      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.911  ; 9.911        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.052 ; 10.052       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.052 ; 10.052       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.089 ; 10.089       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.626  ; 99.844       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.627  ; 99.845       ; 0.218          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 99.884  ; 99.884       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 99.885  ; 99.885       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.964  ; 100.150      ; 0.186          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.981  ; 99.981       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 99.981  ; 99.981       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.019 ; 100.019      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 100.019 ; 100.019      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 100.112 ; 100.112      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 9.705 ; 9.485 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 5.727 ; 5.572 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 5.350 ; 5.299 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 9.705 ; 9.485 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 9.663 ; 9.445 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.474 ; 4.397 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 4.866 ; 4.708 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 4.474 ; 4.397 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 8.824 ; 8.596 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 8.599 ; 8.356 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ; 7.641  ; 7.493  ; 7.895  ; 7.781  ;
; KEY[0]     ; LEDG[1]     ; 7.710  ; 7.581  ; 7.970  ; 7.875  ;
; KEY[0]     ; LEDG[2]     ; 12.047 ; 11.749 ; 12.306 ; 12.042 ;
; KEY[0]     ; LEDG[3]     ; 12.016 ; 11.718 ; 12.277 ; 12.013 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ; 7.374  ; 7.231  ; 7.627  ; 7.515  ;
; KEY[0]     ; LEDG[1]     ; 7.438  ; 7.314  ; 7.699  ; 7.606  ;
; KEY[0]     ; LEDG[2]     ; 11.601 ; 11.315 ; 11.860 ; 11.605 ;
; KEY[0]     ; LEDG[3]     ; 11.572 ; 11.286 ; 11.832 ; 11.577 ;
+------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 198.373 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.183 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.621  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 99.731 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 198.373 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.574      ;
; 198.377 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.570      ;
; 198.382 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.565      ;
; 198.383 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.564      ;
; 198.425 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.522      ;
; 198.426 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.521      ;
; 198.441 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.506      ;
; 198.445 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.502      ;
; 198.445 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.502      ;
; 198.449 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.498      ;
; 198.449 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.498      ;
; 198.450 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.497      ;
; 198.451 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.496      ;
; 198.493 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.454      ;
; 198.493 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.454      ;
; 198.494 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.453      ;
; 198.509 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.438      ;
; 198.510 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.437      ;
; 198.513 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.434      ;
; 198.513 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.434      ;
; 198.514 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.433      ;
; 198.517 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.430      ;
; 198.517 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.430      ;
; 198.518 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.429      ;
; 198.518 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.429      ;
; 198.519 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.428      ;
; 198.561 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.386      ;
; 198.561 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.386      ;
; 198.562 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.385      ;
; 198.562 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.385      ;
; 198.577 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.370      ;
; 198.577 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.370      ;
; 198.578 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.369      ;
; 198.581 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.366      ;
; 198.581 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.366      ;
; 198.581 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.366      ;
; 198.582 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.365      ;
; 198.585 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.362      ;
; 198.585 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.362      ;
; 198.586 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.361      ;
; 198.586 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.361      ;
; 198.586 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.361      ;
; 198.587 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.360      ;
; 198.629 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.318      ;
; 198.629 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.318      ;
; 198.629 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.318      ;
; 198.630 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.317      ;
; 198.630 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.317      ;
; 198.645 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.302      ;
; 198.645 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.302      ;
; 198.645 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.302      ;
; 198.646 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.301      ;
; 198.649 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.298      ;
; 198.649 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.298      ;
; 198.649 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.298      ;
; 198.649 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.298      ;
; 198.650 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.297      ;
; 198.653 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.294      ;
; 198.653 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.294      ;
; 198.653 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.294      ;
; 198.654 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.293      ;
; 198.654 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.293      ;
; 198.654 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.293      ;
; 198.655 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.292      ;
; 198.697 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.250      ;
; 198.697 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.250      ;
; 198.697 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.250      ;
; 198.697 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.250      ;
; 198.698 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.249      ;
; 198.698 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.249      ;
; 198.713 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.234      ;
; 198.713 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.234      ;
; 198.713 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.234      ;
; 198.714 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.233      ;
; 198.714 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.233      ;
; 198.717 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.230      ;
; 198.717 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.230      ;
; 198.717 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.230      ;
; 198.717 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.230      ;
; 198.718 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.229      ;
; 198.718 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.229      ;
; 198.721 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.226      ;
; 198.721 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.226      ;
; 198.721 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.226      ;
; 198.722 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.225      ;
; 198.722 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.225      ;
; 198.722 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.225      ;
; 198.722 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.225      ;
; 198.723 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.224      ;
; 198.765 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.182      ;
; 198.765 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.182      ;
; 198.765 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.182      ;
; 198.765 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.182      ;
; 198.765 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.182      ;
; 198.766 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.181      ;
; 198.766 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.181      ;
; 198.775 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.165      ;
; 198.778 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.162      ;
; 198.779 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 1.161      ;
; 198.781 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.040     ; 1.166      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.183 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.186 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.317      ;
; 0.286 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.417      ;
; 0.286 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.417      ;
; 0.286 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.417      ;
; 0.286 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.417      ;
; 0.286 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.417      ;
; 0.286 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.417      ;
; 0.287 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.288 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.419      ;
; 0.288 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.419      ;
; 0.288 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.419      ;
; 0.291 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.422      ;
; 0.292 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.423      ;
; 0.293 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.424      ;
; 0.294 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.425      ;
; 0.296 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.427      ;
; 0.299 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.430      ;
; 0.304 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.435      ;
; 0.435 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.566      ;
; 0.435 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.566      ;
; 0.435 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.566      ;
; 0.435 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.566      ;
; 0.435 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.566      ;
; 0.436 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.567      ;
; 0.436 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.567      ;
; 0.436 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.567      ;
; 0.436 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.567      ;
; 0.436 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.567      ;
; 0.437 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.575      ;
; 0.440 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.571      ;
; 0.440 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.578      ;
; 0.445 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.576      ;
; 0.446 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.577      ;
; 0.446 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.577      ;
; 0.446 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.577      ;
; 0.448 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.579      ;
; 0.448 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.579      ;
; 0.448 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.579      ;
; 0.448 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.579      ;
; 0.448 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.579      ;
; 0.448 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.579      ;
; 0.448 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.579      ;
; 0.449 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.580      ;
; 0.449 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.580      ;
; 0.449 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.580      ;
; 0.452 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.583      ;
; 0.457 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.588      ;
; 0.460 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.591      ;
; 0.462 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.593      ;
; 0.465 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.596      ;
; 0.491 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.629      ;
; 0.494 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.632      ;
; 0.498 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.629      ;
; 0.498 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.629      ;
; 0.498 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.629      ;
; 0.498 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.629      ;
; 0.499 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.630      ;
; 0.499 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.630      ;
; 0.499 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.630      ;
; 0.499 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.630      ;
; 0.499 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.630      ;
; 0.501 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.632      ;
; 0.501 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.632      ;
; 0.501 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.632      ;
; 0.501 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.632      ;
; 0.502 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.633      ;
; 0.502 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.633      ;
; 0.502 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.633      ;
; 0.502 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.633      ;
; 0.502 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.633      ;
; 0.503 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.634      ;
; 0.503 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.641      ;
; 0.504 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.642      ;
; 0.506 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.637      ;
; 0.506 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.644      ;
; 0.507 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.645      ;
; 0.508 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.639      ;
; 0.511 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.642      ;
; 0.511 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.642      ;
; 0.511 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.642      ;
; 0.511 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.642      ;
; 0.511 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.642      ;
; 0.511 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.642      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.360 ; 10.360       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.360 ; 10.360       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.868  ; 100.052      ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 99.952  ; 99.952       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 99.984  ; 99.984       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 99.984  ; 99.984       ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.016 ; 100.016      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 100.016 ; 100.016      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 100.047 ; 100.047      ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 5.281 ; 5.770 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 3.015 ; 3.173 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 2.858 ; 3.016 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 5.281 ; 5.770 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 5.254 ; 5.744 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 2.442 ; 2.578 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 2.608 ; 2.756 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 2.442 ; 2.578 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 4.860 ; 5.320 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 4.735 ; 5.184 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDG[0]     ; 4.433 ; 4.522 ; 4.991 ; 5.099 ;
; KEY[0]     ; LEDG[1]     ; 4.495 ; 4.591 ; 5.059 ; 5.174 ;
; KEY[0]     ; LEDG[2]     ; 6.907 ; 7.335 ; 7.471 ; 7.917 ;
; KEY[0]     ; LEDG[3]     ; 6.887 ; 7.313 ; 7.452 ; 7.897 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDG[0]     ; 4.283 ; 4.368 ; 4.837 ; 4.941 ;
; KEY[0]     ; LEDG[1]     ; 4.340 ; 4.434 ; 4.900 ; 5.013 ;
; KEY[0]     ; LEDG[2]     ; 6.656 ; 7.067 ; 7.215 ; 7.646 ;
; KEY[0]     ; LEDG[3]     ; 6.638 ; 7.048 ; 7.198 ; 7.627 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 196.719 ; 0.183 ; N/A      ; N/A     ; 9.621               ;
;  CLOCK_50                                          ; N/A     ; N/A   ; N/A      ; N/A     ; 9.621               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 196.719 ; 0.183 ; N/A      ; N/A     ; 99.621              ;
; Design-wide TNS                                    ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 10.475 ; 10.442 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 6.162  ; 6.125  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 5.784  ; 5.809  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 10.475 ; 10.442 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 10.424 ; 10.397 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 2.442 ; 2.578 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 2.608 ; 2.756 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 2.442 ; 2.578 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 4.860 ; 5.320 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 4.735 ; 5.184 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ; 8.511  ; 8.435  ; 8.858  ; 8.819  ;
; KEY[0]     ; LEDG[1]     ; 8.600  ; 8.522  ; 8.956  ; 8.916  ;
; KEY[0]     ; LEDG[2]     ; 13.270 ; 13.136 ; 13.624 ; 13.527 ;
; KEY[0]     ; LEDG[3]     ; 13.232 ; 13.100 ; 13.588 ; 13.494 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDG[0]     ; 4.283 ; 4.368 ; 4.837 ; 4.941 ;
; KEY[0]     ; LEDG[1]     ; 4.340 ; 4.434 ; 4.900 ; 5.013 ;
; KEY[0]     ; LEDG[2]     ; 6.656 ; 7.067 ; 7.215 ; 7.646 ;
; KEY[0]     ; LEDG[3]     ; 6.638 ; 7.048 ; 7.198 ; 7.627 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 378      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 378      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Jun 03 20:29:37 2019
Info: Command: quartus_sta my_first_fpga -c my_first_fpga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'my_first_fpga.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 196.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   196.719         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.399         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.891         0.000 CLOCK_50 
    Info (332119):    99.621         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 197.074
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   197.074         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.911
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.911         0.000 CLOCK_50 
    Info (332119):    99.626         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 198.373
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   198.373         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.183         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.621
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.621         0.000 CLOCK_50 
    Info (332119):    99.731         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 431 megabytes
    Info: Processing ended: Mon Jun 03 20:29:43 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


