
3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \conv2d_mem

3.2. Analyzing design hierarchy..
Top module:  \conv2d_mem
Removed 0 unused modules.

10. Printing statistics.

=== conv2d_mem ===

   Number of wires:                181
   Number of wire bits:           2514
   Number of public wires:          39
   Number of public wire bits:     422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $add                           16
     $adff                           5
     $adffe                         14
     $dffe                           5
     $eq                            12
     $ge                             3
     $logic_not                      2
     $logic_or                       3
     $lt                             9
     $mul                            6
     $mux                           41
     $ne                            13
     $neg                            2
     $not                            3
     $pmux                          11
     $reduce_and                    12
     $reduce_bool                    5
     $reduce_or                      1
     $sub                            2


1 modules:
  conv2d_mem

autoidx 815

attribute \top 1
attribute \src "design.sv:3.1-309.10"
module \conv2d_mem

  parameter \WIDTH 32
  parameter \HEIGHT 32
  parameter \CHANNELS 3
  parameter \FILTERS 16
  parameter \K 3
  parameter \PAD 1
  parameter \BIAS_MODE_POST_ADD 1

  attribute \src "design.sv:98.5-308.8"
  wire width 64 $0\accum[63:0]

  attribute \src "design.sv:98.5-308.8"
  wire $0\bias_addr_valid[0:0]

  attribute \src "design.sv:98.5-308.8"
  wire $0\bias_data_ready[0:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 32 $0\c[31:0]

  attribute \src "design.sv:98.5-308.8"
  wire $0\done[0:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 32 $0\f[31:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 32 $0\i[31:0]

  attribute \src "design.sv:98.5-308.8"
  wire $0\image_addr_valid[0:0]

  attribute \src "design.sv:98.5-308.8"
  wire $0\image_data_ready[0:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 32 $0\j[31:0]

  attribute \src "design.sv:98.5-308.8"
  wire $0\kernel_data_ready[0:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 32 $0\m[31:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 32 $0\n[31:0]

  attribute \src "design.sv:98.5-308.8"
  wire $0\out_valid[0:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 6 $0\state[5:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 32 $3\out_int[31:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 32 $3\out_int_relu[31:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 32 $4\out_int[31:0]

  attribute \src "design.sv:98.5-308.8"
  wire width 8 $4\pix8[7:0]

  attribute \src "design.sv:170.28-170.33"
  wire width 32 signed $add$design.sv:170$2_Y

  attribute \src "design.sv:171.28-171.33"
  wire width 32 signed $add$design.sv:171$4_Y

  attribute \src "design.sv:176.45-176.64"
  attribute \unused_bits "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 signed $add$design.sv:176$14_Y

  attribute \src "design.sv:192.39-192.70"
  wire width 32 signed $add$design.sv:192$18_Y

  attribute \src "design.sv:192.39-192.74"
  attribute \unused_bits "28 29 30 31"
  wire width 32 signed $add$design.sv:192$19_Y

  attribute \src "design.sv:193.40-193.64"
  attribute \unused_bits "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 signed $add$design.sv:193$21_Y

  attribute \src "design.sv:223.39-223.57"
  wire width 64 signed $add$design.sv:223$35_Y

  attribute \src "design.sv:226.25-226.30"
  wire width 32 signed $add$design.sv:226$36_Y

  attribute \src "design.sv:231.29-231.34"
  wire width 32 signed $add$design.sv:231$39_Y

  attribute \src "design.sv:236.33-236.38"
  wire width 32 signed $add$design.sv:236$42_Y

  attribute \src "design.sv:251.40-251.67"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 signed $add$design.sv:251$47_Y

  attribute \src "design.sv:253.42-253.70"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  wire width 64 signed $add$design.sv:253$51_Y

  attribute \src "design.sv:254.35-254.51"
  wire width 32 signed $add$design.sv:254$54_Y

  attribute \src "design.sv:276.25-276.30"
  wire width 32 signed $add$design.sv:276$56_Y

  attribute \src "design.sv:281.29-281.34"
  wire width 32 signed $add$design.sv:281$59_Y

  attribute \src "design.sv:292.25-292.30"
  wire width 32 signed $add$design.sv:292$62_Y

  wire $auto$opt_dff.cc:194:make_patterns_logic$668

  wire $auto$opt_dff.cc:194:make_patterns_logic$670

  wire $auto$opt_dff.cc:194:make_patterns_logic$672

  wire $auto$opt_dff.cc:194:make_patterns_logic$674

  wire $auto$opt_dff.cc:194:make_patterns_logic$676

  wire $auto$opt_dff.cc:194:make_patterns_logic$678

  wire $auto$opt_dff.cc:194:make_patterns_logic$680

  wire $auto$opt_dff.cc:194:make_patterns_logic$682

  wire $auto$opt_dff.cc:194:make_patterns_logic$697

  wire $auto$opt_dff.cc:194:make_patterns_logic$710

  wire $auto$opt_dff.cc:194:make_patterns_logic$715

  wire $auto$opt_dff.cc:194:make_patterns_logic$717

  wire $auto$opt_dff.cc:194:make_patterns_logic$724

  wire $auto$opt_dff.cc:194:make_patterns_logic$726

  wire $auto$opt_dff.cc:194:make_patterns_logic$738

  wire $auto$opt_dff.cc:194:make_patterns_logic$740

  wire $auto$opt_dff.cc:194:make_patterns_logic$742

  wire $auto$opt_dff.cc:194:make_patterns_logic$744

  wire $auto$opt_dff.cc:194:make_patterns_logic$774

  wire $auto$opt_dff.cc:219:make_patterns_logic$650

  wire $auto$opt_dff.cc:219:make_patterns_logic$660

  wire $auto$opt_dff.cc:219:make_patterns_logic$684

  wire $auto$opt_dff.cc:219:make_patterns_logic$694

  wire $auto$opt_dff.cc:219:make_patterns_logic$702

  wire $auto$opt_dff.cc:219:make_patterns_logic$705

  wire $auto$opt_dff.cc:219:make_patterns_logic$719

  wire $auto$opt_dff.cc:219:make_patterns_logic$728

  wire $auto$opt_dff.cc:219:make_patterns_logic$735

  wire $auto$opt_dff.cc:219:make_patterns_logic$746

  wire $auto$opt_dff.cc:219:make_patterns_logic$753

  wire $auto$opt_dff.cc:219:make_patterns_logic$778

  wire $auto$opt_reduce.cc:134:opt_pmux$646

  wire $auto$rtlil.cc:2485:Not$649

  wire $auto$rtlil.cc:2485:Not$701

  attribute \src "design.sv:172.74-172.87"
  wire $ge$design.sv:172$11_Y

  attribute \src "design.sv:172.40-172.54"
  wire $ge$design.sv:172$7_Y

  attribute \src "design.sv:250.29-250.43"
  wire $ge$design.sv:250$45_Y

  attribute \src "design.sv:172.25-172.69"
  wire $logic_or$design.sv:172$10_Y

  attribute \src "design.sv:172.25-172.88"
  wire $logic_or$design.sv:172$12_Y

  attribute \src "design.sv:172.25-172.55"
  wire $logic_or$design.sv:172$8_Y

  attribute \src "design.sv:172.26-172.34"
  wire $lt$design.sv:172$6_Y

  attribute \src "design.sv:172.60-172.68"
  wire $lt$design.sv:172$9_Y

  attribute \src "design.sv:226.25-226.41"
  wire $lt$design.sv:226$37_Y

  attribute \src "design.sv:231.29-231.38"
  wire $lt$design.sv:231$40_Y

  attribute \src "design.sv:236.33-236.42"
  wire $lt$design.sv:236$43_Y

  attribute \src "design.sv:263.25-263.36"
  wire $lt$design.sv:263$55_Y

  attribute \src "design.sv:276.25-276.38"
  wire $lt$design.sv:276$57_Y

  attribute \src "design.sv:281.29-281.43"
  wire $lt$design.sv:281$60_Y

  attribute \src "design.sv:292.25-292.40"
  wire $lt$design.sv:292$63_Y

  attribute \src "design.sv:176.45-176.57"
  wire width 32 signed $mul$design.sv:176$13_Y

  attribute \src "design.sv:192.39-192.44"
  wire width 32 signed $mul$design.sv:192$15_Y

  attribute \src "design.sv:192.39-192.55"
  wire width 32 signed $mul$design.sv:192$16_Y

  attribute \src "design.sv:192.58-192.70"
  wire width 32 signed $mul$design.sv:192$17_Y

  attribute \src "design.sv:222.38-222.57"
  wire width 48 signed $mul$design.sv:222$34_Y

  attribute \src "design.sv:251.41-251.56"
  wire width 64 signed $mul$design.sv:251$46_Y

  attribute \src "design.sv:253.43-253.59"
  wire width 64 signed $mul$design.sv:253$50_Y

  attribute \src "design.sv:253.43-253.53"
  wire width 64 signed $neg$design.sv:253$49_Y

  attribute \src "design.sv:253.39-253.79"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 signed $neg$design.sv:253$53_Y

  wire width 8 $procmux$102_Y

  wire $procmux$103_CMP

  wire $procmux$104_CMP

  wire width 8 $procmux$105_Y

  wire $procmux$108_CMP

  wire $procmux$160_CMP

  wire $procmux$187_CMP

  wire $procmux$223_CMP

  wire $procmux$242_Y

  wire $procmux$245_CMP

  wire $procmux$258_CMP

  wire $procmux$265_Y

  wire $procmux$268_CMP

  wire $procmux$277_Y

  wire $procmux$302_Y

  wire $procmux$308_CMP

  wire width 6 $procmux$310_Y

  wire $procmux$312_CMP

  wire width 6 $procmux$314_Y

  wire width 6 $procmux$317_Y

  wire $procmux$319_CMP

  wire width 6 $procmux$322_Y

  wire width 6 $procmux$325_Y

  wire width 6 $procmux$328_Y

  wire width 6 $procmux$331_Y

  wire width 6 $procmux$335_Y

  wire width 6 $procmux$337_Y

  wire width 6 $procmux$340_Y

  wire width 6 $procmux$343_Y

  wire $procmux$346_CMP

  wire width 6 $procmux$347_Y

  wire width 6 $procmux$350_Y

  wire width 6 $procmux$353_Y

  wire $procmux$355_CMP

  wire width 64 $procmux$436_Y

  wire width 32 $procmux$447_Y

  wire width 32 $procmux$458_Y

  wire width 32 $procmux$461_Y

  wire width 32 $procmux$472_Y

  wire width 32 $procmux$475_Y

  wire width 32 $procmux$478_Y

  wire width 32 $procmux$487_Y

  wire width 32 $procmux$491_Y

  wire width 32 $procmux$498_Y

  wire width 32 $procmux$501_Y

  wire width 32 $procmux$511_Y

  wire width 32 $procmux$79_Y

  attribute \src "design.sv:170.28-170.39"
  wire width 32 signed $sub$design.sv:170$3_Y

  attribute \src "design.sv:171.28-171.39"
  wire width 32 signed $sub$design.sv:171$5_Y

  attribute \src "design.sv:59.24-59.29"
  wire width 64 signed \accum

  attribute \src "design.sv:67.24-67.30"
  wire width 16 signed \bias16

  attribute \src "design.sv:36.23-36.32"
  wire width 4 output 19 \bias_addr

  attribute \src "design.sv:38.23-38.38"
  wire input 21 \bias_addr_ready

  attribute \src "design.sv:37.23-37.38"
  wire output 20 \bias_addr_valid

  attribute \src "design.sv:39.23-39.32"
  wire width 8 input 22 \bias_data

  attribute \src "design.sv:41.23-41.38"
  wire output 24 \bias_data_ready

  attribute \src "design.sv:40.23-40.38"
  wire input 23 \bias_data_valid

  attribute \src "design.sv:52.19-52.20"
  wire width 32 signed \c

  attribute \src "design.sv:12.17-12.20"
  wire input 1 \clk

  attribute \src "design.sv:15.17-15.21"
  wire output 4 \done

  attribute \src "design.sv:51.13-51.14"
  wire width 32 signed \f

  attribute \src "design.sv:51.16-51.17"
  wire width 32 signed \i

  attribute \src "design.sv:18.23-18.33"
  wire width 10 output 5 \image_addr

  attribute \src "design.sv:20.23-20.39"
  wire input 7 \image_addr_ready

  attribute \src "design.sv:19.23-19.39"
  wire output 6 \image_addr_valid

  attribute \src "design.sv:23.23-23.35"
  wire width 8 input 10 \image_b_data

  attribute \src "design.sv:70.37-70.46"
  wire width 8 \image_b_q

  attribute \src "design.sv:25.23-25.39"
  wire output 12 \image_data_ready

  attribute \src "design.sv:24.23-24.39"
  wire input 11 \image_data_valid

  attribute \src "design.sv:22.23-22.35"
  wire width 8 input 9 \image_g_data

  attribute \src "design.sv:70.26-70.35"
  wire width 8 \image_g_q

  attribute \src "design.sv:21.23-21.35"
  wire width 8 input 8 \image_r_data

  attribute \src "design.sv:70.15-70.24"
  wire width 8 \image_r_q

  attribute \src "design.sv:51.19-51.20"
  wire width 32 signed \j

  attribute \src "design.sv:28.23-28.34"
  wire width 9 output 13 \kernel_addr

  attribute \src "design.sv:30.23-30.40"
  wire input 15 \kernel_addr_ready

  attribute \src "design.sv:29.23-29.40"
  wire output 14 \kernel_addr_valid

  attribute \src "design.sv:31.23-31.34"
  wire width 8 input 16 \kernel_data

  attribute \src "design.sv:33.23-33.40"
  wire output 18 \kernel_data_ready

  attribute \src "design.sv:32.23-32.40"
  wire input 17 \kernel_data_valid

  attribute \src "design.sv:71.15-71.23"
  wire width 8 \kernel_q

  attribute \src "design.sv:52.13-52.14"
  wire width 32 signed \m

  attribute \src "design.sv:52.16-52.17"
  wire width 32 signed \n

  attribute \src "design.sv:44.24-44.32"
  wire width 32 output 25 \out_data

  attribute \src "design.sv:45.24-45.33"
  wire output 26 \out_valid

  attribute \src "design.sv:13.17-13.20"
  wire input 2 \rst

  attribute \src "design.sv:14.17-14.22"
  wire input 3 \start

  attribute \src "design.sv:77.15-77.20"
  wire width 6 \state

  attribute \src "design.sv:176.45-176.64"
  cell $add $add$design.sv:176$14
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { $mul$design.sv:176$13_Y [31:5] 5'00000 }
    connect \B $sub$design.sv:171$5_Y
    connect \Y $add$design.sv:176$14_Y
  end

  attribute \src "design.sv:192.39-192.70"
  cell $add $add$design.sv:192$18
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$design.sv:192$16_Y
    connect \B $mul$design.sv:192$17_Y
    connect \Y $add$design.sv:192$18_Y
  end

  attribute \src "design.sv:192.39-192.74"
  cell $add $add$design.sv:192$19
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $add$design.sv:192$18_Y
    connect \B \c
    connect \Y $add$design.sv:192$19_Y
  end

  attribute \src "design.sv:193.40-193.64"
  cell $add $add$design.sv:193$21
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { $add$design.sv:192$19_Y [27:0] 4'0000 }
    connect \B \f
    connect \Y $add$design.sv:193$21_Y
  end

  attribute \src "design.sv:212.28-212.33"
  cell $add $add$design.sv:212$22
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \i
    connect \B \m
    connect \Y $add$design.sv:170$2_Y
  end

  attribute \src "design.sv:213.28-213.33"
  cell $add $add$design.sv:213$24
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \j
    connect \B \n
    connect \Y $add$design.sv:171$4_Y
  end

  attribute \src "design.sv:223.39-223.57"
  cell $add $add$design.sv:223$35
    parameter \A_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 64
    connect \A \accum
    connect \B $mul$design.sv:222$34_Y
    connect \Y $add$design.sv:223$35_Y
  end

  attribute \src "design.sv:227.30-227.35"
  cell $add $add$design.sv:227$38
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \c
    connect \B 1
    connect \Y $add$design.sv:226$36_Y
  end

  attribute \src "design.sv:232.34-232.39"
  cell $add $add$design.sv:232$41
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \n
    connect \B 1
    connect \Y $add$design.sv:231$39_Y
  end

  attribute \src "design.sv:237.38-237.43"
  cell $add $add$design.sv:237$44
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \m
    connect \B 1
    connect \Y $add$design.sv:236$42_Y
  end

  attribute \src "design.sv:251.40-251.67"
  cell $add $add$design.sv:251$47
    parameter \A_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $mul$design.sv:251$46_Y
    connect \B 64'0000000000000000000000000000000000000000000000001000000000000000
    connect \Y $add$design.sv:251$47_Y
  end

  attribute \src "design.sv:253.42-253.70"
  cell $add $add$design.sv:253$51
    parameter \A_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $mul$design.sv:253$50_Y
    connect \B 64'0000000000000000000000000000000000000000000000001000000000000000
    connect \Y $add$design.sv:253$51_Y
  end

  attribute \src "design.sv:254.35-254.51"
  cell $add $add$design.sv:254$54
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A $4\out_int[31:0]
    connect \B \bias16
    connect \Y $add$design.sv:254$54_Y
  end

  attribute \src "design.sv:277.30-277.35"
  cell $add $add$design.sv:277$58
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \j
    connect \B 1
    connect \Y $add$design.sv:276$56_Y
  end

  attribute \src "design.sv:282.34-282.39"
  cell $add $add$design.sv:282$61
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \i
    connect \B 1
    connect \Y $add$design.sv:281$59_Y
  end

  attribute \src "design.sv:293.30-293.35"
  cell $add $add$design.sv:293$64
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \f
    connect \B 1
    connect \Y $add$design.sv:292$62_Y
  end

  attribute \src "design.sv:98.5-308.8"
  cell $dffe $auto$ff.cc:266:slice$647
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \image_g_data
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$650
    connect \Q \image_g_q
  end

  attribute \src "design.sv:98.5-308.8"
  cell $dffe $auto$ff.cc:266:slice$652
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \image_r_data
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$650
    connect \Q \image_r_q
  end

  attribute \src "design.sv:98.5-308.8"
  cell $dffe $auto$ff.cc:266:slice$657
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \kernel_data
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$660
    connect \Q \kernel_q
  end

  attribute \src "design.sv:98.5-308.8"
  cell $dffe $auto$ff.cc:266:slice$662
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \image_b_data
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$650
    connect \Q \image_b_q
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$667
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 6'000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 6
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\state[5:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$684
    connect \Q \state
  end

  attribute \src "design.sv:98.5-308.8"
  cell $dffe $auto$ff.cc:266:slice$691
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D { \bias_data [7] \bias_data [7] \bias_data [7] \bias_data [7] \bias_data [7] \bias_data [7] \bias_data [7] \bias_data [7] \bias_data }
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$694
    connect \Q \bias16
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$696
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\done[0:0]
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$697
    connect \Q \done
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$699
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 10'0000000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 10
    connect \ARST \rst
    connect \CLK \clk
    connect \D $add$design.sv:176$14_Y [9:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$702
    connect \Q \image_addr
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$704
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 9'000000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \ARST \rst
    connect \CLK \clk
    connect \D $add$design.sv:193$21_Y [8:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$705
    connect \Q \kernel_addr
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$707
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 4'0000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \ARST \rst
    connect \CLK \clk
    connect \D \f [3:0]
    connect \EN $procmux$258_CMP
    connect \Q \bias_addr
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$708
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $3\out_int_relu[31:0]
    connect \EN $procmux$187_CMP
    connect \Q \out_data
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$709
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\out_valid[0:0]
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$710
    connect \Q \out_valid
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$712
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\f[31:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$719
    connect \Q \f
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$721
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\i[31:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$728
    connect \Q \i
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$730
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\j[31:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$735
    connect \Q \j
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$737
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\m[31:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$746
    connect \Q \m
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$748
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\n[31:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$753
    connect \Q \n
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$755
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\c[31:0]
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$744
    connect \Q \c
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adffe $auto$ff.cc:266:slice$773
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 64
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\accum[63:0]
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$778
    connect \Q \accum
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$355_CMP \start }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$668
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$223_CMP $logic_or$design.sv:172$12_Y \image_addr_ready }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$670
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$160_CMP \image_data_valid }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$672
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$160_CMP \kernel_addr_ready \image_data_valid }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$674
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$268_CMP \kernel_data_valid }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$676
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$258_CMP \bias_addr_ready }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$678
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$245_CMP \bias_data_valid }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$680
  end

  cell $not $auto$opt_dff.cc:195:make_patterns_logic$683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $procmux$308_CMP
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$682
  end

  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$355_CMP $procmux$308_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$697
  end

  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$187_CMP $auto$opt_reduce.cc:134:opt_pmux$646 }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$710
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$312_CMP $lt$design.sv:292$63_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$715
  end

  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$355_CMP $procmux$312_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$717
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$319_CMP $lt$design.sv:276$57_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$724
  end

  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$355_CMP $procmux$319_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$726
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$108_CMP $lt$design.sv:236$43_Y $lt$design.sv:231$40_Y $lt$design.sv:226$37_Y }
    connect \B 4'1000
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$738
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$108_CMP $lt$design.sv:231$40_Y $lt$design.sv:226$37_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$740
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$108_CMP $lt$design.sv:226$37_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$742
  end

  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$346_CMP $procmux$108_CMP }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$744
  end

  cell $ne $auto$opt_dff.cc:195:make_patterns_logic$775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$108_CMP $logic_or$design.sv:172$12_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$774
  end

  cell $not $auto$opt_dff.cc:210:make_patterns_logic$648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $auto$rtlil.cc:2485:Not$649
  end

  cell $not $auto$opt_dff.cc:210:make_patterns_logic$700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$design.sv:172$12_Y
    connect \Y $auto$rtlil.cc:2485:Not$701
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2485:Not$649 $procmux$160_CMP \image_data_valid }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$650
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2485:Not$649 $procmux$268_CMP \kernel_data_valid }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$660
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$682 $auto$opt_dff.cc:194:make_patterns_logic$680 $auto$opt_dff.cc:194:make_patterns_logic$678 $auto$opt_dff.cc:194:make_patterns_logic$676 $auto$opt_dff.cc:194:make_patterns_logic$674 $auto$opt_dff.cc:194:make_patterns_logic$672 $auto$opt_dff.cc:194:make_patterns_logic$670 $auto$opt_dff.cc:194:make_patterns_logic$668 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$684
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2485:Not$649 $procmux$245_CMP \bias_data_valid }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$694
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2485:Not$701 $procmux$223_CMP }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$702
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$160_CMP \image_data_valid }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$705
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$717 $auto$opt_dff.cc:194:make_patterns_logic$715 $auto$opt_dff.cc:194:make_patterns_logic$668 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$719
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$726 $auto$opt_dff.cc:194:make_patterns_logic$724 $auto$opt_dff.cc:194:make_patterns_logic$668 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$728
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$726 $auto$opt_dff.cc:194:make_patterns_logic$668 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$735
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$742 $auto$opt_dff.cc:194:make_patterns_logic$740 $auto$opt_dff.cc:194:make_patterns_logic$738 $auto$opt_dff.cc:194:make_patterns_logic$744 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$746
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$742 $auto$opt_dff.cc:194:make_patterns_logic$744 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$753
  end

  cell $reduce_and $auto$opt_dff.cc:220:make_patterns_logic$779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:194:make_patterns_logic$774 $auto$opt_dff.cc:194:make_patterns_logic$744 }
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$778
  end

  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$355_CMP $procmux$346_CMP $procmux$319_CMP $procmux$308_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$646
  end

  attribute \src "design.sv:214.42-214.56"
  cell $ge $ge$design.sv:214$27
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { $sub$design.sv:170$3_Y [31:27] $mul$design.sv:176$13_Y [31:5] }
    connect \B 32
    connect \Y $ge$design.sv:172$7_Y
  end

  attribute \src "design.sv:214.76-214.89"
  cell $ge $ge$design.sv:214$31
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $sub$design.sv:171$5_Y
    connect \B 32
    connect \Y $ge$design.sv:172$11_Y
  end

  attribute \src "design.sv:250.29-250.43"
  cell $ge $ge$design.sv:250$45
    parameter \A_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \accum
    connect \B 0
    connect \Y $ge$design.sv:250$45_Y
  end

  attribute \src "design.sv:214.27-214.57"
  cell $logic_or $logic_or$design.sv:214$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$design.sv:172$6_Y
    connect \B $ge$design.sv:172$7_Y
    connect \Y $logic_or$design.sv:172$8_Y
  end

  attribute \src "design.sv:214.27-214.71"
  cell $logic_or $logic_or$design.sv:214$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$design.sv:172$8_Y
    connect \B $lt$design.sv:172$9_Y
    connect \Y $logic_or$design.sv:172$10_Y
  end

  attribute \src "design.sv:214.27-214.90"
  cell $logic_or $logic_or$design.sv:214$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$design.sv:172$10_Y
    connect \B $ge$design.sv:172$11_Y
    connect \Y $logic_or$design.sv:172$12_Y
  end

  attribute \src "design.sv:214.28-214.36"
  cell $lt $lt$design.sv:214$26
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { $sub$design.sv:170$3_Y [31:27] $mul$design.sv:176$13_Y [31:5] }
    connect \B 0
    connect \Y $lt$design.sv:172$6_Y
  end

  attribute \src "design.sv:214.62-214.70"
  cell $lt $lt$design.sv:214$29
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $sub$design.sv:171$5_Y
    connect \B 0
    connect \Y $lt$design.sv:172$9_Y
  end

  attribute \src "design.sv:226.25-226.41"
  cell $lt $lt$design.sv:226$37
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $add$design.sv:226$36_Y
    connect \B 3
    connect \Y $lt$design.sv:226$37_Y
  end

  attribute \src "design.sv:231.29-231.38"
  cell $lt $lt$design.sv:231$40
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $add$design.sv:231$39_Y
    connect \B 3
    connect \Y $lt$design.sv:231$40_Y
  end

  attribute \src "design.sv:236.33-236.42"
  cell $lt $lt$design.sv:236$43
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $add$design.sv:236$42_Y
    connect \B 3
    connect \Y $lt$design.sv:236$43_Y
  end

  attribute \src "design.sv:263.25-263.36"
  cell $lt $lt$design.sv:263$55
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $3\out_int[31:0]
    connect \B 0
    connect \Y $lt$design.sv:263$55_Y
  end

  attribute \src "design.sv:276.25-276.38"
  cell $lt $lt$design.sv:276$57
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $add$design.sv:276$56_Y
    connect \B 32
    connect \Y $lt$design.sv:276$57_Y
  end

  attribute \src "design.sv:281.29-281.43"
  cell $lt $lt$design.sv:281$60
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $add$design.sv:281$59_Y
    connect \B 32
    connect \Y $lt$design.sv:281$60_Y
  end

  attribute \src "design.sv:292.25-292.40"
  cell $lt $lt$design.sv:292$63
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $add$design.sv:292$62_Y
    connect \B 16
    connect \Y $lt$design.sv:292$63_Y
  end

  attribute \src "design.sv:192.39-192.44"
  cell $mul $mul$design.sv:192$15
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \m
    connect \B 3
    connect \Y $mul$design.sv:192$15_Y
  end

  attribute \src "design.sv:192.39-192.55"
  cell $mul $mul$design.sv:192$16
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$design.sv:192$15_Y
    connect \B 3
    connect \Y $mul$design.sv:192$16_Y
  end

  attribute \src "design.sv:192.58-192.70"
  cell $mul $mul$design.sv:192$17
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \n
    connect \B 3
    connect \Y $mul$design.sv:192$17_Y
  end

  attribute \src "design.sv:222.38-222.57"
  cell $mul $mul$design.sv:222$34
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 48
    connect \A { \kernel_q [7] \kernel_q [7] \kernel_q [7] \kernel_q [7] \kernel_q [7] \kernel_q [7] \kernel_q [7] \kernel_q [7] \kernel_q }
    connect \B { 8'00000000 $4\pix8[7:0] }
    connect \Y $mul$design.sv:222$34_Y
  end

  attribute \src "design.sv:251.41-251.56"
  cell $mul $mul$design.sv:251$46
    parameter \A_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \accum
    connect \B 257
    connect \Y $mul$design.sv:251$46_Y
  end

  attribute \src "design.sv:253.43-253.59"
  cell $mul $mul$design.sv:253$50
    parameter \A_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $neg$design.sv:253$49_Y
    connect \B 257
    connect \Y $mul$design.sv:253$50_Y
  end

  attribute \src "design.sv:253.43-253.53"
  cell $neg $neg$design.sv:253$49
    parameter \A_SIGNED 1
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \accum
    connect \Y $neg$design.sv:253$49_Y
  end

  attribute \src "design.sv:253.39-253.79"
  cell $neg $neg$design.sv:253$53
    parameter \A_SIGNED 1
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A { $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63] $add$design.sv:253$51_Y [63:16] }
    connect \Y $neg$design.sv:253$53_Y
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adff $procdff$575
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\image_addr_valid[0:0]
    connect \Q \image_addr_valid
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adff $procdff$578
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\image_data_ready[0:0]
    connect \Q \kernel_addr_valid
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adff $procdff$579
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\kernel_data_ready[0:0]
    connect \Q \kernel_data_ready
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adff $procdff$581
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\bias_addr_valid[0:0]
    connect \Q \bias_addr_valid
  end

  attribute \src "design.sv:98.5-308.8"
  cell $adff $procdff$582
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \ARST \rst
    connect \CLK \clk
    connect \D $0\bias_data_ready[0:0]
    connect \Q \bias_data_ready
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:215.25-219.32"
  cell $pmux $procmux$102
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \image_b_q
    connect \B { \image_r_q \image_g_q }
    connect \S { $procmux$104_CMP $procmux$103_CMP }
    connect \Y $procmux$102_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:215.25-219.32"
  cell $eq $procmux$103_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \c
    connect \B 1
    connect \Y $procmux$103_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:215.25-219.32"
  cell $logic_not $procmux$104_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \c
    connect \Y $procmux$104_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:214.25-214.91|design.sv:214.21-224.24"
  cell $mux $procmux$105
    parameter \WIDTH 8
    connect \A $procmux$102_Y
    connect \B 8'x
    connect \S $logic_or$design.sv:172$12_Y
    connect \Y $procmux$105_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $mux $procmux$107
    parameter \WIDTH 8
    connect \A 8'x
    connect \B $procmux$105_Y
    connect \S $procmux$108_CMP
    connect \Y $4\pix8[7:0]
  end

  attribute \src "design.sv:151.25-151.40|design.sv:151.21-156.24"
  cell $mux $procmux$242
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \bias_data_valid
    connect \Y $procmux$242_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $mux $procmux$244
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$242_Y
    connect \S $procmux$245_CMP
    connect \Y $0\bias_data_ready[0:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $mux $procmux$257
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$258_CMP
    connect \Y $0\bias_addr_valid[0:0]
  end

  attribute \src "design.sv:202.25-202.42|design.sv:202.21-206.24"
  cell $mux $procmux$265
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \kernel_data_valid
    connect \Y $procmux$265_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $mux $procmux$267
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$265_Y
    connect \S $procmux$268_CMP
    connect \Y $0\kernel_data_ready[0:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:185.25-185.41|design.sv:185.21-197.24"
  cell $mux $procmux$289
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \image_data_valid
    connect \Y $procmux$277_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $mux $procmux$291
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$277_Y
    connect \S $procmux$160_CMP
    connect \Y $0\image_data_ready[0:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:172.25-172.88|design.sv:172.21-180.24"
  cell $mux $procmux$302
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$design.sv:172$12_Y
    connect \Y $procmux$302_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $mux $procmux$304
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$302_Y
    connect \S $procmux$223_CMP
    connect \Y $0\image_addr_valid[0:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$307
    parameter \S_WIDTH 12
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B { $procmux$353_Y $procmux$350_Y $procmux$347_Y 6'000101 $procmux$343_Y $procmux$337_Y $procmux$331_Y $procmux$328_Y 6'001100 $procmux$317_Y $procmux$310_Y 6'x }
    connect \S { $procmux$355_CMP $procmux$258_CMP $procmux$245_CMP $procmux$346_CMP $procmux$223_CMP $procmux$160_CMP $procmux$268_CMP $procmux$108_CMP $procmux$187_CMP $procmux$319_CMP $procmux$312_CMP $procmux$308_CMP }
    connect \Y $0\state[5:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:292.25-292.40|design.sv:292.21-297.24"
  cell $mux $procmux$310
    parameter \WIDTH 6
    connect \A 6'001110
    connect \B 6'000001
    connect \S $lt$design.sv:292$63_Y
    connect \Y $procmux$310_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:281.29-281.43|design.sv:281.25-287.28"
  cell $mux $procmux$314
    parameter \WIDTH 6
    connect \A 6'001101
    connect \B 6'000100
    connect \S $lt$design.sv:281$60_Y
    connect \Y $procmux$314_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:276.25-276.38|design.sv:276.21-288.24"
  cell $mux $procmux$317
    parameter \WIDTH 6
    connect \A $procmux$314_Y
    connect \B 6'000100
    connect \S $lt$design.sv:276$57_Y
    connect \Y $procmux$317_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:236.33-236.42|design.sv:236.29-241.32"
  cell $mux $procmux$322
    parameter \WIDTH 6
    connect \A 6'001011
    connect \B 6'000101
    connect \S $lt$design.sv:236$43_Y
    connect \Y $procmux$322_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:231.29-231.38|design.sv:231.25-242.28"
  cell $mux $procmux$325
    parameter \WIDTH 6
    connect \A $procmux$322_Y
    connect \B 6'000101
    connect \S $lt$design.sv:231$40_Y
    connect \Y $procmux$325_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:226.25-226.41|design.sv:226.21-243.24"
  cell $mux $procmux$328
    parameter \WIDTH 6
    connect \A $procmux$325_Y
    connect \B 6'000101
    connect \S $lt$design.sv:226$37_Y
    connect \Y $procmux$328_Y
  end

  attribute \src "design.sv:202.25-202.42|design.sv:202.21-206.24"
  cell $mux $procmux$331
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'001010
    connect \S \kernel_data_valid
    connect \Y $procmux$331_Y
  end

  attribute \src "design.sv:195.29-195.46|design.sv:195.25-196.50"
  cell $mux $procmux$335
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'001001
    connect \S \kernel_addr_ready
    connect \Y $procmux$335_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:185.25-185.41|design.sv:185.21-197.24"
  cell $mux $procmux$337
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$335_Y
    connect \S \image_data_valid
    connect \Y $procmux$337_Y
  end

  attribute \src "design.sv:178.29-178.45|design.sv:178.25-179.49"
  cell $mux $procmux$340
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'000111
    connect \S \image_addr_ready
    connect \Y $procmux$340_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:172.25-172.88|design.sv:172.21-180.24"
  cell $mux $procmux$343
    parameter \WIDTH 6
    connect \A $procmux$340_Y
    connect \B 6'001010
    connect \S $logic_or$design.sv:172$12_Y
    connect \Y $procmux$343_Y
  end

  attribute \src "design.sv:151.25-151.40|design.sv:151.21-156.24"
  cell $mux $procmux$347
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'000100
    connect \S \bias_data_valid
    connect \Y $procmux$347_Y
  end

  attribute \src "design.sv:146.25-146.40|design.sv:146.21-147.46"
  cell $mux $procmux$350
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'000011
    connect \S \bias_addr_ready
    connect \Y $procmux$350_Y
  end

  attribute \src "design.sv:135.25-135.30|design.sv:135.21-138.24"
  cell $mux $procmux$353
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'000001
    connect \S \start
    connect \Y $procmux$353_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$379_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'001001
    connect \Y $procmux$268_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$429_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'000011
    connect \Y $procmux$245_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:214.25-214.91|design.sv:214.21-224.24"
  cell $mux $procmux$436
    parameter \WIDTH 64
    connect \A $add$design.sv:223$35_Y
    connect \B 64'x
    connect \S $logic_or$design.sv:172$12_Y
    connect \Y $procmux$436_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$438
    parameter \S_WIDTH 2
    parameter \WIDTH 64
    connect \A 64'x
    connect \B { 64'0000000000000000000000000000000000000000000000000000000000000000 $procmux$436_Y }
    connect \S { $procmux$346_CMP $procmux$108_CMP }
    connect \Y $0\accum[63:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:226.25-226.41|design.sv:226.21-243.24"
  cell $mux $procmux$447
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$design.sv:226$36_Y
    connect \S $lt$design.sv:226$37_Y
    connect \Y $procmux$447_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$449
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 32'00000000000000000000000000000000 $procmux$447_Y }
    connect \S { $procmux$346_CMP $procmux$108_CMP }
    connect \Y $0\c[31:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:231.29-231.38|design.sv:231.25-242.28"
  cell $mux $procmux$458
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$design.sv:231$39_Y
    connect \S $lt$design.sv:231$40_Y
    connect \Y $procmux$458_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:226.25-226.41|design.sv:226.21-243.24"
  cell $mux $procmux$461
    parameter \WIDTH 32
    connect \A $procmux$458_Y
    connect \B 32'x
    connect \S $lt$design.sv:226$37_Y
    connect \Y $procmux$461_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$463
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 32'00000000000000000000000000000000 $procmux$461_Y }
    connect \S { $procmux$346_CMP $procmux$108_CMP }
    connect \Y $0\n[31:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:236.33-236.42|design.sv:236.29-241.32"
  cell $mux $procmux$472
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $add$design.sv:236$42_Y
    connect \S $lt$design.sv:236$43_Y
    connect \Y $procmux$472_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:231.29-231.38|design.sv:231.25-242.28"
  cell $mux $procmux$475
    parameter \WIDTH 32
    connect \A $procmux$472_Y
    connect \B 32'x
    connect \S $lt$design.sv:231$40_Y
    connect \Y $procmux$475_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:226.25-226.41|design.sv:226.21-243.24"
  cell $mux $procmux$478
    parameter \WIDTH 32
    connect \A $procmux$475_Y
    connect \B 32'x
    connect \S $lt$design.sv:226$37_Y
    connect \Y $procmux$478_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$480
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 32'00000000000000000000000000000000 $procmux$478_Y }
    connect \S { $procmux$346_CMP $procmux$108_CMP }
    connect \Y $0\m[31:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$481_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'001010
    connect \Y $procmux$108_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:276.25-276.38|design.sv:276.21-288.24"
  cell $mux $procmux$487
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$design.sv:276$56_Y
    connect \S $lt$design.sv:276$57_Y
    connect \Y $procmux$487_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$489
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $procmux$491_Y $procmux$487_Y }
    connect \S { $procmux$355_CMP $procmux$319_CMP }
    connect \Y $0\j[31:0]
  end

  attribute \src "design.sv:135.25-135.30|design.sv:135.21-138.24"
  cell $mux $procmux$491
    parameter \WIDTH 32
    connect \A 32'x
    connect \B 0
    connect \S \start
    connect \Y $procmux$491_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:281.29-281.43|design.sv:281.25-287.28"
  cell $mux $procmux$498
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$design.sv:281$59_Y
    connect \S $lt$design.sv:281$60_Y
    connect \Y $procmux$498_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:276.25-276.38|design.sv:276.21-288.24"
  cell $mux $procmux$501
    parameter \WIDTH 32
    connect \A $procmux$498_Y
    connect \B 32'x
    connect \S $lt$design.sv:276$57_Y
    connect \Y $procmux$501_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$503
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $procmux$491_Y $procmux$501_Y }
    connect \S { $procmux$355_CMP $procmux$319_CMP }
    connect \Y $0\i[31:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:292.25-292.40|design.sv:292.21-297.24"
  cell $mux $procmux$511
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $add$design.sv:292$62_Y
    connect \S $lt$design.sv:292$63_Y
    connect \Y $procmux$511_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$513
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $procmux$491_Y $procmux$511_Y }
    connect \S { $procmux$355_CMP $procmux$312_CMP }
    connect \Y $0\f[31:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$514_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'001101
    connect \Y $procmux$312_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$519
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 2'10
    connect \S { $procmux$187_CMP $auto$opt_reduce.cc:134:opt_pmux$646 }
    connect \Y $0\out_valid[0:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$521_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'001100
    connect \Y $procmux$319_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$523_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'000100
    connect \Y $procmux$346_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$530_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'001011
    connect \Y $procmux$187_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$543_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'000001
    connect \Y $procmux$258_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$555_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'000111
    connect \Y $procmux$160_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$568_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'000101
    connect \Y $procmux$223_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $pmux $procmux$570
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 2'01
    connect \S { $procmux$355_CMP $procmux$308_CMP }
    connect \Y $0\done[0:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $eq $procmux$571_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 6'001110
    connect \Y $procmux$308_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $logic_not $procmux$572_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \state
    connect \Y $procmux$355_CMP
  end

  attribute \full_case 1
  attribute \src "design.sv:263.25-263.36|design.sv:263.21-266.48"
  cell $mux $procmux$70
    parameter \WIDTH 32
    connect \A $3\out_int[31:0]
    connect \B 0
    connect \S $lt$design.sv:263$55_Y
    connect \Y $3\out_int_relu[31:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:250.29-250.43|design.sv:250.25-253.80"
  cell $mux $procmux$79
    parameter \WIDTH 32
    connect \A $neg$design.sv:253$53_Y [31:0]
    connect \B $add$design.sv:251$47_Y [47:16]
    connect \S $ge$design.sv:250$45_Y
    connect \Y $procmux$79_Y
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $mux $procmux$81
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$79_Y
    connect \S $procmux$187_CMP
    connect \Y $4\out_int[31:0]
  end

  attribute \full_case 1
  attribute \src "design.sv:0.0-0.0|design.sv:130.13-306.20"
  cell $mux $procmux$87
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $add$design.sv:254$54_Y
    connect \S $procmux$187_CMP
    connect \Y $3\out_int[31:0]
  end

  attribute \src "design.sv:212.28-212.39"
  cell $sub $sub$design.sv:212$23
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $add$design.sv:170$2_Y
    connect \B 1
    connect \Y { $sub$design.sv:170$3_Y [31:27] $mul$design.sv:176$13_Y [31:5] }
  end

  attribute \src "design.sv:213.28-213.39"
  cell $sub $sub$design.sv:213$25
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $add$design.sv:171$4_Y
    connect \B 1
    connect \Y $sub$design.sv:171$5_Y
  end

  connect $mul$design.sv:176$13_Y [4:0] 5'00000
  connect $sub$design.sv:170$3_Y [26:0] $mul$design.sv:176$13_Y [31:5]
  connect \image_data_ready \kernel_addr_valid
end

11. Executing FSM_INFO pass (dumping all available information on FSM cells).

12. Executing MEMORY pass.

12.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

12.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

12.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

12.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

12.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d_mem..

12.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d_mem..

12.10. Executing MEMORY_COLLECT pass (generating $mem cells).

12.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d_mem..
