<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Processors and Peripherals,Library/Interface Protocols/PCI Express,Library,Library/Interface Protocols,Library/Processors and Peripherals/Peripherals,Project" />
 <window width="974" height="1039" x="953" y="0" />
 <hdlexample language="VERILOG" />
 <generation path="_PROJECT_NAME_/synthesis/" />
</preferences>
