/**
 * \file IfxClock_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_Clock/V0.2.3.1.0
 * Specification: latest @ 2024-11-15 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET : V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Clock_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Clock_Registers
 * 
 */
#ifndef IFXCLOCK_BF_H
#define IFXCLOCK_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Clock_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_CLOCK_ID_Bits.MOD_REV */
#define IFX_CLOCK_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_CLOCK_ID_Bits.MOD_REV */
#define IFX_CLOCK_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_CLOCK_ID_Bits.MOD_REV */
#define IFX_CLOCK_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_CLOCK_ID_Bits.MOD_TYPE */
#define IFX_CLOCK_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_CLOCK_ID_Bits.MOD_TYPE */
#define IFX_CLOCK_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_CLOCK_ID_Bits.MOD_TYPE */
#define IFX_CLOCK_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_CLOCK_ID_Bits.MOD_NUM */
#define IFX_CLOCK_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_CLOCK_ID_Bits.MOD_NUM */
#define IFX_CLOCK_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_CLOCK_ID_Bits.MOD_NUM */
#define IFX_CLOCK_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_CLOCK_PROT_Bits.STATE */
#define IFX_CLOCK_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_CLOCK_PROT_Bits.STATE */
#define IFX_CLOCK_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_PROT_Bits.STATE */
#define IFX_CLOCK_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_CLOCK_PROT_Bits.SWEN */
#define IFX_CLOCK_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PROT_Bits.SWEN */
#define IFX_CLOCK_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PROT_Bits.SWEN */
#define IFX_CLOCK_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_CLOCK_PROT_Bits.VM */
#define IFX_CLOCK_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_CLOCK_PROT_Bits.VM */
#define IFX_CLOCK_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_PROT_Bits.VM */
#define IFX_CLOCK_PROT_VM_OFF (16u)

/** \brief Length for Ifx_CLOCK_PROT_Bits.VMEN */
#define IFX_CLOCK_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PROT_Bits.VMEN */
#define IFX_CLOCK_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PROT_Bits.VMEN */
#define IFX_CLOCK_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_CLOCK_PROT_Bits.PRS */
#define IFX_CLOCK_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_CLOCK_PROT_Bits.PRS */
#define IFX_CLOCK_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_PROT_Bits.PRS */
#define IFX_CLOCK_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_CLOCK_PROT_Bits.PRSEN */
#define IFX_CLOCK_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PROT_Bits.PRSEN */
#define IFX_CLOCK_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PROT_Bits.PRSEN */
#define IFX_CLOCK_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_CLOCK_PROT_Bits.TAGID */
#define IFX_CLOCK_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_CLOCK_PROT_Bits.TAGID */
#define IFX_CLOCK_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CLOCK_PROT_Bits.TAGID */
#define IFX_CLOCK_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_CLOCK_PROT_Bits.ODEF */
#define IFX_CLOCK_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PROT_Bits.ODEF */
#define IFX_CLOCK_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PROT_Bits.ODEF */
#define IFX_CLOCK_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_CLOCK_PROT_Bits.OWEN */
#define IFX_CLOCK_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PROT_Bits.OWEN */
#define IFX_CLOCK_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PROT_Bits.OWEN */
#define IFX_CLOCK_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN00 */
#define IFX_CLOCK_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN00 */
#define IFX_CLOCK_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN00 */
#define IFX_CLOCK_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN01 */
#define IFX_CLOCK_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN01 */
#define IFX_CLOCK_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN01 */
#define IFX_CLOCK_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN02 */
#define IFX_CLOCK_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN02 */
#define IFX_CLOCK_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN02 */
#define IFX_CLOCK_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN03 */
#define IFX_CLOCK_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN03 */
#define IFX_CLOCK_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN03 */
#define IFX_CLOCK_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN04 */
#define IFX_CLOCK_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN04 */
#define IFX_CLOCK_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN04 */
#define IFX_CLOCK_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN05 */
#define IFX_CLOCK_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN05 */
#define IFX_CLOCK_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN05 */
#define IFX_CLOCK_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN06 */
#define IFX_CLOCK_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN06 */
#define IFX_CLOCK_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN06 */
#define IFX_CLOCK_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN07 */
#define IFX_CLOCK_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN07 */
#define IFX_CLOCK_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN07 */
#define IFX_CLOCK_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN08 */
#define IFX_CLOCK_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN08 */
#define IFX_CLOCK_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN08 */
#define IFX_CLOCK_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN09 */
#define IFX_CLOCK_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN09 */
#define IFX_CLOCK_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN09 */
#define IFX_CLOCK_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN10 */
#define IFX_CLOCK_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN10 */
#define IFX_CLOCK_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN10 */
#define IFX_CLOCK_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN11 */
#define IFX_CLOCK_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN11 */
#define IFX_CLOCK_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN11 */
#define IFX_CLOCK_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN12 */
#define IFX_CLOCK_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN12 */
#define IFX_CLOCK_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN12 */
#define IFX_CLOCK_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN13 */
#define IFX_CLOCK_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN13 */
#define IFX_CLOCK_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN13 */
#define IFX_CLOCK_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN14 */
#define IFX_CLOCK_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN14 */
#define IFX_CLOCK_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN14 */
#define IFX_CLOCK_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN15 */
#define IFX_CLOCK_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN15 */
#define IFX_CLOCK_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN15 */
#define IFX_CLOCK_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN16 */
#define IFX_CLOCK_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN16 */
#define IFX_CLOCK_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN16 */
#define IFX_CLOCK_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN17 */
#define IFX_CLOCK_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN17 */
#define IFX_CLOCK_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN17 */
#define IFX_CLOCK_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN18 */
#define IFX_CLOCK_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN18 */
#define IFX_CLOCK_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN18 */
#define IFX_CLOCK_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN19 */
#define IFX_CLOCK_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN19 */
#define IFX_CLOCK_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN19 */
#define IFX_CLOCK_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN20 */
#define IFX_CLOCK_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN20 */
#define IFX_CLOCK_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN20 */
#define IFX_CLOCK_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN21 */
#define IFX_CLOCK_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN21 */
#define IFX_CLOCK_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN21 */
#define IFX_CLOCK_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN22 */
#define IFX_CLOCK_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN22 */
#define IFX_CLOCK_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN22 */
#define IFX_CLOCK_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN23 */
#define IFX_CLOCK_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN23 */
#define IFX_CLOCK_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN23 */
#define IFX_CLOCK_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN24 */
#define IFX_CLOCK_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN24 */
#define IFX_CLOCK_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN24 */
#define IFX_CLOCK_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN25 */
#define IFX_CLOCK_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN25 */
#define IFX_CLOCK_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN25 */
#define IFX_CLOCK_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN26 */
#define IFX_CLOCK_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN26 */
#define IFX_CLOCK_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN26 */
#define IFX_CLOCK_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN27 */
#define IFX_CLOCK_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN27 */
#define IFX_CLOCK_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN27 */
#define IFX_CLOCK_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN28 */
#define IFX_CLOCK_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN28 */
#define IFX_CLOCK_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN28 */
#define IFX_CLOCK_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN29 */
#define IFX_CLOCK_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN29 */
#define IFX_CLOCK_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN29 */
#define IFX_CLOCK_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN30 */
#define IFX_CLOCK_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN30 */
#define IFX_CLOCK_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN30 */
#define IFX_CLOCK_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRA_Bits.EN31 */
#define IFX_CLOCK_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRA_Bits.EN31 */
#define IFX_CLOCK_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRA_Bits.EN31 */
#define IFX_CLOCK_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CLOCK_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN00 */
#define IFX_CLOCK_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN00 */
#define IFX_CLOCK_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN00 */
#define IFX_CLOCK_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN01 */
#define IFX_CLOCK_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN01 */
#define IFX_CLOCK_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN01 */
#define IFX_CLOCK_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN02 */
#define IFX_CLOCK_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN02 */
#define IFX_CLOCK_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN02 */
#define IFX_CLOCK_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN03 */
#define IFX_CLOCK_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN03 */
#define IFX_CLOCK_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN03 */
#define IFX_CLOCK_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN04 */
#define IFX_CLOCK_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN04 */
#define IFX_CLOCK_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN04 */
#define IFX_CLOCK_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN05 */
#define IFX_CLOCK_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN05 */
#define IFX_CLOCK_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN05 */
#define IFX_CLOCK_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN06 */
#define IFX_CLOCK_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN06 */
#define IFX_CLOCK_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN06 */
#define IFX_CLOCK_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN07 */
#define IFX_CLOCK_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN07 */
#define IFX_CLOCK_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN07 */
#define IFX_CLOCK_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN08 */
#define IFX_CLOCK_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN08 */
#define IFX_CLOCK_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN08 */
#define IFX_CLOCK_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN09 */
#define IFX_CLOCK_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN09 */
#define IFX_CLOCK_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN09 */
#define IFX_CLOCK_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN10 */
#define IFX_CLOCK_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN10 */
#define IFX_CLOCK_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN10 */
#define IFX_CLOCK_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN11 */
#define IFX_CLOCK_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN11 */
#define IFX_CLOCK_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN11 */
#define IFX_CLOCK_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN12 */
#define IFX_CLOCK_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN12 */
#define IFX_CLOCK_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN12 */
#define IFX_CLOCK_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN13 */
#define IFX_CLOCK_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN13 */
#define IFX_CLOCK_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN13 */
#define IFX_CLOCK_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN14 */
#define IFX_CLOCK_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN14 */
#define IFX_CLOCK_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN14 */
#define IFX_CLOCK_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN15 */
#define IFX_CLOCK_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN15 */
#define IFX_CLOCK_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN15 */
#define IFX_CLOCK_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN16 */
#define IFX_CLOCK_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN16 */
#define IFX_CLOCK_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN16 */
#define IFX_CLOCK_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN17 */
#define IFX_CLOCK_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN17 */
#define IFX_CLOCK_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN17 */
#define IFX_CLOCK_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN18 */
#define IFX_CLOCK_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN18 */
#define IFX_CLOCK_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN18 */
#define IFX_CLOCK_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN19 */
#define IFX_CLOCK_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN19 */
#define IFX_CLOCK_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN19 */
#define IFX_CLOCK_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN20 */
#define IFX_CLOCK_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN20 */
#define IFX_CLOCK_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN20 */
#define IFX_CLOCK_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN21 */
#define IFX_CLOCK_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN21 */
#define IFX_CLOCK_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN21 */
#define IFX_CLOCK_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN22 */
#define IFX_CLOCK_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN22 */
#define IFX_CLOCK_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN22 */
#define IFX_CLOCK_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN23 */
#define IFX_CLOCK_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN23 */
#define IFX_CLOCK_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN23 */
#define IFX_CLOCK_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN24 */
#define IFX_CLOCK_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN24 */
#define IFX_CLOCK_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN24 */
#define IFX_CLOCK_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN25 */
#define IFX_CLOCK_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN25 */
#define IFX_CLOCK_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN25 */
#define IFX_CLOCK_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN26 */
#define IFX_CLOCK_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN26 */
#define IFX_CLOCK_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN26 */
#define IFX_CLOCK_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN27 */
#define IFX_CLOCK_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN27 */
#define IFX_CLOCK_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN27 */
#define IFX_CLOCK_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN28 */
#define IFX_CLOCK_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN28 */
#define IFX_CLOCK_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN28 */
#define IFX_CLOCK_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN29 */
#define IFX_CLOCK_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN29 */
#define IFX_CLOCK_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN29 */
#define IFX_CLOCK_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN30 */
#define IFX_CLOCK_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN30 */
#define IFX_CLOCK_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN30 */
#define IFX_CLOCK_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDA_Bits.EN31 */
#define IFX_CLOCK_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDA_Bits.EN31 */
#define IFX_CLOCK_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDA_Bits.EN31 */
#define IFX_CLOCK_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CLOCK_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.RD00 */
#define IFX_CLOCK_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.RD00 */
#define IFX_CLOCK_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.RD00 */
#define IFX_CLOCK_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.RD01 */
#define IFX_CLOCK_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.RD01 */
#define IFX_CLOCK_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.RD01 */
#define IFX_CLOCK_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.RD02 */
#define IFX_CLOCK_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.RD02 */
#define IFX_CLOCK_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.RD02 */
#define IFX_CLOCK_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.RD03 */
#define IFX_CLOCK_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.RD03 */
#define IFX_CLOCK_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.RD03 */
#define IFX_CLOCK_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.RD04 */
#define IFX_CLOCK_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.RD04 */
#define IFX_CLOCK_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.RD04 */
#define IFX_CLOCK_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.RD05 */
#define IFX_CLOCK_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.RD05 */
#define IFX_CLOCK_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.RD05 */
#define IFX_CLOCK_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.RD06 */
#define IFX_CLOCK_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.RD06 */
#define IFX_CLOCK_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.RD06 */
#define IFX_CLOCK_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.RD07 */
#define IFX_CLOCK_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.RD07 */
#define IFX_CLOCK_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.RD07 */
#define IFX_CLOCK_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.WR00 */
#define IFX_CLOCK_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.WR00 */
#define IFX_CLOCK_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.WR00 */
#define IFX_CLOCK_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.WR01 */
#define IFX_CLOCK_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.WR01 */
#define IFX_CLOCK_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.WR01 */
#define IFX_CLOCK_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.WR02 */
#define IFX_CLOCK_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.WR02 */
#define IFX_CLOCK_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.WR02 */
#define IFX_CLOCK_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.WR03 */
#define IFX_CLOCK_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.WR03 */
#define IFX_CLOCK_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.WR03 */
#define IFX_CLOCK_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.WR04 */
#define IFX_CLOCK_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.WR04 */
#define IFX_CLOCK_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.WR04 */
#define IFX_CLOCK_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.WR05 */
#define IFX_CLOCK_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.WR05 */
#define IFX_CLOCK_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.WR05 */
#define IFX_CLOCK_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.WR06 */
#define IFX_CLOCK_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.WR06 */
#define IFX_CLOCK_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.WR06 */
#define IFX_CLOCK_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CLOCK_ACCEN_VM_Bits.WR07 */
#define IFX_CLOCK_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_VM_Bits.WR07 */
#define IFX_CLOCK_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_VM_Bits.WR07 */
#define IFX_CLOCK_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.RD00 */
#define IFX_CLOCK_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.RD00 */
#define IFX_CLOCK_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.RD00 */
#define IFX_CLOCK_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.RD01 */
#define IFX_CLOCK_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.RD01 */
#define IFX_CLOCK_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.RD01 */
#define IFX_CLOCK_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.RD02 */
#define IFX_CLOCK_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.RD02 */
#define IFX_CLOCK_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.RD02 */
#define IFX_CLOCK_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.RD03 */
#define IFX_CLOCK_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.RD03 */
#define IFX_CLOCK_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.RD03 */
#define IFX_CLOCK_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.RD04 */
#define IFX_CLOCK_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.RD04 */
#define IFX_CLOCK_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.RD04 */
#define IFX_CLOCK_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.RD05 */
#define IFX_CLOCK_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.RD05 */
#define IFX_CLOCK_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.RD05 */
#define IFX_CLOCK_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.RD06 */
#define IFX_CLOCK_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.RD06 */
#define IFX_CLOCK_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.RD06 */
#define IFX_CLOCK_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.RD07 */
#define IFX_CLOCK_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.RD07 */
#define IFX_CLOCK_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.RD07 */
#define IFX_CLOCK_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.WR00 */
#define IFX_CLOCK_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.WR00 */
#define IFX_CLOCK_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.WR00 */
#define IFX_CLOCK_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.WR01 */
#define IFX_CLOCK_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.WR01 */
#define IFX_CLOCK_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.WR01 */
#define IFX_CLOCK_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.WR02 */
#define IFX_CLOCK_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.WR02 */
#define IFX_CLOCK_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.WR02 */
#define IFX_CLOCK_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.WR03 */
#define IFX_CLOCK_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.WR03 */
#define IFX_CLOCK_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.WR03 */
#define IFX_CLOCK_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.WR04 */
#define IFX_CLOCK_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.WR04 */
#define IFX_CLOCK_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.WR04 */
#define IFX_CLOCK_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.WR05 */
#define IFX_CLOCK_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.WR05 */
#define IFX_CLOCK_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.WR05 */
#define IFX_CLOCK_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.WR06 */
#define IFX_CLOCK_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.WR06 */
#define IFX_CLOCK_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.WR06 */
#define IFX_CLOCK_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CLOCK_ACCEN_PRS_Bits.WR07 */
#define IFX_CLOCK_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CLOCK_ACCEN_PRS_Bits.WR07 */
#define IFX_CLOCK_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_ACCEN_PRS_Bits.WR07 */
#define IFX_CLOCK_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.GAINSEL */
#define IFX_CLOCK_OSCCON_GAINSEL_LEN (2u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.GAINSEL */
#define IFX_CLOCK_OSCCON_GAINSEL_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.GAINSEL */
#define IFX_CLOCK_OSCCON_GAINSEL_OFF (0u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.HYSEN */
#define IFX_CLOCK_OSCCON_HYSEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.HYSEN */
#define IFX_CLOCK_OSCCON_HYSEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.HYSEN */
#define IFX_CLOCK_OSCCON_HYSEN_OFF (5u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.HYSCTL */
#define IFX_CLOCK_OSCCON_HYSCTL_LEN (2u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.HYSCTL */
#define IFX_CLOCK_OSCCON_HYSCTL_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.HYSCTL */
#define IFX_CLOCK_OSCCON_HYSCTL_OFF (6u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.MODE */
#define IFX_CLOCK_OSCCON_MODE_LEN (3u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.MODE */
#define IFX_CLOCK_OSCCON_MODE_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.MODE */
#define IFX_CLOCK_OSCCON_MODE_OFF (8u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.SUPM */
#define IFX_CLOCK_OSCCON_SUPM_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.SUPM */
#define IFX_CLOCK_OSCCON_SUPM_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.SUPM */
#define IFX_CLOCK_OSCCON_SUPM_OFF (11u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.X1CAP0EN */
#define IFX_CLOCK_OSCCON_X1CAP0EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.X1CAP0EN */
#define IFX_CLOCK_OSCCON_X1CAP0EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.X1CAP0EN */
#define IFX_CLOCK_OSCCON_X1CAP0EN_OFF (12u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.X1CAP1EN */
#define IFX_CLOCK_OSCCON_X1CAP1EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.X1CAP1EN */
#define IFX_CLOCK_OSCCON_X1CAP1EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.X1CAP1EN */
#define IFX_CLOCK_OSCCON_X1CAP1EN_OFF (13u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.X1CAP2EN */
#define IFX_CLOCK_OSCCON_X1CAP2EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.X1CAP2EN */
#define IFX_CLOCK_OSCCON_X1CAP2EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.X1CAP2EN */
#define IFX_CLOCK_OSCCON_X1CAP2EN_OFF (14u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.X1CAP3EN */
#define IFX_CLOCK_OSCCON_X1CAP3EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.X1CAP3EN */
#define IFX_CLOCK_OSCCON_X1CAP3EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.X1CAP3EN */
#define IFX_CLOCK_OSCCON_X1CAP3EN_OFF (15u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.X2CAP0EN */
#define IFX_CLOCK_OSCCON_X2CAP0EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.X2CAP0EN */
#define IFX_CLOCK_OSCCON_X2CAP0EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.X2CAP0EN */
#define IFX_CLOCK_OSCCON_X2CAP0EN_OFF (16u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.X2CAP1EN */
#define IFX_CLOCK_OSCCON_X2CAP1EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.X2CAP1EN */
#define IFX_CLOCK_OSCCON_X2CAP1EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.X2CAP1EN */
#define IFX_CLOCK_OSCCON_X2CAP1EN_OFF (17u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.X2CAP2EN */
#define IFX_CLOCK_OSCCON_X2CAP2EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.X2CAP2EN */
#define IFX_CLOCK_OSCCON_X2CAP2EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.X2CAP2EN */
#define IFX_CLOCK_OSCCON_X2CAP2EN_OFF (18u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.X2CAP3EN */
#define IFX_CLOCK_OSCCON_X2CAP3EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.X2CAP3EN */
#define IFX_CLOCK_OSCCON_X2CAP3EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.X2CAP3EN */
#define IFX_CLOCK_OSCCON_X2CAP3EN_OFF (19u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.INSEL */
#define IFX_CLOCK_OSCCON_INSEL_LEN (2u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.INSEL */
#define IFX_CLOCK_OSCCON_INSEL_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.INSEL */
#define IFX_CLOCK_OSCCON_INSEL_OFF (24u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.CLKSELPHY0 */
#define IFX_CLOCK_OSCCON_CLKSELPHY0_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.CLKSELPHY0 */
#define IFX_CLOCK_OSCCON_CLKSELPHY0_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.CLKSELPHY0 */
#define IFX_CLOCK_OSCCON_CLKSELPHY0_OFF (28u)

/** \brief Length for Ifx_CLOCK_OSCCON_Bits.CLKSELPHY2 */
#define IFX_CLOCK_OSCCON_CLKSELPHY2_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCCON_Bits.CLKSELPHY2 */
#define IFX_CLOCK_OSCCON_CLKSELPHY2_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCCON_Bits.CLKSELPHY2 */
#define IFX_CLOCK_OSCCON_CLKSELPHY2_OFF (29u)

/** \brief Length for Ifx_CLOCK_RAMPCON0_Bits.UFL */
#define IFX_CLOCK_RAMPCON0_UFL_LEN (10u)

/** \brief Mask for Ifx_CLOCK_RAMPCON0_Bits.UFL */
#define IFX_CLOCK_RAMPCON0_UFL_MSK (0x3ffu)

/** \brief Offset for Ifx_CLOCK_RAMPCON0_Bits.UFL */
#define IFX_CLOCK_RAMPCON0_UFL_OFF (0u)

/** \brief Length for Ifx_CLOCK_RAMPCON0_Bits.CMD */
#define IFX_CLOCK_RAMPCON0_CMD_LEN (3u)

/** \brief Mask for Ifx_CLOCK_RAMPCON0_Bits.CMD */
#define IFX_CLOCK_RAMPCON0_CMD_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_RAMPCON0_Bits.CMD */
#define IFX_CLOCK_RAMPCON0_CMD_OFF (16u)

/** \brief Length for Ifx_CLOCK_RAMPCON0_Bits.PWR */
#define IFX_CLOCK_RAMPCON0_PWR_LEN (1u)

/** \brief Mask for Ifx_CLOCK_RAMPCON0_Bits.PWR */
#define IFX_CLOCK_RAMPCON0_PWR_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_RAMPCON0_Bits.PWR */
#define IFX_CLOCK_RAMPCON0_PWR_OFF (19u)

/** \brief Length for Ifx_CLOCK_RAMPSTAT_Bits.FSTAT */
#define IFX_CLOCK_RAMPSTAT_FSTAT_LEN (2u)

/** \brief Mask for Ifx_CLOCK_RAMPSTAT_Bits.FSTAT */
#define IFX_CLOCK_RAMPSTAT_FSTAT_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_RAMPSTAT_Bits.FSTAT */
#define IFX_CLOCK_RAMPSTAT_FSTAT_OFF (16u)

/** \brief Length for Ifx_CLOCK_RAMPSTAT_Bits.SSTAT */
#define IFX_CLOCK_RAMPSTAT_SSTAT_LEN (2u)

/** \brief Mask for Ifx_CLOCK_RAMPSTAT_Bits.SSTAT */
#define IFX_CLOCK_RAMPSTAT_SSTAT_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_RAMPSTAT_Bits.SSTAT */
#define IFX_CLOCK_RAMPSTAT_SSTAT_OFF (20u)

/** \brief Length for Ifx_CLOCK_RAMPSTAT_Bits.ACTIVE */
#define IFX_CLOCK_RAMPSTAT_ACTIVE_LEN (1u)

/** \brief Mask for Ifx_CLOCK_RAMPSTAT_Bits.ACTIVE */
#define IFX_CLOCK_RAMPSTAT_ACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_RAMPSTAT_Bits.ACTIVE */
#define IFX_CLOCK_RAMPSTAT_ACTIVE_OFF (23u)

/** \brief Length for Ifx_CLOCK_RAMPSTAT_Bits.FLLLOCK */
#define IFX_CLOCK_RAMPSTAT_FLLLOCK_LEN (1u)

/** \brief Mask for Ifx_CLOCK_RAMPSTAT_Bits.FLLLOCK */
#define IFX_CLOCK_RAMPSTAT_FLLLOCK_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_RAMPSTAT_Bits.FLLLOCK */
#define IFX_CLOCK_RAMPSTAT_FLLLOCK_OFF (24u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON0_Bits.PLLPWR */
#define IFX_CLOCK_SYSPLLCON0_PLLPWR_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON0_Bits.PLLPWR */
#define IFX_CLOCK_SYSPLLCON0_PLLPWR_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON0_Bits.PLLPWR */
#define IFX_CLOCK_SYSPLLCON0_PLLPWR_OFF (0u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON0_Bits.RESLD */
#define IFX_CLOCK_SYSPLLCON0_RESLD_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON0_Bits.RESLD */
#define IFX_CLOCK_SYSPLLCON0_RESLD_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON0_Bits.RESLD */
#define IFX_CLOCK_SYSPLLCON0_RESLD_OFF (1u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON0_Bits.MODEN */
#define IFX_CLOCK_SYSPLLCON0_MODEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON0_Bits.MODEN */
#define IFX_CLOCK_SYSPLLCON0_MODEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON0_Bits.MODEN */
#define IFX_CLOCK_SYSPLLCON0_MODEN_OFF (3u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON0_Bits.NDIV */
#define IFX_CLOCK_SYSPLLCON0_NDIV_LEN (7u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON0_Bits.NDIV */
#define IFX_CLOCK_SYSPLLCON0_NDIV_MSK (0x7fu)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON0_Bits.NDIV */
#define IFX_CLOCK_SYSPLLCON0_NDIV_OFF (8u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON0_Bits.PDIV */
#define IFX_CLOCK_SYSPLLCON0_PDIV_LEN (3u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON0_Bits.PDIV */
#define IFX_CLOCK_SYSPLLCON0_PDIV_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON0_Bits.PDIV */
#define IFX_CLOCK_SYSPLLCON0_PDIV_OFF (16u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON1_Bits.K2DIV */
#define IFX_CLOCK_SYSPLLCON1_K2DIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON1_Bits.K2DIV */
#define IFX_CLOCK_SYSPLLCON1_K2DIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON1_Bits.K2DIV */
#define IFX_CLOCK_SYSPLLCON1_K2DIV_OFF (0u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON1_Bits.K2PREDIV */
#define IFX_CLOCK_SYSPLLCON1_K2PREDIV_LEN (2u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON1_Bits.K2PREDIV */
#define IFX_CLOCK_SYSPLLCON1_K2PREDIV_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON1_Bits.K2PREDIV */
#define IFX_CLOCK_SYSPLLCON1_K2PREDIV_OFF (4u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON1_Bits.K3DIV */
#define IFX_CLOCK_SYSPLLCON1_K3DIV_LEN (3u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON1_Bits.K3DIV */
#define IFX_CLOCK_SYSPLLCON1_K3DIV_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON1_Bits.K3DIV */
#define IFX_CLOCK_SYSPLLCON1_K3DIV_OFF (8u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON1_Bits.K3PREDIV */
#define IFX_CLOCK_SYSPLLCON1_K3PREDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON1_Bits.K3PREDIV */
#define IFX_CLOCK_SYSPLLCON1_K3PREDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON1_Bits.K3PREDIV */
#define IFX_CLOCK_SYSPLLCON1_K3PREDIV_OFF (12u)

/** \brief Length for Ifx_CLOCK_SYSPLLCON2_Bits.MODCFG */
#define IFX_CLOCK_SYSPLLCON2_MODCFG_LEN (15u)

/** \brief Mask for Ifx_CLOCK_SYSPLLCON2_Bits.MODCFG */
#define IFX_CLOCK_SYSPLLCON2_MODCFG_MSK (0x7fffu)

/** \brief Offset for Ifx_CLOCK_SYSPLLCON2_Bits.MODCFG */
#define IFX_CLOCK_SYSPLLCON2_MODCFG_OFF (0u)

/** \brief Length for Ifx_CLOCK_SYSPLLSTAT_Bits.PWRSTAT */
#define IFX_CLOCK_SYSPLLSTAT_PWRSTAT_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSPLLSTAT_Bits.PWRSTAT */
#define IFX_CLOCK_SYSPLLSTAT_PWRSTAT_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSPLLSTAT_Bits.PWRSTAT */
#define IFX_CLOCK_SYSPLLSTAT_PWRSTAT_OFF (0u)

/** \brief Length for Ifx_CLOCK_SYSPLLSTAT_Bits.PLLLOCK */
#define IFX_CLOCK_SYSPLLSTAT_PLLLOCK_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSPLLSTAT_Bits.PLLLOCK */
#define IFX_CLOCK_SYSPLLSTAT_PLLLOCK_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSPLLSTAT_Bits.PLLLOCK */
#define IFX_CLOCK_SYSPLLSTAT_PLLLOCK_OFF (1u)

/** \brief Length for Ifx_CLOCK_SYSPLLSTAT_Bits.MODRUN */
#define IFX_CLOCK_SYSPLLSTAT_MODRUN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSPLLSTAT_Bits.MODRUN */
#define IFX_CLOCK_SYSPLLSTAT_MODRUN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSPLLSTAT_Bits.MODRUN */
#define IFX_CLOCK_SYSPLLSTAT_MODRUN_OFF (3u)

/** \brief Length for Ifx_CLOCK_SMODCON0_Bits.CAL_EN */
#define IFX_CLOCK_SMODCON0_CAL_EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SMODCON0_Bits.CAL_EN */
#define IFX_CLOCK_SMODCON0_CAL_EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SMODCON0_Bits.CAL_EN */
#define IFX_CLOCK_SMODCON0_CAL_EN_OFF (31u)

/** \brief Length for Ifx_CLOCK_PERPLLCON0_Bits.PLLPWR */
#define IFX_CLOCK_PERPLLCON0_PLLPWR_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON0_Bits.PLLPWR */
#define IFX_CLOCK_PERPLLCON0_PLLPWR_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERPLLCON0_Bits.PLLPWR */
#define IFX_CLOCK_PERPLLCON0_PLLPWR_OFF (0u)

/** \brief Length for Ifx_CLOCK_PERPLLCON0_Bits.RESLD */
#define IFX_CLOCK_PERPLLCON0_RESLD_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON0_Bits.RESLD */
#define IFX_CLOCK_PERPLLCON0_RESLD_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERPLLCON0_Bits.RESLD */
#define IFX_CLOCK_PERPLLCON0_RESLD_OFF (1u)

/** \brief Length for Ifx_CLOCK_PERPLLCON0_Bits.MODEN */
#define IFX_CLOCK_PERPLLCON0_MODEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON0_Bits.MODEN */
#define IFX_CLOCK_PERPLLCON0_MODEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERPLLCON0_Bits.MODEN */
#define IFX_CLOCK_PERPLLCON0_MODEN_OFF (3u)

/** \brief Length for Ifx_CLOCK_PERPLLCON0_Bits.NDIV */
#define IFX_CLOCK_PERPLLCON0_NDIV_LEN (7u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON0_Bits.NDIV */
#define IFX_CLOCK_PERPLLCON0_NDIV_MSK (0x7fu)

/** \brief Offset for Ifx_CLOCK_PERPLLCON0_Bits.NDIV */
#define IFX_CLOCK_PERPLLCON0_NDIV_OFF (8u)

/** \brief Length for Ifx_CLOCK_PERPLLCON0_Bits.PDIV */
#define IFX_CLOCK_PERPLLCON0_PDIV_LEN (3u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON0_Bits.PDIV */
#define IFX_CLOCK_PERPLLCON0_PDIV_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_PERPLLCON0_Bits.PDIV */
#define IFX_CLOCK_PERPLLCON0_PDIV_OFF (16u)

/** \brief Length for Ifx_CLOCK_PERPLLCON1_Bits.K2DIV */
#define IFX_CLOCK_PERPLLCON1_K2DIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON1_Bits.K2DIV */
#define IFX_CLOCK_PERPLLCON1_K2DIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERPLLCON1_Bits.K2DIV */
#define IFX_CLOCK_PERPLLCON1_K2DIV_OFF (0u)

/** \brief Length for Ifx_CLOCK_PERPLLCON1_Bits.K2PREDIV */
#define IFX_CLOCK_PERPLLCON1_K2PREDIV_LEN (2u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON1_Bits.K2PREDIV */
#define IFX_CLOCK_PERPLLCON1_K2PREDIV_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_PERPLLCON1_Bits.K2PREDIV */
#define IFX_CLOCK_PERPLLCON1_K2PREDIV_OFF (4u)

/** \brief Length for Ifx_CLOCK_PERPLLCON1_Bits.K3DIV */
#define IFX_CLOCK_PERPLLCON1_K3DIV_LEN (3u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON1_Bits.K3DIV */
#define IFX_CLOCK_PERPLLCON1_K3DIV_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_PERPLLCON1_Bits.K3DIV */
#define IFX_CLOCK_PERPLLCON1_K3DIV_OFF (8u)

/** \brief Length for Ifx_CLOCK_PERPLLCON1_Bits.K3PREDIV */
#define IFX_CLOCK_PERPLLCON1_K3PREDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON1_Bits.K3PREDIV */
#define IFX_CLOCK_PERPLLCON1_K3PREDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERPLLCON1_Bits.K3PREDIV */
#define IFX_CLOCK_PERPLLCON1_K3PREDIV_OFF (12u)

/** \brief Length for Ifx_CLOCK_PERPLLCON1_Bits.K4DIV */
#define IFX_CLOCK_PERPLLCON1_K4DIV_LEN (3u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON1_Bits.K4DIV */
#define IFX_CLOCK_PERPLLCON1_K4DIV_MSK (0x7u)

/** \brief Offset for Ifx_CLOCK_PERPLLCON1_Bits.K4DIV */
#define IFX_CLOCK_PERPLLCON1_K4DIV_OFF (16u)

/** \brief Length for Ifx_CLOCK_PERPLLCON1_Bits.K4PREDIV */
#define IFX_CLOCK_PERPLLCON1_K4PREDIV_LEN (2u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON1_Bits.K4PREDIV */
#define IFX_CLOCK_PERPLLCON1_K4PREDIV_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_PERPLLCON1_Bits.K4PREDIV */
#define IFX_CLOCK_PERPLLCON1_K4PREDIV_OFF (20u)

/** \brief Length for Ifx_CLOCK_PERPLLCON2_Bits.MODCFG */
#define IFX_CLOCK_PERPLLCON2_MODCFG_LEN (15u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON2_Bits.MODCFG */
#define IFX_CLOCK_PERPLLCON2_MODCFG_MSK (0x7fffu)

/** \brief Offset for Ifx_CLOCK_PERPLLCON2_Bits.MODCFG */
#define IFX_CLOCK_PERPLLCON2_MODCFG_OFF (0u)

/** \brief Length for Ifx_CLOCK_PERPLLCON2_Bits.CLKSELSRC1 */
#define IFX_CLOCK_PERPLLCON2_CLKSELSRC1_LEN (2u)

/** \brief Mask for Ifx_CLOCK_PERPLLCON2_Bits.CLKSELSRC1 */
#define IFX_CLOCK_PERPLLCON2_CLKSELSRC1_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_PERPLLCON2_Bits.CLKSELSRC1 */
#define IFX_CLOCK_PERPLLCON2_CLKSELSRC1_OFF (16u)

/** \brief Length for Ifx_CLOCK_PERPLLSTAT_Bits.PWRSTAT */
#define IFX_CLOCK_PERPLLSTAT_PWRSTAT_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERPLLSTAT_Bits.PWRSTAT */
#define IFX_CLOCK_PERPLLSTAT_PWRSTAT_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERPLLSTAT_Bits.PWRSTAT */
#define IFX_CLOCK_PERPLLSTAT_PWRSTAT_OFF (0u)

/** \brief Length for Ifx_CLOCK_PERPLLSTAT_Bits.PLLLOCK */
#define IFX_CLOCK_PERPLLSTAT_PLLLOCK_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERPLLSTAT_Bits.PLLLOCK */
#define IFX_CLOCK_PERPLLSTAT_PLLLOCK_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERPLLSTAT_Bits.PLLLOCK */
#define IFX_CLOCK_PERPLLSTAT_PLLLOCK_OFF (1u)

/** \brief Length for Ifx_CLOCK_PERPLLSTAT_Bits.MODRUN */
#define IFX_CLOCK_PERPLLSTAT_MODRUN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERPLLSTAT_Bits.MODRUN */
#define IFX_CLOCK_PERPLLSTAT_MODRUN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERPLLSTAT_Bits.MODRUN */
#define IFX_CLOCK_PERPLLSTAT_MODRUN_OFF (3u)

/** \brief Length for Ifx_CLOCK_PMODCON0_Bits.CAL_EN */
#define IFX_CLOCK_PMODCON0_CAL_EN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PMODCON0_Bits.CAL_EN */
#define IFX_CLOCK_PMODCON0_CAL_EN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PMODCON0_Bits.CAL_EN */
#define IFX_CLOCK_PMODCON0_CAL_EN_OFF (31u)

/** \brief Length for Ifx_CLOCK_CCUCON_Bits.CLKSELS */
#define IFX_CLOCK_CCUCON_CLKSELS_LEN (2u)

/** \brief Mask for Ifx_CLOCK_CCUCON_Bits.CLKSELS */
#define IFX_CLOCK_CCUCON_CLKSELS_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_CCUCON_Bits.CLKSELS */
#define IFX_CLOCK_CCUCON_CLKSELS_OFF (0u)

/** \brief Length for Ifx_CLOCK_CCUCON_Bits.CLKSELP */
#define IFX_CLOCK_CCUCON_CLKSELP_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUCON_Bits.CLKSELP */
#define IFX_CLOCK_CCUCON_CLKSELP_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUCON_Bits.CLKSELP */
#define IFX_CLOCK_CCUCON_CLKSELP_OFF (16u)

/** \brief Length for Ifx_CLOCK_CCUSTAT_Bits.CLKSELS */
#define IFX_CLOCK_CCUSTAT_CLKSELS_LEN (2u)

/** \brief Mask for Ifx_CLOCK_CCUSTAT_Bits.CLKSELS */
#define IFX_CLOCK_CCUSTAT_CLKSELS_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_CCUSTAT_Bits.CLKSELS */
#define IFX_CLOCK_CCUSTAT_CLKSELS_OFF (0u)

/** \brief Length for Ifx_CLOCK_CCUSTAT_Bits.CLKSELP */
#define IFX_CLOCK_CCUSTAT_CLKSELP_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUSTAT_Bits.CLKSELP */
#define IFX_CLOCK_CCUSTAT_CLKSELP_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUSTAT_Bits.CLKSELP */
#define IFX_CLOCK_CCUSTAT_CLKSELP_OFF (16u)

/** \brief Length for Ifx_CLOCK_CCUSTAT_Bits.LCK */
#define IFX_CLOCK_CCUSTAT_LCK_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUSTAT_Bits.LCK */
#define IFX_CLOCK_CCUSTAT_LCK_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUSTAT_Bits.LCK */
#define IFX_CLOCK_CCUSTAT_LCK_OFF (31u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.SPBDIV */
#define IFX_CLOCK_SYSCCUCON0_SPBDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.SPBDIV */
#define IFX_CLOCK_SYSCCUCON0_SPBDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.SPBDIV */
#define IFX_CLOCK_SYSCCUCON0_SPBDIV_OFF (0u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.CPBDIV */
#define IFX_CLOCK_SYSCCUCON0_CPBDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.CPBDIV */
#define IFX_CLOCK_SYSCCUCON0_CPBDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.CPBDIV */
#define IFX_CLOCK_SYSCCUCON0_CPBDIV_OFF (4u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.TPBDIV */
#define IFX_CLOCK_SYSCCUCON0_TPBDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.TPBDIV */
#define IFX_CLOCK_SYSCCUCON0_TPBDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.TPBDIV */
#define IFX_CLOCK_SYSCCUCON0_TPBDIV_OFF (8u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.SRIDIV */
#define IFX_CLOCK_SYSCCUCON0_SRIDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.SRIDIV */
#define IFX_CLOCK_SYSCCUCON0_SRIDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.SRIDIV */
#define IFX_CLOCK_SYSCCUCON0_SRIDIV_OFF (12u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.FSIDIV */
#define IFX_CLOCK_SYSCCUCON0_FSIDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.FSIDIV */
#define IFX_CLOCK_SYSCCUCON0_FSIDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.FSIDIV */
#define IFX_CLOCK_SYSCCUCON0_FSIDIV_OFF (16u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.FSI2DIV */
#define IFX_CLOCK_SYSCCUCON0_FSI2DIV_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.FSI2DIV */
#define IFX_CLOCK_SYSCCUCON0_FSI2DIV_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.FSI2DIV */
#define IFX_CLOCK_SYSCCUCON0_FSI2DIV_OFF (20u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.STMDIV */
#define IFX_CLOCK_SYSCCUCON0_STMDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.STMDIV */
#define IFX_CLOCK_SYSCCUCON0_STMDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.STMDIV */
#define IFX_CLOCK_SYSCCUCON0_STMDIV_OFF (24u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.LPDIV */
#define IFX_CLOCK_SYSCCUCON0_LPDIV_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.LPDIV */
#define IFX_CLOCK_SYSCCUCON0_LPDIV_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.LPDIV */
#define IFX_CLOCK_SYSCCUCON0_LPDIV_OFF (28u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.SRICSDIV */
#define IFX_CLOCK_SYSCCUCON0_SRICSDIV_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.SRICSDIV */
#define IFX_CLOCK_SYSCCUCON0_SRICSDIV_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.SRICSDIV */
#define IFX_CLOCK_SYSCCUCON0_SRICSDIV_OFF (29u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON0_Bits.UP */
#define IFX_CLOCK_SYSCCUCON0_UP_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON0_Bits.UP */
#define IFX_CLOCK_SYSCCUCON0_UP_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON0_Bits.UP */
#define IFX_CLOCK_SYSCCUCON0_UP_OFF (30u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON1_Bits.GETHDIV */
#define IFX_CLOCK_SYSCCUCON1_GETHDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON1_Bits.GETHDIV */
#define IFX_CLOCK_SYSCCUCON1_GETHDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON1_Bits.GETHDIV */
#define IFX_CLOCK_SYSCCUCON1_GETHDIV_OFF (0u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON1_Bits.eGTMDIV */
#define IFX_CLOCK_SYSCCUCON1_EGTMDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON1_Bits.eGTMDIV */
#define IFX_CLOCK_SYSCCUCON1_EGTMDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON1_Bits.eGTMDIV */
#define IFX_CLOCK_SYSCCUCON1_EGTMDIV_OFF (12u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON1_Bits.MCANHDIV */
#define IFX_CLOCK_SYSCCUCON1_MCANHDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON1_Bits.MCANHDIV */
#define IFX_CLOCK_SYSCCUCON1_MCANHDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON1_Bits.MCANHDIV */
#define IFX_CLOCK_SYSCCUCON1_MCANHDIV_OFF (16u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON1_Bits.LETHDIV */
#define IFX_CLOCK_SYSCCUCON1_LETHDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON1_Bits.LETHDIV */
#define IFX_CLOCK_SYSCCUCON1_LETHDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON1_Bits.LETHDIV */
#define IFX_CLOCK_SYSCCUCON1_LETHDIV_OFF (20u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON1_Bits.CANXLHDIV */
#define IFX_CLOCK_SYSCCUCON1_CANXLHDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON1_Bits.CANXLHDIV */
#define IFX_CLOCK_SYSCCUCON1_CANXLHDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON1_Bits.CANXLHDIV */
#define IFX_CLOCK_SYSCCUCON1_CANXLHDIV_OFF (24u)

/** \brief Length for Ifx_CLOCK_SYSCCUCON1_Bits.UP */
#define IFX_CLOCK_SYSCCUCON1_UP_LEN (1u)

/** \brief Mask for Ifx_CLOCK_SYSCCUCON1_Bits.UP */
#define IFX_CLOCK_SYSCCUCON1_UP_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_SYSCCUCON1_Bits.UP */
#define IFX_CLOCK_SYSCCUCON1_UP_OFF (30u)

/** \brief Length for Ifx_CLOCK_PERCCUCON0_Bits.MCANDIV */
#define IFX_CLOCK_PERCCUCON0_MCANDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON0_Bits.MCANDIV */
#define IFX_CLOCK_PERCCUCON0_MCANDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERCCUCON0_Bits.MCANDIV */
#define IFX_CLOCK_PERCCUCON0_MCANDIV_OFF (0u)

/** \brief Length for Ifx_CLOCK_PERCCUCON0_Bits.CLKSELMCAN */
#define IFX_CLOCK_PERCCUCON0_CLKSELMCAN_LEN (2u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON0_Bits.CLKSELMCAN */
#define IFX_CLOCK_PERCCUCON0_CLKSELMCAN_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON0_Bits.CLKSELMCAN */
#define IFX_CLOCK_PERCCUCON0_CLKSELMCAN_OFF (4u)

/** \brief Length for Ifx_CLOCK_PERCCUCON0_Bits.MSCDIV */
#define IFX_CLOCK_PERCCUCON0_MSCDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON0_Bits.MSCDIV */
#define IFX_CLOCK_PERCCUCON0_MSCDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERCCUCON0_Bits.MSCDIV */
#define IFX_CLOCK_PERCCUCON0_MSCDIV_OFF (8u)

/** \brief Length for Ifx_CLOCK_PERCCUCON0_Bits.CLKSELMSC */
#define IFX_CLOCK_PERCCUCON0_CLKSELMSC_LEN (2u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON0_Bits.CLKSELMSC */
#define IFX_CLOCK_PERCCUCON0_CLKSELMSC_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON0_Bits.CLKSELMSC */
#define IFX_CLOCK_PERCCUCON0_CLKSELMSC_OFF (12u)

/** \brief Length for Ifx_CLOCK_PERCCUCON0_Bits.QSPIDIV */
#define IFX_CLOCK_PERCCUCON0_QSPIDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON0_Bits.QSPIDIV */
#define IFX_CLOCK_PERCCUCON0_QSPIDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERCCUCON0_Bits.QSPIDIV */
#define IFX_CLOCK_PERCCUCON0_QSPIDIV_OFF (16u)

/** \brief Length for Ifx_CLOCK_PERCCUCON0_Bits.CLKSELQSPI */
#define IFX_CLOCK_PERCCUCON0_CLKSELQSPI_LEN (2u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON0_Bits.CLKSELQSPI */
#define IFX_CLOCK_PERCCUCON0_CLKSELQSPI_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON0_Bits.CLKSELQSPI */
#define IFX_CLOCK_PERCCUCON0_CLKSELQSPI_OFF (20u)

/** \brief Length for Ifx_CLOCK_PERCCUCON0_Bits.I2CDIV */
#define IFX_CLOCK_PERCCUCON0_I2CDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON0_Bits.I2CDIV */
#define IFX_CLOCK_PERCCUCON0_I2CDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERCCUCON0_Bits.I2CDIV */
#define IFX_CLOCK_PERCCUCON0_I2CDIV_OFF (24u)

/** \brief Length for Ifx_CLOCK_PERCCUCON0_Bits.PPUDIV */
#define IFX_CLOCK_PERCCUCON0_PPUDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON0_Bits.PPUDIV */
#define IFX_CLOCK_PERCCUCON0_PPUDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERCCUCON0_Bits.PPUDIV */
#define IFX_CLOCK_PERCCUCON0_PPUDIV_OFF (28u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.ASCLINFDIV */
#define IFX_CLOCK_PERCCUCON1_ASCLINFDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.ASCLINFDIV */
#define IFX_CLOCK_PERCCUCON1_ASCLINFDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.ASCLINFDIV */
#define IFX_CLOCK_PERCCUCON1_ASCLINFDIV_OFF (0u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.XSPISLDIV */
#define IFX_CLOCK_PERCCUCON1_XSPISLDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.XSPISLDIV */
#define IFX_CLOCK_PERCCUCON1_XSPISLDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.XSPISLDIV */
#define IFX_CLOCK_PERCCUCON1_XSPISLDIV_OFF (4u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.ASCLINSDIV */
#define IFX_CLOCK_PERCCUCON1_ASCLINSDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.ASCLINSDIV */
#define IFX_CLOCK_PERCCUCON1_ASCLINSDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.ASCLINSDIV */
#define IFX_CLOCK_PERCCUCON1_ASCLINSDIV_OFF (8u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.CLKSELASCLINS */
#define IFX_CLOCK_PERCCUCON1_CLKSELASCLINS_LEN (2u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.CLKSELASCLINS */
#define IFX_CLOCK_PERCCUCON1_CLKSELASCLINS_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.CLKSELASCLINS */
#define IFX_CLOCK_PERCCUCON1_CLKSELASCLINS_OFF (12u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.CLKSELCANXL */
#define IFX_CLOCK_PERCCUCON1_CLKSELCANXL_LEN (2u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.CLKSELCANXL */
#define IFX_CLOCK_PERCCUCON1_CLKSELCANXL_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.CLKSELCANXL */
#define IFX_CLOCK_PERCCUCON1_CLKSELCANXL_OFF (14u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.ADCPERON */
#define IFX_CLOCK_PERCCUCON1_ADCPERON_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.ADCPERON */
#define IFX_CLOCK_PERCCUCON1_ADCPERON_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.ADCPERON */
#define IFX_CLOCK_PERCCUCON1_ADCPERON_OFF (16u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.CANXLDIV */
#define IFX_CLOCK_PERCCUCON1_CANXLDIV_LEN (4u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.CANXLDIV */
#define IFX_CLOCK_PERCCUCON1_CANXLDIV_MSK (0xfu)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.CANXLDIV */
#define IFX_CLOCK_PERCCUCON1_CANXLDIV_OFF (20u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.ERAYPERON */
#define IFX_CLOCK_PERCCUCON1_ERAYPERON_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.ERAYPERON */
#define IFX_CLOCK_PERCCUCON1_ERAYPERON_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.ERAYPERON */
#define IFX_CLOCK_PERCCUCON1_ERAYPERON_OFF (24u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.XSPIPERON */
#define IFX_CLOCK_PERCCUCON1_XSPIPERON_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.XSPIPERON */
#define IFX_CLOCK_PERCCUCON1_XSPIPERON_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.XSPIPERON */
#define IFX_CLOCK_PERCCUCON1_XSPIPERON_OFF (25u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.SDMMCPERON */
#define IFX_CLOCK_PERCCUCON1_SDMMCPERON_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.SDMMCPERON */
#define IFX_CLOCK_PERCCUCON1_SDMMCPERON_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.SDMMCPERON */
#define IFX_CLOCK_PERCCUCON1_SDMMCPERON_OFF (26u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.HSCTPERON */
#define IFX_CLOCK_PERCCUCON1_HSCTPERON_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.HSCTPERON */
#define IFX_CLOCK_PERCCUCON1_HSCTPERON_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.HSCTPERON */
#define IFX_CLOCK_PERCCUCON1_HSCTPERON_OFF (27u)

/** \brief Length for Ifx_CLOCK_PERCCUCON1_Bits.LETH100PERON */
#define IFX_CLOCK_PERCCUCON1_LETH100PERON_LEN (1u)

/** \brief Mask for Ifx_CLOCK_PERCCUCON1_Bits.LETH100PERON */
#define IFX_CLOCK_PERCCUCON1_LETH100PERON_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_PERCCUCON1_Bits.LETH100PERON */
#define IFX_CLOCK_PERCCUCON1_LETH100PERON_OFF (28u)

/** \brief Length for Ifx_CLOCK_EXTCON_Bits.EN0 */
#define IFX_CLOCK_EXTCON_EN0_LEN (1u)

/** \brief Mask for Ifx_CLOCK_EXTCON_Bits.EN0 */
#define IFX_CLOCK_EXTCON_EN0_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_EXTCON_Bits.EN0 */
#define IFX_CLOCK_EXTCON_EN0_OFF (0u)

/** \brief Length for Ifx_CLOCK_EXTCON_Bits.SEL0 */
#define IFX_CLOCK_EXTCON_SEL0_LEN (5u)

/** \brief Mask for Ifx_CLOCK_EXTCON_Bits.SEL0 */
#define IFX_CLOCK_EXTCON_SEL0_MSK (0x1fu)

/** \brief Offset for Ifx_CLOCK_EXTCON_Bits.SEL0 */
#define IFX_CLOCK_EXTCON_SEL0_OFF (2u)

/** \brief Length for Ifx_CLOCK_EXTCON_Bits.EN1 */
#define IFX_CLOCK_EXTCON_EN1_LEN (1u)

/** \brief Mask for Ifx_CLOCK_EXTCON_Bits.EN1 */
#define IFX_CLOCK_EXTCON_EN1_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_EXTCON_Bits.EN1 */
#define IFX_CLOCK_EXTCON_EN1_OFF (16u)

/** \brief Length for Ifx_CLOCK_EXTCON_Bits.NSEL1 */
#define IFX_CLOCK_EXTCON_NSEL1_LEN (1u)

/** \brief Mask for Ifx_CLOCK_EXTCON_Bits.NSEL1 */
#define IFX_CLOCK_EXTCON_NSEL1_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_EXTCON_Bits.NSEL1 */
#define IFX_CLOCK_EXTCON_NSEL1_OFF (17u)

/** \brief Length for Ifx_CLOCK_EXTCON_Bits.SEL1 */
#define IFX_CLOCK_EXTCON_SEL1_LEN (5u)

/** \brief Mask for Ifx_CLOCK_EXTCON_Bits.SEL1 */
#define IFX_CLOCK_EXTCON_SEL1_MSK (0x1fu)

/** \brief Offset for Ifx_CLOCK_EXTCON_Bits.SEL1 */
#define IFX_CLOCK_EXTCON_SEL1_OFF (18u)

/** \brief Length for Ifx_CLOCK_EXTCON_Bits.DIV1 */
#define IFX_CLOCK_EXTCON_DIV1_LEN (7u)

/** \brief Mask for Ifx_CLOCK_EXTCON_Bits.DIV1 */
#define IFX_CLOCK_EXTCON_DIV1_MSK (0x7fu)

/** \brief Offset for Ifx_CLOCK_EXTCON_Bits.DIV1 */
#define IFX_CLOCK_EXTCON_DIV1_OFF (24u)

/** \brief Length for Ifx_CLOCK_EXTFDCON_Bits.STEP */
#define IFX_CLOCK_EXTFDCON_STEP_LEN (10u)

/** \brief Mask for Ifx_CLOCK_EXTFDCON_Bits.STEP */
#define IFX_CLOCK_EXTFDCON_STEP_MSK (0x3ffu)

/** \brief Offset for Ifx_CLOCK_EXTFDCON_Bits.STEP */
#define IFX_CLOCK_EXTFDCON_STEP_OFF (0u)

/** \brief Length for Ifx_CLOCK_EXTFDCON_Bits.DM */
#define IFX_CLOCK_EXTFDCON_DM_LEN (2u)

/** \brief Mask for Ifx_CLOCK_EXTFDCON_Bits.DM */
#define IFX_CLOCK_EXTFDCON_DM_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_EXTFDCON_Bits.DM */
#define IFX_CLOCK_EXTFDCON_DM_OFF (12u)

/** \brief Length for Ifx_CLOCK_EXTFDCON_Bits.DISCLK */
#define IFX_CLOCK_EXTFDCON_DISCLK_LEN (1u)

/** \brief Mask for Ifx_CLOCK_EXTFDCON_Bits.DISCLK */
#define IFX_CLOCK_EXTFDCON_DISCLK_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_EXTFDCON_Bits.DISCLK */
#define IFX_CLOCK_EXTFDCON_DISCLK_OFF (15u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLL0MONEN */
#define IFX_CLOCK_CCUMON_PLL0MONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLL0MONEN */
#define IFX_CLOCK_CCUMON_PLL0MONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLL0MONEN */
#define IFX_CLOCK_CCUMON_PLL0MONEN_OFF (0u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLL1MONEN */
#define IFX_CLOCK_CCUMON_PLL1MONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLL1MONEN */
#define IFX_CLOCK_CCUMON_PLL1MONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLL1MONEN */
#define IFX_CLOCK_CCUMON_PLL1MONEN_OFF (1u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLL2MONEN */
#define IFX_CLOCK_CCUMON_PLL2MONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLL2MONEN */
#define IFX_CLOCK_CCUMON_PLL2MONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLL2MONEN */
#define IFX_CLOCK_CCUMON_PLL2MONEN_OFF (2u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLL3MONEN */
#define IFX_CLOCK_CCUMON_PLL3MONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLL3MONEN */
#define IFX_CLOCK_CCUMON_PLL3MONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLL3MONEN */
#define IFX_CLOCK_CCUMON_PLL3MONEN_OFF (3u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDV0MONEN */
#define IFX_CLOCK_CCUMON_KDV0MONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDV0MONEN */
#define IFX_CLOCK_CCUMON_KDV0MONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDV0MONEN */
#define IFX_CLOCK_CCUMON_KDV0MONEN_OFF (4u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDV1MONEN */
#define IFX_CLOCK_CCUMON_KDV1MONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDV1MONEN */
#define IFX_CLOCK_CCUMON_KDV1MONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDV1MONEN */
#define IFX_CLOCK_CCUMON_KDV1MONEN_OFF (5u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDV2MONEN */
#define IFX_CLOCK_CCUMON_KDV2MONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDV2MONEN */
#define IFX_CLOCK_CCUMON_KDV2MONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDV2MONEN */
#define IFX_CLOCK_CCUMON_KDV2MONEN_OFF (6u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDV3MONEN */
#define IFX_CLOCK_CCUMON_KDV3MONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDV3MONEN */
#define IFX_CLOCK_CCUMON_KDV3MONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDV3MONEN */
#define IFX_CLOCK_CCUMON_KDV3MONEN_OFF (7u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.BACKMONEN */
#define IFX_CLOCK_CCUMON_BACKMONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.BACKMONEN */
#define IFX_CLOCK_CCUMON_BACKMONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.BACKMONEN */
#define IFX_CLOCK_CCUMON_BACKMONEN_OFF (8u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.RAMPMONEN */
#define IFX_CLOCK_CCUMON_RAMPMONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.RAMPMONEN */
#define IFX_CLOCK_CCUMON_RAMPMONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.RAMPMONEN */
#define IFX_CLOCK_CCUMON_RAMPMONEN_OFF (9u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.SDIVMONEN */
#define IFX_CLOCK_CCUMON_SDIVMONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.SDIVMONEN */
#define IFX_CLOCK_CCUMON_SDIVMONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.SDIVMONEN */
#define IFX_CLOCK_CCUMON_SDIVMONEN_OFF (10u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PDIVMONEN */
#define IFX_CLOCK_CCUMON_PDIVMONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PDIVMONEN */
#define IFX_CLOCK_CCUMON_PDIVMONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PDIVMONEN */
#define IFX_CLOCK_CCUMON_PDIVMONEN_OFF (11u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLLPPUMONEN */
#define IFX_CLOCK_CCUMON_PLLPPUMONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLLPPUMONEN */
#define IFX_CLOCK_CCUMON_PLLPPUMONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLLPPUMONEN */
#define IFX_CLOCK_CCUMON_PLLPPUMONEN_OFF (12u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDVPPUMONEN */
#define IFX_CLOCK_CCUMON_KDVPPUMONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDVPPUMONEN */
#define IFX_CLOCK_CCUMON_KDVPPUMONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDVPPUMONEN */
#define IFX_CLOCK_CCUMON_KDVPPUMONEN_OFF (13u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLL0MONTST */
#define IFX_CLOCK_CCUMON_PLL0MONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLL0MONTST */
#define IFX_CLOCK_CCUMON_PLL0MONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLL0MONTST */
#define IFX_CLOCK_CCUMON_PLL0MONTST_OFF (16u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLL1MONTST */
#define IFX_CLOCK_CCUMON_PLL1MONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLL1MONTST */
#define IFX_CLOCK_CCUMON_PLL1MONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLL1MONTST */
#define IFX_CLOCK_CCUMON_PLL1MONTST_OFF (17u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLL2MONTST */
#define IFX_CLOCK_CCUMON_PLL2MONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLL2MONTST */
#define IFX_CLOCK_CCUMON_PLL2MONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLL2MONTST */
#define IFX_CLOCK_CCUMON_PLL2MONTST_OFF (18u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLL3MONTST */
#define IFX_CLOCK_CCUMON_PLL3MONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLL3MONTST */
#define IFX_CLOCK_CCUMON_PLL3MONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLL3MONTST */
#define IFX_CLOCK_CCUMON_PLL3MONTST_OFF (19u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDV0MONTST */
#define IFX_CLOCK_CCUMON_KDV0MONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDV0MONTST */
#define IFX_CLOCK_CCUMON_KDV0MONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDV0MONTST */
#define IFX_CLOCK_CCUMON_KDV0MONTST_OFF (20u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDV1MONTST */
#define IFX_CLOCK_CCUMON_KDV1MONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDV1MONTST */
#define IFX_CLOCK_CCUMON_KDV1MONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDV1MONTST */
#define IFX_CLOCK_CCUMON_KDV1MONTST_OFF (21u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDV2MONTST */
#define IFX_CLOCK_CCUMON_KDV2MONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDV2MONTST */
#define IFX_CLOCK_CCUMON_KDV2MONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDV2MONTST */
#define IFX_CLOCK_CCUMON_KDV2MONTST_OFF (22u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDV3MONTST */
#define IFX_CLOCK_CCUMON_KDV3MONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDV3MONTST */
#define IFX_CLOCK_CCUMON_KDV3MONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDV3MONTST */
#define IFX_CLOCK_CCUMON_KDV3MONTST_OFF (23u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.BACKMONTST */
#define IFX_CLOCK_CCUMON_BACKMONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.BACKMONTST */
#define IFX_CLOCK_CCUMON_BACKMONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.BACKMONTST */
#define IFX_CLOCK_CCUMON_BACKMONTST_OFF (24u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.RAMPMONTST */
#define IFX_CLOCK_CCUMON_RAMPMONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.RAMPMONTST */
#define IFX_CLOCK_CCUMON_RAMPMONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.RAMPMONTST */
#define IFX_CLOCK_CCUMON_RAMPMONTST_OFF (25u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.SDIVMONTST */
#define IFX_CLOCK_CCUMON_SDIVMONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.SDIVMONTST */
#define IFX_CLOCK_CCUMON_SDIVMONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.SDIVMONTST */
#define IFX_CLOCK_CCUMON_SDIVMONTST_OFF (26u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PDIVMONTST */
#define IFX_CLOCK_CCUMON_PDIVMONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PDIVMONTST */
#define IFX_CLOCK_CCUMON_PDIVMONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PDIVMONTST */
#define IFX_CLOCK_CCUMON_PDIVMONTST_OFF (27u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.PLLPPUMONTST */
#define IFX_CLOCK_CCUMON_PLLPPUMONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.PLLPPUMONTST */
#define IFX_CLOCK_CCUMON_PLLPPUMONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.PLLPPUMONTST */
#define IFX_CLOCK_CCUMON_PLLPPUMONTST_OFF (28u)

/** \brief Length for Ifx_CLOCK_CCUMON_Bits.KDVPPUMONTST */
#define IFX_CLOCK_CCUMON_KDVPPUMONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_CCUMON_Bits.KDVPPUMONTST */
#define IFX_CLOCK_CCUMON_KDVPPUMONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_CCUMON_Bits.KDVPPUMONTST */
#define IFX_CLOCK_CCUMON_KDVPPUMONTST_OFF (29u)

/** \brief Length for Ifx_CLOCK_OSCMON0_Bits.LOTHR */
#define IFX_CLOCK_OSCMON0_LOTHR_LEN (12u)

/** \brief Mask for Ifx_CLOCK_OSCMON0_Bits.LOTHR */
#define IFX_CLOCK_OSCMON0_LOTHR_MSK (0xfffu)

/** \brief Offset for Ifx_CLOCK_OSCMON0_Bits.LOTHR */
#define IFX_CLOCK_OSCMON0_LOTHR_OFF (0u)

/** \brief Length for Ifx_CLOCK_OSCMON0_Bits.UPTHR */
#define IFX_CLOCK_OSCMON0_UPTHR_LEN (12u)

/** \brief Mask for Ifx_CLOCK_OSCMON0_Bits.UPTHR */
#define IFX_CLOCK_OSCMON0_UPTHR_MSK (0xfffu)

/** \brief Offset for Ifx_CLOCK_OSCMON0_Bits.UPTHR */
#define IFX_CLOCK_OSCMON0_UPTHR_OFF (12u)

/** \brief Length for Ifx_CLOCK_OSCMON0_Bits.MONEN */
#define IFX_CLOCK_OSCMON0_MONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCMON0_Bits.MONEN */
#define IFX_CLOCK_OSCMON0_MONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCMON0_Bits.MONEN */
#define IFX_CLOCK_OSCMON0_MONEN_OFF (24u)

/** \brief Length for Ifx_CLOCK_OSCMON0_Bits.MONTST */
#define IFX_CLOCK_OSCMON0_MONTST_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCMON0_Bits.MONTST */
#define IFX_CLOCK_OSCMON0_MONTST_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCMON0_Bits.MONTST */
#define IFX_CLOCK_OSCMON0_MONTST_OFF (25u)

/** \brief Length for Ifx_CLOCK_OSCMON1_Bits.OSCVAL */
#define IFX_CLOCK_OSCMON1_OSCVAL_LEN (7u)

/** \brief Mask for Ifx_CLOCK_OSCMON1_Bits.OSCVAL */
#define IFX_CLOCK_OSCMON1_OSCVAL_MSK (0x7fu)

/** \brief Offset for Ifx_CLOCK_OSCMON1_Bits.OSCVAL */
#define IFX_CLOCK_OSCMON1_OSCVAL_OFF (0u)

/** \brief Length for Ifx_CLOCK_OSCMON1_Bits.SMONEN */
#define IFX_CLOCK_OSCMON1_SMONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCMON1_Bits.SMONEN */
#define IFX_CLOCK_OSCMON1_SMONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCMON1_Bits.SMONEN */
#define IFX_CLOCK_OSCMON1_SMONEN_OFF (8u)

/** \brief Length for Ifx_CLOCK_OSCMON1_Bits.SMONTST */
#define IFX_CLOCK_OSCMON1_SMONTST_LEN (2u)

/** \brief Mask for Ifx_CLOCK_OSCMON1_Bits.SMONTST */
#define IFX_CLOCK_OSCMON1_SMONTST_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_OSCMON1_Bits.SMONTST */
#define IFX_CLOCK_OSCMON1_SMONTST_OFF (12u)

/** \brief Length for Ifx_CLOCK_OSCMON1_Bits.PMONEN */
#define IFX_CLOCK_OSCMON1_PMONEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCMON1_Bits.PMONEN */
#define IFX_CLOCK_OSCMON1_PMONEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCMON1_Bits.PMONEN */
#define IFX_CLOCK_OSCMON1_PMONEN_OFF (24u)

/** \brief Length for Ifx_CLOCK_OSCMON1_Bits.PMONTST */
#define IFX_CLOCK_OSCMON1_PMONTST_LEN (2u)

/** \brief Mask for Ifx_CLOCK_OSCMON1_Bits.PMONTST */
#define IFX_CLOCK_OSCMON1_PMONTST_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_OSCMON1_Bits.PMONTST */
#define IFX_CLOCK_OSCMON1_PMONTST_OFF (28u)

/** \brief Length for Ifx_CLOCK_OSCSTAT_Bits.SOWDS */
#define IFX_CLOCK_OSCSTAT_SOWDS_LEN (2u)

/** \brief Mask for Ifx_CLOCK_OSCSTAT_Bits.SOWDS */
#define IFX_CLOCK_OSCSTAT_SOWDS_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_OSCSTAT_Bits.SOWDS */
#define IFX_CLOCK_OSCSTAT_SOWDS_OFF (0u)

/** \brief Length for Ifx_CLOCK_OSCSTAT_Bits.POWDS */
#define IFX_CLOCK_OSCSTAT_POWDS_LEN (2u)

/** \brief Mask for Ifx_CLOCK_OSCSTAT_Bits.POWDS */
#define IFX_CLOCK_OSCSTAT_POWDS_MSK (0x3u)

/** \brief Offset for Ifx_CLOCK_OSCSTAT_Bits.POWDS */
#define IFX_CLOCK_OSCSTAT_POWDS_OFF (16u)

/** \brief Length for Ifx_CLOCK_OSCSTAT_Bits.OAR */
#define IFX_CLOCK_OSCSTAT_OAR_LEN (1u)

/** \brief Mask for Ifx_CLOCK_OSCSTAT_Bits.OAR */
#define IFX_CLOCK_OSCSTAT_OAR_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_OSCSTAT_Bits.OAR */
#define IFX_CLOCK_OSCSTAT_OAR_OFF (20u)

/** \brief Length for Ifx_CLOCK_RAMPMON_Bits.RESFLLLD */
#define IFX_CLOCK_RAMPMON_RESFLLLD_LEN (1u)

/** \brief Mask for Ifx_CLOCK_RAMPMON_Bits.RESFLLLD */
#define IFX_CLOCK_RAMPMON_RESFLLLD_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_RAMPMON_Bits.RESFLLLD */
#define IFX_CLOCK_RAMPMON_RESFLLLD_OFF (24u)

/** \brief Length for Ifx_CLOCK_RAMPMON_Bits.FLLLDEN */
#define IFX_CLOCK_RAMPMON_FLLLDEN_LEN (1u)

/** \brief Mask for Ifx_CLOCK_RAMPMON_Bits.FLLLDEN */
#define IFX_CLOCK_RAMPMON_FLLLDEN_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_RAMPMON_Bits.FLLLDEN */
#define IFX_CLOCK_RAMPMON_FLLLDEN_OFF (28u)

/** \brief Length for Ifx_CLOCK_MONSTAT_Bits.RES0 */
#define IFX_CLOCK_MONSTAT_RES0_LEN (1u)

/** \brief Mask for Ifx_CLOCK_MONSTAT_Bits.RES0 */
#define IFX_CLOCK_MONSTAT_RES0_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_MONSTAT_Bits.RES0 */
#define IFX_CLOCK_MONSTAT_RES0_OFF (0u)

/** \brief Length for Ifx_CLOCK_MONSTAT_Bits.RES1 */
#define IFX_CLOCK_MONSTAT_RES1_LEN (1u)

/** \brief Mask for Ifx_CLOCK_MONSTAT_Bits.RES1 */
#define IFX_CLOCK_MONSTAT_RES1_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_MONSTAT_Bits.RES1 */
#define IFX_CLOCK_MONSTAT_RES1_OFF (1u)

/** \brief Length for Ifx_CLOCK_MONSTAT_Bits.RES2 */
#define IFX_CLOCK_MONSTAT_RES2_LEN (1u)

/** \brief Mask for Ifx_CLOCK_MONSTAT_Bits.RES2 */
#define IFX_CLOCK_MONSTAT_RES2_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_MONSTAT_Bits.RES2 */
#define IFX_CLOCK_MONSTAT_RES2_OFF (2u)

/** \brief Length for Ifx_CLOCK_MONSTAT_Bits.KDV1 */
#define IFX_CLOCK_MONSTAT_KDV1_LEN (1u)

/** \brief Mask for Ifx_CLOCK_MONSTAT_Bits.KDV1 */
#define IFX_CLOCK_MONSTAT_KDV1_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_MONSTAT_Bits.KDV1 */
#define IFX_CLOCK_MONSTAT_KDV1_OFF (8u)

/** \brief Length for Ifx_CLOCK_MONSTAT_Bits.KDV2 */
#define IFX_CLOCK_MONSTAT_KDV2_LEN (1u)

/** \brief Mask for Ifx_CLOCK_MONSTAT_Bits.KDV2 */
#define IFX_CLOCK_MONSTAT_KDV2_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_MONSTAT_Bits.KDV2 */
#define IFX_CLOCK_MONSTAT_KDV2_OFF (9u)

/** \brief Length for Ifx_CLOCK_MONSTAT_Bits.KDV3 */
#define IFX_CLOCK_MONSTAT_KDV3_LEN (1u)

/** \brief Mask for Ifx_CLOCK_MONSTAT_Bits.KDV3 */
#define IFX_CLOCK_MONSTAT_KDV3_MSK (0x1u)

/** \brief Offset for Ifx_CLOCK_MONSTAT_Bits.KDV3 */
#define IFX_CLOCK_MONSTAT_KDV3_OFF (10u)

/** \brief Length for Ifx_CLOCK_MONSTAT_Bits.SDIV */
#define IFX_CLOCK_MONSTAT_SDIV_LEN (8u)

/** \brief Mask for Ifx_CLOCK_MONSTAT_Bits.SDIV */
#define IFX_CLOCK_MONSTAT_SDIV_MSK (0xffu)

/** \brief Offset for Ifx_CLOCK_MONSTAT_Bits.SDIV */
#define IFX_CLOCK_MONSTAT_SDIV_OFF (16u)

/** \brief Length for Ifx_CLOCK_MONSTAT_Bits.PDIV */
#define IFX_CLOCK_MONSTAT_PDIV_LEN (8u)

/** \brief Mask for Ifx_CLOCK_MONSTAT_Bits.PDIV */
#define IFX_CLOCK_MONSTAT_PDIV_MSK (0xffu)

/** \brief Offset for Ifx_CLOCK_MONSTAT_Bits.PDIV */
#define IFX_CLOCK_MONSTAT_PDIV_OFF (24u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCLOCK_BF_H */
