Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul  2 17:52:26 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OLED_interface_synth_timing_summary_routed.rpt -pb OLED_interface_synth_timing_summary_routed.pb -rpx OLED_interface_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : OLED_interface_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    150         
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (150)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (425)
5. checking no_input_delay (13)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (150)
--------------------------
 There are 150 register/latch pins with no clock driven by root clock pin: g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (425)
--------------------------------------------------
 There are 425 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.742        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.742        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.465ns (46.441%)  route 2.843ns (53.559%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.953    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.070    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.393 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.393    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 2.457ns (46.361%)  route 2.843ns (53.639%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.953    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.070    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.385 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.385    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 2.381ns (45.580%)  route 2.843ns (54.420%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.953    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.070    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.309 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.309    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 2.361ns (45.371%)  route 2.843ns (54.629%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.953    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.070 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.070    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.289 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.289    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.348ns (45.234%)  route 2.843ns (54.766%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.953    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.276 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.276    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.340ns (45.150%)  route 2.843ns (54.850%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.953    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.268 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.268    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 2.264ns (44.333%)  route 2.843ns (55.667%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.953    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.192 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.192    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 2.244ns (44.114%)  route 2.843ns (55.886%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.953 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.953    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.172 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.172    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 2.231ns (43.971%)  route 2.843ns (56.029%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.159 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.159    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.223ns (43.883%)  route 2.843ns (56.117%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8/O
                         net (fo=1, routed)           0.406     6.943    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_8_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4/O
                         net (fo=34, routed)          1.438     8.505    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_4_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.629 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     8.818    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.368 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.368    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.485    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.719    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.836 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.836    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.151 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.151    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.168     1.754    g_OLED_interface/SCLK_clock_divider/JC_OBUF[3]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1/O
                         net (fo=1, routed)           0.000     1.799    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1_n_0
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.091     1.536    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.148     1.757    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.802    g_OLED_interface/SCLK_clock_divider/s_ms_reg[8]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_4
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.148     1.757    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.802    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_4
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/Q
                         net (fo=2, routed)           0.149     1.758    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg[12]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_4
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.149     1.759    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.149     1.759    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     1.804    g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/Q
                         net (fo=2, routed)           0.149     1.759    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
    SLICE_X34Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     1.804    g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.149     1.758    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_4
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.149     1.757    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.802    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_3_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_4
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.134     1.578    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/Q
                         net (fo=2, routed)           0.174     1.784    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     1.829    g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           440 Endpoints
Min Delay           440 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 4.991ns (62.806%)  route 2.956ns (37.194%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.956     4.417    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.947 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.947    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_VCCEN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 3.964ns (53.493%)  route 3.446ns (46.507%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  g_OLED_interface/o_VCCEN_reg/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_OLED_interface/o_VCCEN_reg/Q
                         net (fo=1, routed)           3.446     3.902    JC_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.411 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.411    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.958ns (69.740%)  route 2.151ns (30.260%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           2.151     3.604    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.109 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.109    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_RES_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 3.957ns (57.541%)  route 2.920ns (42.459%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDPE                         0.000     0.000 r  g_OLED_interface/o_RES_reg/C
    SLICE_X1Y35          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  g_OLED_interface/o_RES_reg/Q
                         net (fo=1, routed)           2.920     3.376    JC_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.876 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.876    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_VCCEN_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.868ns  (logic 3.960ns (57.661%)  route 2.908ns (42.339%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE                         0.000     0.000 r  g_OLED_interface/o_VCCEN_reg_lopt_replica_3/C
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_OLED_interface/o_VCCEN_reg_lopt_replica_3/Q
                         net (fo=1, routed)           2.908     3.364    lopt_10
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.868 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.868    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 3.965ns (58.237%)  route 2.843ns (41.763%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/C
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/Q
                         net (fo=1, routed)           2.843     3.302    JC_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.809 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.809    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            g_OLED_interface/FSM_sequential_s_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 2.202ns (33.449%)  route 4.381ns (66.551%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=4, routed)           2.333     3.787    g_button_tick_latch/btnU_IBUF
    SLICE_X2Y39          LUT5 (Prop_lut5_I1_O)        0.152     3.939 f  g_button_tick_latch/o_READY_i_2/O
                         net (fo=2, routed)           0.588     4.527    g_OLED_interface/o_READY0_out
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.348     4.875 f  g_OLED_interface/FSM_sequential_s_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.639     5.514    g_OLED_interface/FSM_sequential_s_state_reg[2]_i_15_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     5.638 r  g_OLED_interface/FSM_sequential_s_state_reg[2]_i_6/O
                         net (fo=3, routed)           0.820     6.458    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/FSM_sequential_s_state_reg_reg[0]_1
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124     6.582 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/FSM_sequential_s_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.582    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined_n_7
    SLICE_X3Y38          FDCE                                         r  g_OLED_interface/FSM_sequential_s_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            g_OLED_interface/FSM_sequential_s_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 2.202ns (34.216%)  route 4.233ns (65.784%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=4, routed)           2.333     3.787    g_button_tick_latch/btnU_IBUF
    SLICE_X2Y39          LUT5 (Prop_lut5_I1_O)        0.152     3.939 f  g_button_tick_latch/o_READY_i_2/O
                         net (fo=2, routed)           0.588     4.527    g_OLED_interface/o_READY0_out
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.348     4.875 f  g_OLED_interface/FSM_sequential_s_state_reg[2]_i_15/O
                         net (fo=1, routed)           0.639     5.514    g_OLED_interface/FSM_sequential_s_state_reg[2]_i_15_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     5.638 r  g_OLED_interface/FSM_sequential_s_state_reg[2]_i_6/O
                         net (fo=3, routed)           0.673     6.311    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/FSM_sequential_s_state_reg_reg[0]_1
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.124     6.435 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/FSM_sequential_s_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.435    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined_n_9
    SLICE_X2Y40          FDCE                                         r  g_OLED_interface/FSM_sequential_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 3.968ns (62.734%)  route 2.357ns (37.266%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDPE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/C
    SLICE_X5Y38          FDPE (Prop_fdpe_C_Q)         0.459     0.459 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_reg/Q
                         net (fo=1, routed)           2.357     2.816    JC_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509     6.325 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.325    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 3.968ns (62.860%)  route 2.344ns (37.140%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_reg/Q
                         net (fo=1, routed)           2.344     2.803    JC_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         3.509     6.312 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.312    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/s_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE                         0.000     0.000 r  g_OLED_interface/s_DATA_reg[0]/C
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_DATA_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/Q[0]
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[0]_i_1_n_0
    SLICE_X6Y41          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE                         0.000     0.000 r  g_OLED_interface/s_DATA_reg[2]/C
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_DATA_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/Q[2]
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[2]_i_1_n_0
    SLICE_X8Y41          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.881%)  route 0.110ns (40.119%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/Q
                         net (fo=2, routed)           0.110     0.274    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC
    SLICE_X4Y39          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.627%)  route 0.116ns (41.373%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/Q
                         net (fo=2, routed)           0.116     0.280    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC
    SLICE_X4Y39          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_DATA_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE                         0.000     0.000 r  g_OLED_interface/s_DATA_reg[16]/C
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_DATA_reg[16]/Q
                         net (fo=3, routed)           0.110     0.251    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[8]_0
    SLICE_X6Y44          LUT2 (Prop_lut2_I0_O)        0.045     0.296 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.296    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[13]_i_1_n_0
    SLICE_X6Y44          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_N_transmit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE                         0.000     0.000 r  g_OLED_interface/s_N_transmit_reg[0]/C
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_N_transmit_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[2]_0[0]
    SLICE_X6Y38          FDRE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE                         0.000     0.000 r  g_OLED_interface/s_DATA_reg[1]/C
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_DATA_reg[1]/Q
                         net (fo=1, routed)           0.140     0.281    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/Q[1]
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.046     0.327 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[1]_i_1_n_0
    SLICE_X6Y41          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_START_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.246ns (73.088%)  route 0.091ns (26.912%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg/C
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg/Q
                         net (fo=18, routed)          0.091     0.239    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.098     0.337 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_START_i_1/O
                         net (fo=1, routed)           0.000     0.337    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_START_i_1_n_0
    SLICE_X6Y37          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_START_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.231ns (68.404%)  route 0.107ns (31.596%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[0]/C
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.107     0.240    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg_n_0_[0]
    SLICE_X4Y40          LUT5 (Prop_lut5_I2_O)        0.098     0.338 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.338    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[1]_i_1_n_0
    SLICE_X4Y40          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/FSM_sequential_s_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_init_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE                         0.000     0.000 r  g_OLED_interface/FSM_sequential_s_state_reg_reg[0]/C
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  g_OLED_interface/FSM_sequential_s_state_reg_reg[0]/Q
                         net (fo=96, routed)          0.141     0.305    g_OLED_interface/s_state_reg__0[0]
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.045     0.350 r  g_OLED_interface/s_init_reg_i_1/O
                         net (fo=1, routed)           0.000     0.350    g_OLED_interface/s_init_reg_i_1_n_0
    SLICE_X3Y40          FDCE                                         r  g_OLED_interface/s_init_reg_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.066ns (52.698%)  route 3.650ns (47.302%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.709     6.250    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.346 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=152, routed)         2.941     9.287    JC_OBUF_BUFG[3]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.802 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.802    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.066ns (52.811%)  route 3.633ns (47.189%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.709     6.250    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.346 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=152, routed)         2.924     9.270    JC_OBUF_BUFG[3]
    P18                  OBUF (Prop_obuf_I_O)         3.514    12.784 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.784    JC[3]
    P18                                                               r  JC[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.382ns (57.793%)  route 1.009ns (42.207%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.270     1.856    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.882 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=152, routed)         0.739     2.621    JC_OBUF_BUFG[3]
    P18                  OBUF (Prop_obuf_I_O)         1.215     3.837 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.837    JC[3]
    P18                                                               r  JC[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.383ns (57.561%)  route 1.019ns (42.439%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.270     1.856    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.882 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=152, routed)         0.749     2.631    JC_OBUF_BUFG[3]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.847 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.847    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.702ns  (logic 2.518ns (28.940%)  route 6.184ns (71.060%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.184     7.625    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.749 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5/O
                         net (fo=1, routed)           0.000     7.749    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.262 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.379 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.379    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.702 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.702    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.696ns  (logic 2.208ns (25.394%)  route 6.488ns (74.606%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.488     7.929    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.053 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_4/O
                         net (fo=1, routed)           0.000     8.053    g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.696 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.696    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.631ns  (logic 2.143ns (24.832%)  route 6.488ns (75.168%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.488     7.929    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.053 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_4/O
                         net (fo=1, routed)           0.000     8.053    g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.631 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.631    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.598ns  (logic 2.414ns (28.080%)  route 6.184ns (71.920%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.184     7.625    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.749 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5/O
                         net (fo=1, routed)           0.000     7.749    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.262 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.379 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.379    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.598 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.598    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.585ns  (logic 2.401ns (27.971%)  route 6.184ns (72.029%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.184     7.625    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.749 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5/O
                         net (fo=1, routed)           0.000     7.749    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.262 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.585    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.577ns  (logic 2.393ns (27.904%)  route 6.184ns (72.096%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.184     7.625    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.749 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5/O
                         net (fo=1, routed)           0.000     7.749    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.262 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.577 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.577    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.501ns  (logic 2.317ns (27.259%)  route 6.184ns (72.741%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.184     7.625    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.749 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5/O
                         net (fo=1, routed)           0.000     7.749    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.262 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.501 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.501    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.481ns  (logic 2.297ns (27.088%)  route 6.184ns (72.912%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.184     7.625    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.749 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5/O
                         net (fo=1, routed)           0.000     7.749    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.262 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.481 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.481    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.357ns  (logic 2.173ns (26.006%)  route 6.184ns (73.994%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.184     7.625    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.749 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5/O
                         net (fo=1, routed)           0.000     7.749    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.357 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.357    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.325ns  (logic 2.264ns (27.198%)  route 6.061ns (72.802%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         6.061     7.502    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     7.626    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.002 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.325 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.325    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.210ns (8.779%)  route 2.177ns (91.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.177     2.387    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y42         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.210ns (8.779%)  route 2.177ns (91.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.177     2.387    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y42         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.210ns (8.779%)  route 2.177ns (91.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.177     2.387    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y42         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.210ns (8.779%)  route 2.177ns (91.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.177     2.387    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y42         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.449ns  (logic 0.210ns (8.555%)  route 2.240ns (91.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.240     2.449    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.449ns  (logic 0.210ns (8.555%)  route 2.240ns (91.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.240     2.449    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.449ns  (logic 0.210ns (8.555%)  route 2.240ns (91.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.240     2.449    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.449ns  (logic 0.210ns (8.555%)  route 2.240ns (91.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.240     2.449    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.478ns  (logic 0.210ns (8.454%)  route 2.269ns (91.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.269     2.478    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y44         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.478ns  (logic 0.210ns (8.454%)  route 2.269ns (91.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.269     2.478    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y44         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C





