# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_digi_clock.srcs/sources_1/new/stop1.vhd" \
"../../../../project_digi_clock.srcs/sim_1/new/tb_stop1.vhd" \

# Do not sort compile order
nosort
