D:\ispLEVER_Classic2_1\synpbase\bin64\m_cpld.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\myducuments\_junior_1\electricsystemdesign\isp_lab2  -part LC4064B  -package T44C  -grade -2.5   -ispmach4s -RWCheckOnRam 1 -areadelay 0 -minc -auto_constrain_io -summaryfile D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synlog\report\top_level_fpga_mapper.xml -top_level_module  top_level  -multisrs  -ta_num_paths 3  -ta_num_points 0  -oedif  D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.edi  -freq 200.000  D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synwork\top_level_mult.srs  -ologparam  D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\syntmp\top_level.plg  -osyn  D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.srm  -prjdir  d:\myducuments\_junior_1\electricsystemdesign\isp_lab2\  -prjname  top_level  -log  D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synlog\top_level_fpga_mapper.srr 
rc:0 success:1
D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.edi|o|1682171900|136622
D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synwork\top_level_mult.srs|i|1682171900|4471
D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\syntmp\top_level.plg|o|1682171900|0
D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.srm|o|1682171900|56709
D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synlog\top_level_fpga_mapper.srr|o|1682171900|1965
D:\ispLEVER_Classic2_1\synpbase\bin\m_cpld.exe|i|1399340484|7067648
D:\ispLEVER_Classic2_1\synpbase\bin64\m_cpld.exe|i|1399343322|8049664
