module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

// Method 1: Using intermediate wires
wire and1, and2, and3, and4;

// For output p1y, use two 3-input AND gates whose outputs are OR’d together.
assign and1 = p1a & p1b & p1c;
assign and2 = p1d & p1e & p1f;
assign p1y  = and1 | and2;

// For output p2y, use two 2-input AND gates whose outputs are OR’d together.
assign and3 = p2a & p2b;
assign and4 = p2c & p2d;
assign p2y  = and3 | and4;


/* 
// Method 2: Using direct assign statements without intermediate wires
assign p1y = (p1a & p1b & p1c) | (p1d & p1e & p1f);
assign p2y = (p2a & p2b) | (p2c & p2d);
*/

endmodule