// Seed: 2104293914
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  tri  id_7 = id_3 - 1;
  wire id_8;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  wire id_3, id_4, id_5;
  wire id_6;
  id_7 :
  assert property (@(1) 1)
  else disable id_8;
endmodule
module module_2 (
    input supply0 id_0,
    output tri id_1,
    output wor id_2,
    input tri id_3
    , id_7,
    output tri1 id_4,
    output supply0 id_5
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
