//banco de registradores
module regmem( readReg1 , readReg2 , writeReg , writeData , canWrite , readData1 , readData2 );
	input wire [4:0]  readReg1, readReg2, writeReg;
	input wire [31:0] writeData;
	input wire        canWrite;
endmodule 