#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan  6 17:21:49 2026
# Process ID: 196
# Current directory: C:/Users/Karina/Desktop/Õ»–/BM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2036 C:\Users\Karina\Desktop\Õ»–\BM\BM.xpr
# Log file: C:/Users/Karina/Desktop/Õ»–/BM/vivado.log
# Journal file: C:/Users/Karina/Desktop/Õ»–/BM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Karina/Desktop/Õ»–/BM/BM.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivivivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karina/Desktop/Õ»–/BM/BM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/alg_op_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM.srcs/sources_1/new/rDC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rDC_combinational
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM.srcs/sim_1/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivivivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2a3e1a2be6114b64bfe3b634d379980e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM.srcs/sources_1/new/main.sv" Line 1. Module main_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM.srcs/sources_1/new/Control.sv" Line 1. Module Control_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM.srcs/sources_1/new/rDC.sv" Line 3. Module rDC_combinational_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/alg_op_pkg.sv" Line 1. Module alg_op_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_default
Compiling module xil_defaultlib.rDC_combinational_default
Compiling module xil_defaultlib.main_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.alg_op_pkg
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:22:14 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:23:30 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  6 17:28:34 2026...
