$date
	Wed Jan 19 18:22:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module two_to_four_tb $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y0 $end
$var reg 1 % A0 $end
$var reg 1 & A1 $end
$var reg 1 ' enable $end
$scope module uut $end
$var wire 1 % A0 $end
$var wire 1 & A1 $end
$var wire 1 ( C0 $end
$var wire 1 ) C1 $end
$var wire 1 * C2 $end
$var wire 1 + C3 $end
$var wire 1 ' enable $end
$var reg 1 $ Y0 $end
$var reg 1 # Y1 $end
$var reg 1 " Y2 $end
$var reg 1 ! Y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
1'
0&
0%
1$
0#
0"
0!
$end
#20
0$
1#
0(
1)
1%
#30
0#
1"
1*
0)
1&
0%
#40
0"
1!
0*
1+
1%
#50
1$
0!
1(
0+
0&
0%
#60
