0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_4_1_bh_no_0013/mux_4_1_bh_no_0013.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_4_1_bh_no_0013/mux_4_1_bh_no_0013.srcs/sim_1/new/mux_4_1_bh_tb_no_0013.v,1708854141,verilog,,,,mux_4_1_bh_tb_no_0013,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_4_1_bh_no_0013/mux_4_1_bh_no_0013.srcs/sources_1/new/mux_4_1_bh_no_0013.v,1708854457,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_4_1_bh_no_0013/mux_4_1_bh_no_0013.srcs/sim_1/new/mux_4_1_bh_tb_no_0013.v,,mux_4_1_bh_no_0013,,,,,,,,
