Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 04:56:36 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tw1 pong_impl_1_map.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock vga_driver/vga_clock/lscc_pll_inst/clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "vga_driver/vga_clock/lscc_pll_inst/clk"
=======================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk|             Target |          83.333 ns |         12.000 MHz 
                                            | Actual (all paths) |          24.422 ns |         40.947 MHz 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock                  |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          37.024 ns |         27.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 9.82867%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |   83.333 ns |   58.911 ns |   15   |   24.422 ns |  40.947 MHz |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |    2.776 ns |   18   |   37.024 ns |  27.010 MHz |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_vsync/D                   |    2.777 ns 
vga_driver/v_count__i9/D                 |    5.329 ns 
vga_driver/v_count__i8/D                 |    5.329 ns 
vga_driver/v_count__i7/D                 |    5.329 ns 
vga_driver/v_count__i6/D                 |    5.329 ns 
vga_driver/v_count__i5/D                 |    5.329 ns 
vga_driver/v_count__i1/D                 |    5.329 ns 
vga_driver/v_count__i4/D                 |    5.329 ns 
vga_driver/v_count__i3/D                 |    5.329 ns 
vga_driver/v_count__i0/D                 |    5.329 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/h_count_388__i9/D             |    5.991 ns 
vga_driver/h_count_388__i1/D             |    5.991 ns 
vga_driver/h_count_388__i7/D             |    5.991 ns 
vga_driver/h_count_388__i8/D             |    5.991 ns 
vga_driver/h_count_388__i5/D             |    5.991 ns 
vga_driver/h_count_388__i6/D             |    5.991 ns 
vga_driver/h_count_388__i3/D             |    5.991 ns 
vga_driver/h_count_388__i4/D             |    5.991 ns 
vga_driver/h_count_388__i2/D             |    5.991 ns 
vga_driver/vga_hsync/D                   |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
player_two_up                           |                     input
player_one_up                           |                     input
player_two_down                         |                     input
enter                                   |                     input
player_one_down                         |                     input
r                                       |                    output
g                                       |                    output
b                                       |                    output
hsync                                   |                    output
vsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
timer_391__i1                           |                  No Clock
timer_391__i2                           |                  No Clock
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
pos_y_i9                                |                  No Clock
timer_391__i0                           |                  No Clock
timer_391__i5                           |                  No Clock
timer_391__i6                           |                  No Clock
pos_y_i5                                |                  No Clock
pos_y_i6                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       641
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i13/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 15
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 58.911 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          24.223
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             26.298

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n4494                                                     NET DELAY            2.075         7.960  1       
timer_clock_387_add_4_3/CI0->timer_clock_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n9557                                                     NET DELAY            0.000         8.238  1       
timer_clock_387_add_4_3/CI1->timer_clock_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n4496                                                     NET DELAY            2.075        10.591  1       
timer_clock_387_add_4_5/CI0->timer_clock_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n9560                                                     NET DELAY            0.000        10.869  1       
timer_clock_387_add_4_5/CI1->timer_clock_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n4498                                                     NET DELAY            2.075        13.222  1       
timer_clock_387_add_4_7/CI0->timer_clock_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n9563                                                     NET DELAY            0.000        13.500  1       
timer_clock_387_add_4_7/CI1->timer_clock_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n4500                                                     NET DELAY            2.075        15.853  1       
timer_clock_387_add_4_9/CI0->timer_clock_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n9566                                                     NET DELAY            0.000        16.131  1       
timer_clock_387_add_4_9/CI1->timer_clock_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n4502                                                     NET DELAY            2.075        18.484  1       
timer_clock_387_add_4_11/CI0->timer_clock_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n9569                                                     NET DELAY            0.000        18.762  1       
timer_clock_387_add_4_11/CI1->timer_clock_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n4504                                                     NET DELAY            2.075        21.115  1       
timer_clock_387_add_4_13/CI0->timer_clock_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n9572                                                     NET DELAY            0.000        21.393  1       
timer_clock_387_add_4_13/CI1->timer_clock_387_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.671  2       
n4506                                                     NET DELAY            2.075        23.746  1       
timer_clock_387_add_4_15/D0->timer_clock_387_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        24.223  1       
n62_2                                                     NET DELAY            2.075        26.298  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i12/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.264 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          21.870
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             23.945

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n4494                                                     NET DELAY            2.075         7.960  1       
timer_clock_387_add_4_3/CI0->timer_clock_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n9557                                                     NET DELAY            0.000         8.238  1       
timer_clock_387_add_4_3/CI1->timer_clock_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n4496                                                     NET DELAY            2.075        10.591  1       
timer_clock_387_add_4_5/CI0->timer_clock_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n9560                                                     NET DELAY            0.000        10.869  1       
timer_clock_387_add_4_5/CI1->timer_clock_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n4498                                                     NET DELAY            2.075        13.222  1       
timer_clock_387_add_4_7/CI0->timer_clock_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n9563                                                     NET DELAY            0.000        13.500  1       
timer_clock_387_add_4_7/CI1->timer_clock_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n4500                                                     NET DELAY            2.075        15.853  1       
timer_clock_387_add_4_9/CI0->timer_clock_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n9566                                                     NET DELAY            0.000        16.131  1       
timer_clock_387_add_4_9/CI1->timer_clock_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n4502                                                     NET DELAY            2.075        18.484  1       
timer_clock_387_add_4_11/CI0->timer_clock_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n9569                                                     NET DELAY            0.000        18.762  1       
timer_clock_387_add_4_11/CI1->timer_clock_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n4504                                                     NET DELAY            2.075        21.115  1       
timer_clock_387_add_4_13/CI0->timer_clock_387_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n9572                                                     NET DELAY            0.000        21.393  1       
timer_clock_387_add_4_13/D1->timer_clock_387_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.870  1       
n63                                                       NET DELAY            2.075        23.945  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i11/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 13
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.542 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          21.592
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             23.667

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n4494                                                     NET DELAY            2.075         7.960  1       
timer_clock_387_add_4_3/CI0->timer_clock_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n9557                                                     NET DELAY            0.000         8.238  1       
timer_clock_387_add_4_3/CI1->timer_clock_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n4496                                                     NET DELAY            2.075        10.591  1       
timer_clock_387_add_4_5/CI0->timer_clock_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n9560                                                     NET DELAY            0.000        10.869  1       
timer_clock_387_add_4_5/CI1->timer_clock_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n4498                                                     NET DELAY            2.075        13.222  1       
timer_clock_387_add_4_7/CI0->timer_clock_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n9563                                                     NET DELAY            0.000        13.500  1       
timer_clock_387_add_4_7/CI1->timer_clock_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n4500                                                     NET DELAY            2.075        15.853  1       
timer_clock_387_add_4_9/CI0->timer_clock_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n9566                                                     NET DELAY            0.000        16.131  1       
timer_clock_387_add_4_9/CI1->timer_clock_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n4502                                                     NET DELAY            2.075        18.484  1       
timer_clock_387_add_4_11/CI0->timer_clock_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n9569                                                     NET DELAY            0.000        18.762  1       
timer_clock_387_add_4_11/CI1->timer_clock_387_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n4504                                                     NET DELAY            2.075        21.115  1       
timer_clock_387_add_4_13/D0->timer_clock_387_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.592  1       
n64                                                       NET DELAY            2.075        23.667  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i10/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 12
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 63.895 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          19.239
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             21.314

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n4494                                                     NET DELAY            2.075         7.960  1       
timer_clock_387_add_4_3/CI0->timer_clock_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n9557                                                     NET DELAY            0.000         8.238  1       
timer_clock_387_add_4_3/CI1->timer_clock_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n4496                                                     NET DELAY            2.075        10.591  1       
timer_clock_387_add_4_5/CI0->timer_clock_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n9560                                                     NET DELAY            0.000        10.869  1       
timer_clock_387_add_4_5/CI1->timer_clock_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n4498                                                     NET DELAY            2.075        13.222  1       
timer_clock_387_add_4_7/CI0->timer_clock_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n9563                                                     NET DELAY            0.000        13.500  1       
timer_clock_387_add_4_7/CI1->timer_clock_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n4500                                                     NET DELAY            2.075        15.853  1       
timer_clock_387_add_4_9/CI0->timer_clock_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n9566                                                     NET DELAY            0.000        16.131  1       
timer_clock_387_add_4_9/CI1->timer_clock_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n4502                                                     NET DELAY            2.075        18.484  1       
timer_clock_387_add_4_11/CI0->timer_clock_387_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n9569                                                     NET DELAY            0.000        18.762  1       
timer_clock_387_add_4_11/D1->timer_clock_387_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        19.239  1       
n65                                                       NET DELAY            2.075        21.314  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i9/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.173 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          18.961
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             21.036

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n4494                                                     NET DELAY            2.075         7.960  1       
timer_clock_387_add_4_3/CI0->timer_clock_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n9557                                                     NET DELAY            0.000         8.238  1       
timer_clock_387_add_4_3/CI1->timer_clock_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n4496                                                     NET DELAY            2.075        10.591  1       
timer_clock_387_add_4_5/CI0->timer_clock_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n9560                                                     NET DELAY            0.000        10.869  1       
timer_clock_387_add_4_5/CI1->timer_clock_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n4498                                                     NET DELAY            2.075        13.222  1       
timer_clock_387_add_4_7/CI0->timer_clock_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n9563                                                     NET DELAY            0.000        13.500  1       
timer_clock_387_add_4_7/CI1->timer_clock_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n4500                                                     NET DELAY            2.075        15.853  1       
timer_clock_387_add_4_9/CI0->timer_clock_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n9566                                                     NET DELAY            0.000        16.131  1       
timer_clock_387_add_4_9/CI1->timer_clock_387_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n4502                                                     NET DELAY            2.075        18.484  1       
timer_clock_387_add_4_11/D0->timer_clock_387_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.961  1       
n66                                                       NET DELAY            2.075        21.036  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 10
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.526 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          16.608
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.683

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n4494                                                     NET DELAY            2.075         7.960  1       
timer_clock_387_add_4_3/CI0->timer_clock_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n9557                                                     NET DELAY            0.000         8.238  1       
timer_clock_387_add_4_3/CI1->timer_clock_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n4496                                                     NET DELAY            2.075        10.591  1       
timer_clock_387_add_4_5/CI0->timer_clock_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n9560                                                     NET DELAY            0.000        10.869  1       
timer_clock_387_add_4_5/CI1->timer_clock_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n4498                                                     NET DELAY            2.075        13.222  1       
timer_clock_387_add_4_7/CI0->timer_clock_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n9563                                                     NET DELAY            0.000        13.500  1       
timer_clock_387_add_4_7/CI1->timer_clock_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n4500                                                     NET DELAY            2.075        15.853  1       
timer_clock_387_add_4_9/CI0->timer_clock_387_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n9566                                                     NET DELAY            0.000        16.131  1       
timer_clock_387_add_4_9/D1->timer_clock_387_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.608  1       
n67_2                                                     NET DELAY            2.075        18.683  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 9
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.804 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          16.330
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.405

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n4494                                                     NET DELAY            2.075         7.960  1       
timer_clock_387_add_4_3/CI0->timer_clock_387_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n9557                                                     NET DELAY            0.000         8.238  1       
timer_clock_387_add_4_3/CI1->timer_clock_387_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n4496                                                     NET DELAY            2.075        10.591  1       
timer_clock_387_add_4_5/CI0->timer_clock_387_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n9560                                                     NET DELAY            0.000        10.869  1       
timer_clock_387_add_4_5/CI1->timer_clock_387_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n4498                                                     NET DELAY            2.075        13.222  1       
timer_clock_387_add_4_7/CI0->timer_clock_387_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n9563                                                     NET DELAY            0.000        13.500  1       
timer_clock_387_add_4_7/CI1->timer_clock_387_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n4500                                                     NET DELAY            2.075        15.853  1       
timer_clock_387_add_4_9/D0->timer_clock_387_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        16.330  1       
n68                                                       NET DELAY            2.075        18.405  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 6
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.908 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          16.226
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.301

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
i5282_4_lut/C->i5282_4_lut/Z              SLICE           C0_TO_F0_DELAY   0.477         6.018  1       
n7285                                                     NET DELAY        2.075         8.093  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.477         8.570  1       
n6674                                                     NET DELAY        2.075        10.645  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE           D0_TO_F0_DELAY   0.477        11.122  1       
n12_adj_991                                               NET DELAY        2.075        13.197  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.477        13.674  9       
n2660                                                     NET DELAY        2.075        15.749  1       
i1_2_lut_adj_88/B->i1_2_lut_adj_88/Z      SLICE           B0_TO_F0_DELAY   0.477        16.226  1       
n2407                                                     NET DELAY        2.075        18.301  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : {timer_clock_387__i1/SR   timer_clock_387__i2/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.156 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          13.647
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             15.722

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
i5282_4_lut/C->i5282_4_lut/Z              SLICE           C0_TO_F0_DELAY   0.477         6.018  1       
n7285                                                     NET DELAY        2.075         8.093  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.477         8.570  1       
n6674                                                     NET DELAY        2.075        10.645  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE           D0_TO_F0_DELAY   0.477        11.122  1       
n12_adj_991                                               NET DELAY        2.075        13.197  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.450        13.647  9       
n2660                                                     NET DELAY        2.075        15.722  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : {timer_clock_387__i3/SR   timer_clock_387__i4/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.156 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          13.647
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             15.722

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
i5282_4_lut/C->i5282_4_lut/Z              SLICE           C0_TO_F0_DELAY   0.477         6.018  1       
n7285                                                     NET DELAY        2.075         8.093  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.477         8.570  1       
n6674                                                     NET DELAY        2.075        10.645  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE           D0_TO_F0_DELAY   0.477        11.122  1       
n12_adj_991                                               NET DELAY        2.075        13.197  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.450        13.647  9       
n2660                                                     NET DELAY        2.075        15.722  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 18
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.776 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        36.825
------------------------------------------------------   ------
End-of-path arrival time( ns )                           41.125

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i23_4_lut/B->vga_driver/i23_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n12_adj_969                                    NET DELAY            2.075        33.469  1       
vga_driver/i5_4_lut/A->vga_driver/i5_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
vga_driver/n12                                            NET DELAY            2.075        36.021  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        36.498  1       
n5769                                                     NET DELAY            2.075        38.573  1       
i1450_4_lut/D->i1450_4_lut/Z              SLICE           D0_TO_F0_DELAY       0.477        39.050  1       
n2717                                                     NET DELAY            2.075        41.125  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.328 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        34.273
------------------------------------------------------   ------
End-of-path arrival time( ns )                           38.573

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n17                                            NET DELAY            2.075        33.469  1       
vga_driver/i2406_4_lut/A->vga_driver/i2406_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  10      
n2699                                                     NET DELAY            2.075        36.021  1       
i1433_2_lut/A->i1433_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        36.498  1       
n2700                                                     NET DELAY            2.075        38.573  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.328 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        34.273
------------------------------------------------------   ------
End-of-path arrival time( ns )                           38.573

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n17                                            NET DELAY            2.075        33.469  1       
vga_driver/i2406_4_lut/A->vga_driver/i2406_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  10      
n2699                                                     NET DELAY            2.075        36.021  1       
i1434_2_lut/A->i1434_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        36.498  1       
n2701                                                     NET DELAY            2.075        38.573  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.328 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        34.273
------------------------------------------------------   ------
End-of-path arrival time( ns )                           38.573

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n17                                            NET DELAY            2.075        33.469  1       
vga_driver/i2406_4_lut/A->vga_driver/i2406_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  10      
n2699                                                     NET DELAY            2.075        36.021  1       
i1441_2_lut/A->i1441_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        36.498  1       
n2708                                                     NET DELAY            2.075        38.573  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.328 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        34.273
------------------------------------------------------   ------
End-of-path arrival time( ns )                           38.573

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n17                                            NET DELAY            2.075        33.469  1       
vga_driver/i2406_4_lut/A->vga_driver/i2406_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  10      
n2699                                                     NET DELAY            2.075        36.021  1       
i1442_2_lut/A->i1442_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        36.498  1       
n2709                                                     NET DELAY            2.075        38.573  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.328 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        34.273
------------------------------------------------------   ------
End-of-path arrival time( ns )                           38.573

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n17                                            NET DELAY            2.075        33.469  1       
vga_driver/i2406_4_lut/A->vga_driver/i2406_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  10      
n2699                                                     NET DELAY            2.075        36.021  1       
i1443_2_lut/A->i1443_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        36.498  1       
n2710                                                     NET DELAY            2.075        38.573  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.328 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        34.273
------------------------------------------------------   ------
End-of-path arrival time( ns )                           38.573

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n17                                            NET DELAY            2.075        33.469  1       
vga_driver/i2406_4_lut/A->vga_driver/i2406_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  10      
n2699                                                     NET DELAY            2.075        36.021  1       
i1444_2_lut/A->i1444_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        36.498  1       
n2711                                                     NET DELAY            2.075        38.573  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.328 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        34.273
------------------------------------------------------   ------
End-of-path arrival time( ns )                           38.573

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n17                                            NET DELAY            2.075        33.469  1       
vga_driver/i2406_4_lut/A->vga_driver/i2406_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  10      
n2699                                                     NET DELAY            2.075        36.021  1       
i1445_2_lut/A->i1445_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        36.498  1       
n2712                                                     NET DELAY            2.075        38.573  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.328 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        34.273
------------------------------------------------------   ------
End-of-path arrival time( ns )                           38.573

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n17                                            NET DELAY            2.075        33.469  1       
vga_driver/i2406_4_lut/A->vga_driver/i2406_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  10      
n2699                                                     NET DELAY            2.075        36.021  1       
i1446_2_lut/A->i1446_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        36.498  1       
n2713                                                     NET DELAY            2.075        38.573  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 5.328 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        34.273
------------------------------------------------------   ------
End-of-path arrival time( ns )                           38.573

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  8       
h_count[3]                                                NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut/B->vga_driver/i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  2       
vga_driver/n7                                             NET DELAY            2.075        10.318  1       
vga_driver/i5284_4_lut/D->vga_driver/i5284_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        10.795  1       
vga_driver/n7287                                          NET DELAY            2.075        12.870  1       
vga_driver/i6109_4_lut/D->vga_driver/i6109_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        13.347  2       
vga_driver/vga_hsync_N_164                                NET DELAY            2.075        15.422  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        15.766  2       
vga_driver/n4547                                          NET DELAY            2.075        17.841  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.119  2       
vga_driver/n9608                                          NET DELAY            0.000        18.119  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.397  2       
vga_driver/n4549                                          NET DELAY            2.075        20.472  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.750  2       
vga_driver/n9611                                          NET DELAY            0.000        20.750  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.028  2       
vga_driver/n4551                                          NET DELAY            2.075        23.103  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.381  2       
vga_driver/n9614                                          NET DELAY            0.000        23.381  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.659  2       
vga_driver/n4553                                          NET DELAY            2.075        25.734  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.012  2       
vga_driver/n9617                                          NET DELAY            0.000        26.012  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.290  2       
vga_driver/n4555                                          NET DELAY            2.075        28.365  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  3       
vga_vsync_N_180[9]                                        NET DELAY            2.075        30.917  1       
vga_driver/i7_4_lut/C->vga_driver/i7_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        31.394  1       
vga_driver/n17                                            NET DELAY            2.075        33.469  1       
vga_driver/i2406_4_lut/A->vga_driver/i2406_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        33.946  10      
n2699                                                     NET DELAY            2.075        36.021  1       
i1447_2_lut/A->i1447_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        36.498  1       
n2714                                                     NET DELAY            2.075        38.573  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i0/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n75                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i1/Q
Path End         : timer_clock_387__i1/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i1/CK   timer_clock_387__i2/CK}->timer_clock_387__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[1]                                            NET DELAY        2.075         5.541  1       
timer_clock_387_add_4_3/C0->timer_clock_387_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n74                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i2/Q
Path End         : timer_clock_387__i2/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i1/CK   timer_clock_387__i2/CK}->timer_clock_387__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[2]                                            NET DELAY        2.075         5.541  1       
timer_clock_387_add_4_3/C1->timer_clock_387_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n73                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i3/Q
Path End         : timer_clock_387__i3/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i3/CK   timer_clock_387__i4/CK}->timer_clock_387__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[3]                                            NET DELAY        2.075         5.541  1       
timer_clock_387_add_4_5/C0->timer_clock_387_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n72                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i4/Q
Path End         : timer_clock_387__i4/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i3/CK   timer_clock_387__i4/CK}->timer_clock_387__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[4]                                            NET DELAY        2.075         5.541  1       
timer_clock_387_add_4_5/C1->timer_clock_387_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n71                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i5/Q
Path End         : timer_clock_387__i5/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i5/CK   timer_clock_387__i6/CK}->timer_clock_387__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[5]                                            NET DELAY        2.075         5.541  1       
timer_clock_387_add_4_7/C0->timer_clock_387_add_4_7/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n70                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i6/Q
Path End         : timer_clock_387__i6/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i5/CK   timer_clock_387__i6/CK}->timer_clock_387__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[6]                                            NET DELAY        2.075         5.541  1       
timer_clock_387_add_4_7/C1->timer_clock_387_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n69                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tick_c/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
tick_c/CK->tick_c/Q                       SLICE           CLK_TO_Q0_DELAY  1.391         3.466  5       
tick                                                      NET DELAY        2.075         5.541  1       
i1_2_lut_adj_88/A->i1_2_lut_adj_88/Z      SLICE           A0_TO_F0_DELAY   0.450         5.991  1       
n2407                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i7/Q
Path End         : timer_clock_387__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i7/CK   timer_clock_387__i8/CK}->timer_clock_387__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[7]                                            NET DELAY        2.075         5.541  1       
timer_clock_387_add_4_9/C0->timer_clock_387_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n68                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i8/Q
Path End         : timer_clock_387__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          5.991
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i7/CK   timer_clock_387__i8/CK}->timer_clock_387__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[8]                                            NET DELAY        2.075         5.541  1       
timer_clock_387_add_4_9/C1->timer_clock_387_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n67_2                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i0/Q
Path End         : vga_driver/h_count_388__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_388__i0/CK->vga_driver/h_count_388__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  8       
h_count[0]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_388_add_4_1/C1->vga_driver/h_count_388_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i1/Q
Path End         : vga_driver/h_count_388__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i1/CK   vga_driver/h_count_388__i2/CK}->vga_driver/h_count_388__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  7       
h_count[1]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_388_add_4_3/C0->vga_driver/h_count_388_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[1]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i2/Q
Path End         : vga_driver/h_count_388__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i1/CK   vga_driver/h_count_388__i2/CK}->vga_driver/h_count_388__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  9       
h_count[2]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_388_add_4_3/C1->vga_driver/h_count_388_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[2]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/h_count_388__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  8       
h_count[3]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_388_add_4_5/C0->vga_driver/h_count_388_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[3]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i4/Q
Path End         : vga_driver/h_count_388__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  6       
vga_driver/h_count[4]                                     NET DELAY        2.075         7.766  1       
vga_driver/h_count_388_add_4_5/C1->vga_driver/h_count_388_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[4]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i0/Q
Path End         : vga_driver/vga_hsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_388__i0/CK->vga_driver/h_count_388__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  8       
h_count[0]                                                NET DELAY        2.075         7.766  1       
i1468_4_lut/C->i1468_4_lut/Z              SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
n2735                                                     NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i5/Q
Path End         : vga_driver/h_count_388__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  7       
vga_driver/h_count[5]                                     NET DELAY        2.075         7.766  1       
vga_driver/h_count_388_add_4_7/C0->vga_driver/h_count_388_add_4_7/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[5]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/h_count_388__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  7       
vga_driver/h_count[6]                                     NET DELAY        2.075         7.766  1       
vga_driver/h_count_388_add_4_7/C1->vga_driver/h_count_388_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[6]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i7/Q
Path End         : vga_driver/h_count_388__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i7/CK   vga_driver/h_count_388__i8/CK}->vga_driver/h_count_388__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY        2.075         7.766  1       
vga_driver/h_count_388_add_4_9/C0->vga_driver/h_count_388_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[7]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i8/Q
Path End         : vga_driver/h_count_388__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i7/CK   vga_driver/h_count_388__i8/CK}->vga_driver/h_count_388__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  6       
vga_driver/h_count[8]                                     NET DELAY        2.075         7.766  1       
vga_driver/h_count_388_add_4_9/C1->vga_driver/h_count_388_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[8]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

