
*** Running vivado
    with args -log squared.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source squared.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source squared.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.102 ; gain = 87.992 ; free physical = 447143 ; free virtual = 993703
Command: synth_design -top squared -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 784047
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/HLS/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2086.625 ; gain = 376.707 ; free physical = 446662 ; free virtual = 993221
Synthesis current peak Physical Memory [PSS] (MB): peak = 1433.216; parent = 1260.437; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3077.484; parent = 2086.629; children = 990.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'squared' [/home/kawada/squared/squared.srcs/sources_1/imports/squared/squared.v:3]
INFO: [Synth 8-6155] done synthesizing module 'squared' (0#1) [/home/kawada/squared/squared.srcs/sources_1/imports/squared/squared.v:3]
WARNING: [Synth 8-7129] Port is_last_in in module squared is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2153.594 ; gain = 443.676 ; free physical = 446747 ; free virtual = 993308
Synthesis current peak Physical Memory [PSS] (MB): peak = 1433.216; parent = 1260.437; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.453; parent = 2153.598; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2171.406 ; gain = 461.488 ; free physical = 446742 ; free virtual = 993302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1433.216; parent = 1260.437; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.266; parent = 2171.410; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.410 ; gain = 463.492 ; free physical = 446742 ; free virtual = 993302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1433.216; parent = 1260.437; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3164.270; parent = 2173.414; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.316 ; gain = 472.398 ; free physical = 446738 ; free virtual = 993299
Synthesis current peak Physical Memory [PSS] (MB): peak = 1433.216; parent = 1260.437; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.176; parent = 2182.320; children = 990.855
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP multiplied, operation Mode is: A*B.
DSP Report: operator multiplied is absorbed into DSP multiplied.
WARNING: [Synth 8-7129] Port is_last_in in module squared is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2438.535 ; gain = 728.617 ; free physical = 446376 ; free virtual = 992940
Synthesis current peak Physical Memory [PSS] (MB): peak = 1796.155; parent = 1623.479; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3429.395; parent = 2438.539; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|squared     | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2448.441 ; gain = 738.523 ; free physical = 446371 ; free virtual = 992935
Synthesis current peak Physical Memory [PSS] (MB): peak = 1799.065; parent = 1626.389; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3439.301; parent = 2448.445; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2448.441 ; gain = 738.523 ; free physical = 446365 ; free virtual = 992929
Synthesis current peak Physical Memory [PSS] (MB): peak = 1799.712; parent = 1627.035; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3439.301; parent = 2448.445; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2451.410 ; gain = 741.492 ; free physical = 446362 ; free virtual = 992926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1799.899; parent = 1627.223; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3442.270; parent = 2451.414; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2451.410 ; gain = 741.492 ; free physical = 446362 ; free virtual = 992926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1799.915; parent = 1627.238; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3442.270; parent = 2451.414; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2451.410 ; gain = 741.492 ; free physical = 446362 ; free virtual = 992926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1799.973; parent = 1627.296; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3442.270; parent = 2451.414; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2451.410 ; gain = 741.492 ; free physical = 446362 ; free virtual = 992926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1800.051; parent = 1627.374; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3442.270; parent = 2451.414; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2451.410 ; gain = 741.492 ; free physical = 446362 ; free virtual = 992926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1800.051; parent = 1627.374; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3442.270; parent = 2451.414; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2451.410 ; gain = 741.492 ; free physical = 446362 ; free virtual = 992926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1800.066; parent = 1627.390; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3442.270; parent = 2451.414; children = 990.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|squared     | (A*B)'      | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     1|
|3     |LUT1    |     1|
|4     |LUT2    |    28|
|5     |FDCE    |    21|
|6     |IBUF    |    35|
|7     |OBUF    |    48|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   135|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2451.410 ; gain = 741.492 ; free physical = 446362 ; free virtual = 992926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1800.192; parent = 1627.522; children = 172.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3442.270; parent = 2451.414; children = 990.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2451.410 ; gain = 741.492 ; free physical = 446373 ; free virtual = 992937
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2451.418 ; gain = 741.492 ; free physical = 446373 ; free virtual = 992937
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.316 ; gain = 0.000 ; free physical = 446463 ; free virtual = 993027
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2574.871 ; gain = 0.000 ; free physical = 446359 ; free virtual = 992923
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2aac7813
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2574.871 ; gain = 890.770 ; free physical = 446569 ; free virtual = 993132
INFO: [Common 17-1381] The checkpoint '/home/kawada/squared/squared.runs/synth_1/squared.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file squared_utilization_synth.rpt -pb squared_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 31 00:10:59 2023...