以"Hello"字符检测为例


## 状态转移图
![](2022-10-17-18-36-56.png)

一般状态机为了方便编码都是设置为二进制；但若状态转移是按顺序进行转移的话，我们可以使用格雷码，因为两相邻状态之间只变化1bit，这样可以节约功耗；若想提升速度，可以使用独热吗编码，因为每次仅需判断一位，这是用寄存器资源换组合逻辑资源，以达到更高的速度


以独热码方式进行编码，A、B、C、D、E代表检测'Hello'序列的五种状态
``` verilog
    localparam
    H_check  = 5'b0_0001,
    e_check  = 5'b0_0010,
    la_check = 5'b0_0100,
    lb_check = 5'b0_1000,
    o_check  = 5'b1_0000;
```

## 一段式状态机设计
### 一段式状态机
只有一个always block，把所有的逻辑（输入、输出、状态）都在一个always block的时序逻辑中实现。好处是写法简洁，输出由寄存器输出，无毛刺，坏处是该方式会产生多余的触发器，并且组合逻辑与时序逻辑混合，不利于综合优化，时序性能差。

#### 电路图
![](2022-10-17-19-24-10.png)

#### 代码部分
``` verilog
always @(posedge clk or negedge Rst_n) begin
        if (!Rst_n) begin
            state <= 5'd1;
			led <= 1'b1;
            
        end
        else begin
            case (state)
                H_check:
                if (data_in == "H")
                    state <= e_check;
                else
                    state <= H_check;
                e_check:
                if (data_in == "e")
                        state <= la_check;
                else
                        state <= H_check;
                la_check:
                if (data_in == "l")
                        state <= lb_check;
                else
                        state <= H_check;
                lb_check:
                if (data_in == "l")
                        state <= o_check;
                else
                        state <= H_check;
                o_check:
                begin
                    state <= H_check;
                    if(data_in == "o")
                    led <= ~led;
                    else
                    led <= led;
                end
                default:state <= H_check;
            endcase
            
        end
    end 
``` 
### 功能仿真部分
![](2022-10-17-19-04-36.png)

当检测到'Hello'序列时led状态翻转


## 两段式状态机
### 两段式
一个always块采用同步时序逻辑描述状态转移，另外一个always块采用组合逻辑判断状态转移条件，描述状态转移规律。

### 电路图
![](2022-10-19-09-32-36.png)

### 代码块
``` verilog

// Hello check by two_stages
module two_stages (clk,
                   Rst_n,
                   data_in,
                   led);
    input clk;//50M时钟
    input Rst_n;//复位信号，低电平有效
    input [7:0]data_in;//数据输入
    output reg led;
    //独热码本地状态机声明
    localparam
    H_check = 5'b0_0001,
    e_check = 5'b0_0010,
    la_check = 5'b0_0100,
    lb_check = 5'b0_1000,
    o_check = 5'b1_0000;
    
    
    reg[4:0] state,next_state;
    //two_stages
    //时序描述块
    always @(posedge clk or negedge Rst_n) begin
        if (!Rst_n) begin
            state <= H_check;
            
        end
        else
            state <= next_state;
        
    end
    //组合逻辑输出块
    always@(*)begin
	 led  = 1'b1;
        case (state)
            H_check:
            if (data_in == "H")
                next_state = e_check;
            else
                next_state = H_check;
            
            e_check:
            if (data_in == "e")
                next_state = la_check;
            else
                next_state = H_check;
            
            la_check:
            if (data_in == "l")
                next_state = lb_check;
            else
                next_state = H_check;
            
            lb_check:
            if (data_in == "l")
                next_state = o_check;
            else
                next_state = H_check;
            
            o_check:
            begin
            next_state = H_check;
            if (data_in == "o")
                led = ~led;
            else
                led = led;
            end
            
            default: next_state = H_check;
            
            
        endcase
    end
    
    
endmodule

```
### 功能仿真
![](2022-10-18-22-06-40.png)



## 三段式状态机

### 电路图
![](2022-10-19-09-30-34.png)

### 代码块
``` verilog

// Hello check by two_stages
module two_stages (clk,
                   Rst_n,
                   data_in,
                   led);
    input clk;//50MHz时钟
    input Rst_n;//复位信号低电平有效
    input [7:0]data_in;//
    output reg led;
    //状态本地声明
    localparam
    H_check = 5'b0_0001,
    e_check = 5'b0_0010,
    la_check = 5'b0_0100,
    lb_check = 5'b0_1000,
    o_check = 5'b1_0000;
    
    
    reg[4:0] state,next_state;
    //三段式状态机
    //同步状态跳转
    always @(posedge clk or negedge Rst_n) begin
        if (!Rst_n) begin
            state <= H_check;
            
        end
        else
            state <= next_state;
        
    end
    //组合逻辑
    always@(*)begin
        case (state)
            H_check:
            if (data_in == "H")
                next_state = e_check;
            else
                next_state = H_check;
            
            e_check:
            if (data_in == "e")
                next_state = la_check;
            else
                next_state = H_check;
            
            la_check:
            if (data_in == "l")
                next_state = lb_check;
            else
                next_state = H_check;
            
            lb_check:
            if (data_in == "l")
                next_state = o_check;
            else
                next_state = H_check;
            
            o_check:
            begin
                next_state = H_check;
            end
            
            default: next_state = H_check;
            
            
        endcase
    end
    
    //同步输出
    always @(posedge clk or negedge Rst_n) begin
        if (!Rst_n)
        led <= 1'b0;
        else if ((next_state == o_check)) begin
        led <= ~led;
            
            
        end
        
    end
    
    
endmodule

```
### 功能仿真

![](2022-10-19-09-29-34.png)

