<profile>

<section name = "Vitis HLS Report for 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5'" level="0">
<item name = "Date">Tue Jul  9 12:48:41 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">mmult</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.614 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1026, 1026, 10.260 us, 10.260 us, 1026, 1026, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_96_4_VITIS_LOOP_97_5">1024, 1024, 1, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 99, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 25, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_fu_185_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln96_1_fu_129_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln96_fu_141_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln97_fu_205_p2">+, 0, 0, 13, 6, 1</column>
<column name="ap_condition_187">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln96_fu_123_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="icmp_ln97_fu_147_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="select_ln96_1_fu_161_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln96_fu_153_p3">select, 0, 0, 6, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_STREAM_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_indvar_flatten6_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 6, 12</column>
<column name="i_fu_66">9, 2, 6, 12</column>
<column name="indvar_flatten6_fu_70">9, 2, 11, 22</column>
<column name="j_fu_62">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_66">6, 0, 6, 0</column>
<column name="indvar_flatten6_fu_70">11, 0, 11, 0</column>
<column name="j_fu_62">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5, return value</column>
<column name="INPUT_STREAM_TVALID">in, 1, axis, INPUT_STREAM_V_data_V, pointer</column>
<column name="INPUT_STREAM_TDATA">in, 32, axis, INPUT_STREAM_V_data_V, pointer</column>
<column name="b_address0">out, 10, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_we0">out, 1, ap_memory, b, array</column>
<column name="b_d0">out, 32, ap_memory, b, array</column>
<column name="INPUT_STREAM_TREADY">out, 1, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TDEST">in, 5, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TKEEP">in, 4, axis, INPUT_STREAM_V_keep_V, pointer</column>
<column name="INPUT_STREAM_TSTRB">in, 4, axis, INPUT_STREAM_V_strb_V, pointer</column>
<column name="INPUT_STREAM_TUSER">in, 4, axis, INPUT_STREAM_V_user_V, pointer</column>
<column name="INPUT_STREAM_TLAST">in, 1, axis, INPUT_STREAM_V_last_V, pointer</column>
<column name="INPUT_STREAM_TID">in, 5, axis, INPUT_STREAM_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
