var g_data = {"14":{"st":"inst","pa":0,"n":"/top/DUT/assertions","l":"Verilog","sn":19,"du":{"n":"work.checker_file","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":11,"b":1},{"n":"assertions","s":14,"z":1}],"loc":{"cp":100.00,"data":{"d":[14,14,1],"a":[15,15,1]}}},"11":{"st":"inst","pa":0,"n":"/top/DUT","l":"Verilog","sn":20,"du":{"n":"work.sdram_top","s":5,"b":0},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":11,"z":1}],"children":[{"n":"assertions","id":14,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[14,14],"a":[15,15]}}},"9":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":20,"du":{"n":"work.top","s":4,"b":0},"bc":[{"n":"top","s":9,"z":1}],"children":[{"n":"DUT","id":11,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[14,14],"a":[15,15]}}},"15":{"st":"inst","pa":0,"n":"/sdram_pkg","l":"SystemVerilog","sn":2,"du":{"n":"work.sdram_pkg","s":2,"b":1},"bc":[{"n":"sdram_pkg","s":15,"z":1}],"loc":{"cp":0.00,"data":{"gb":[6,0,1],"cvpc":[3,1],"g":[1,0.00,1]}}},"8":{"st":"du","pa":0,"n":"work.checker_file","l":"Verilog","sn":24,"one_inst":14,"loc":{"cp":100.00,"data":{"d":[14,14,1],"a":[15,15,1]}}},"2":{"st":"du","pa":0,"n":"work.sdram_pkg","l":"SystemVerilog","sn":2,"one_inst":15,"loc":{"cp":0.00,"data":{"gb":[6,0,1],"cvpc":[3,1],"g":[1,0.00,1]}}}};
processSummaryData(g_data);