[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/vga_controller.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/vga_controller.v
%3Cclass%3E=100
%3Cbasename%3E=vga_controller
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_14m, video, color_line, screen_mode, hbl, vbl, vga_hs, vga_vs, vga_hbl, vga_vbl, vga_r, vga_g, vga_b
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
basis_b\category=106
basis_b\port=0
basis_b\alias=basis_b
basis_b\type\Subtype\mark1=vga_controller::basis_color
basis_b\type\Subtype\mark2=vga_controller::basis_color
basis_color\category=119
basis_color\port=0
basis_color\alias=basis_color
basis_color\type\Type\entry=vga_controller::basis_color
basis_color\type\Type\tclass=301
basis_color\type\Type\name=
basis_color\type\Type\subtype\Subtype\mark1=ieee::unsigned
basis_color\type\Type\subtype\Subtype\mark2=ieee::unsigned
basis_color\type\Type\subtype\Subtype\constraint\0\Range\dir=false
basis_color\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=7
basis_color\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
basis_color\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
basis_color\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
basis_color\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
basis_color\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
basis_color\type\Type\constraint\0\Range\dir=true
basis_color\type\Type\constraint\0\Range\left\Constant\value=0
basis_color\type\Type\constraint\0\Range\left\Constant\units=
basis_color\type\Type\constraint\0\Range\left\Constant\typeClass=304
basis_color\type\Type\constraint\0\Range\right\Constant\value=3
basis_color\type\Type\constraint\0\Range\right\Constant\units=
basis_color\type\Type\constraint\0\Range\right\Constant\typeClass=304
basis_g\category=106
basis_g\port=0
basis_g\alias=basis_g
basis_g\type\Subtype\mark1=vga_controller::basis_color
basis_g\type\Subtype\mark2=vga_controller::basis_color
basis_r\category=106
basis_r\port=0
basis_r\alias=basis_r
basis_r\type\Subtype\mark1=vga_controller::basis_color
basis_r\type\Subtype\mark2=vga_controller::basis_color
clk_14m\category=117
clk_14m\port=1
clk_14m\alias=CLK_14M
clk_14m\type\Subtype\mark1=ieee::std_logic
clk_14m\type\Subtype\mark2=ieee::std_logic
color_line\category=117
color_line\port=1
color_line\alias=COLOR_LINE
color_line\type\Subtype\mark1=ieee::std_logic
color_line\type\Subtype\mark2=ieee::std_logic
de_delayed\category=117
de_delayed\port=0
de_delayed\alias=de_delayed
de_delayed\type\Subtype\mark1=ieee::std_logic_vector
de_delayed\type\Subtype\mark2=ieee::std_logic_vector
de_delayed\type\Subtype\constraint\0\Range\dir=false
de_delayed\type\Subtype\constraint\0\Range\left\Constant\value=17
de_delayed\type\Subtype\constraint\0\Range\left\Constant\units=
de_delayed\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
de_delayed\type\Subtype\constraint\0\Range\right\Constant\value=0
de_delayed\type\Subtype\constraint\0\Range\right\Constant\units=
de_delayed\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
hbl\category=117
hbl\port=1
hbl\alias=HBL
hbl\type\Subtype\mark1=ieee::std_logic
hbl\type\Subtype\mark2=ieee::std_logic
hcount\category=117
hcount\port=0
hcount\alias=hcount
hcount\type\Subtype\mark1=ieee::unsigned
hcount\type\Subtype\mark2=ieee::unsigned
hcount\type\Subtype\constraint\0\Range\dir=false
hcount\type\Subtype\constraint\0\Range\left\Constant\value=10
hcount\type\Subtype\constraint\0\Range\left\Constant\units=
hcount\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
hcount\type\Subtype\constraint\0\Range\right\Constant\value=0
hcount\type\Subtype\constraint\0\Range\right\Constant\units=
hcount\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
last_hbl\category=117
last_hbl\port=0
last_hbl\alias=last_hbl
last_hbl\type\Subtype\mark1=ieee::std_logic
last_hbl\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=rtl
screen_mode\category=117
screen_mode\port=1
screen_mode\alias=SCREEN_MODE
screen_mode\type\Subtype\mark1=ieee::std_logic_vector
screen_mode\type\Subtype\mark2=ieee::std_logic_vector
screen_mode\type\Subtype\constraint\0\Range\dir=false
screen_mode\type\Subtype\constraint\0\Range\left\Constant\value=1
screen_mode\type\Subtype\constraint\0\Range\left\Constant\units=
screen_mode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
screen_mode\type\Subtype\constraint\0\Range\right\Constant\value=0
screen_mode\type\Subtype\constraint\0\Range\right\Constant\units=
screen_mode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
shift_reg\category=117
shift_reg\port=0
shift_reg\alias=shift_reg
shift_reg\type\Subtype\mark1=ieee::unsigned
shift_reg\type\Subtype\mark2=ieee::unsigned
shift_reg\type\Subtype\constraint\0\Range\dir=false
shift_reg\type\Subtype\constraint\0\Range\left\Constant\value=5
shift_reg\type\Subtype\constraint\0\Range\left\Constant\units=
shift_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
shift_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
shift_reg\type\Subtype\constraint\0\Range\right\Constant\units=
shift_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
vbl\category=117
vbl\port=1
vbl\alias=VBL
vbl\type\Subtype\mark1=ieee::std_logic
vbl\type\Subtype\mark2=ieee::std_logic
vbl_delayed\category=117
vbl_delayed\port=0
vbl_delayed\alias=vbl_delayed
vbl_delayed\type\Subtype\mark1=ieee::std_logic
vbl_delayed\type\Subtype\mark2=ieee::std_logic
vbl_to_vsync\category=106
vbl_to_vsync\port=0
vbl_to_vsync\alias=VBL_TO_VSYNC
vbl_to_vsync\type\Subtype\mark1=ieee::integer
vbl_to_vsync\type\Subtype\mark2=ieee::integer
vbl_to_vsync\init\Constant\value=33
vbl_to_vsync\init\Constant\units=
vbl_to_vsync\init\Constant\typeClass=304
vcount\category=117
vcount\port=0
vcount\alias=vcount
vcount\type\Subtype\mark1=ieee::unsigned
vcount\type\Subtype\mark2=ieee::unsigned
vcount\type\Subtype\constraint\0\Range\dir=false
vcount\type\Subtype\constraint\0\Range\left\Constant\value=5
vcount\type\Subtype\constraint\0\Range\left\Constant\units=
vcount\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
vcount\type\Subtype\constraint\0\Range\right\Constant\value=0
vcount\type\Subtype\constraint\0\Range\right\Constant\units=
vcount\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
vga_active\category=106
vga_active\port=0
vga_active\alias=VGA_ACTIVE
vga_active\type\Subtype\mark1=ieee::integer
vga_active\type\Subtype\mark2=ieee::integer
vga_active\init\Binop\op=411
vga_active\init\Binop\left\Constant\value=282
vga_active\init\Binop\left\Constant\units=
vga_active\init\Binop\left\Constant\typeClass=304
vga_active\init\Binop\right\Constant\value=2
vga_active\init\Binop\right\Constant\units=
vga_active\init\Binop\right\Constant\typeClass=304
vga_b\category=117
vga_b\port=2
vga_b\alias=VGA_B
vga_b\type\Subtype\mark1=ieee::unsigned
vga_b\type\Subtype\mark2=ieee::unsigned
vga_b\type\Subtype\constraint\0\Range\dir=false
vga_b\type\Subtype\constraint\0\Range\left\Constant\value=7
vga_b\type\Subtype\constraint\0\Range\left\Constant\units=
vga_b\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
vga_b\type\Subtype\constraint\0\Range\right\Constant\value=0
vga_b\type\Subtype\constraint\0\Range\right\Constant\units=
vga_b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
vga_controller\category=100
vga_controller\port=0
vga_controller\alias=vga_controller
vga_front_porch\category=106
vga_front_porch\port=0
vga_front_porch\alias=VGA_FRONT_PORCH
vga_front_porch\type\Subtype\mark1=ieee::integer
vga_front_porch\type\Subtype\mark2=ieee::integer
vga_front_porch\init\Constant\value=130
vga_front_porch\init\Constant\units=
vga_front_porch\init\Constant\typeClass=304
vga_g\category=117
vga_g\port=2
vga_g\alias=VGA_G
vga_g\type\Subtype\mark1=ieee::unsigned
vga_g\type\Subtype\mark2=ieee::unsigned
vga_g\type\Subtype\constraint\0\Range\dir=false
vga_g\type\Subtype\constraint\0\Range\left\Constant\value=7
vga_g\type\Subtype\constraint\0\Range\left\Constant\units=
vga_g\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
vga_g\type\Subtype\constraint\0\Range\right\Constant\value=0
vga_g\type\Subtype\constraint\0\Range\right\Constant\units=
vga_g\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
vga_hbl\category=117
vga_hbl\port=2
vga_hbl\alias=VGA_HBL
vga_hbl\type\Subtype\mark1=ieee::std_logic
vga_hbl\type\Subtype\mark2=ieee::std_logic
vga_hs\category=117
vga_hs\port=2
vga_hs\alias=VGA_HS
vga_hs\type\Subtype\mark1=ieee::std_logic
vga_hs\type\Subtype\mark2=ieee::std_logic
vga_hsync\category=106
vga_hsync\port=0
vga_hsync\alias=VGA_HSYNC
vga_hsync\type\Subtype\mark1=ieee::integer
vga_hsync\type\Subtype\mark2=ieee::integer
vga_hsync\init\Constant\value=68
vga_hsync\init\Constant\units=
vga_hsync\init\Constant\typeClass=304
vga_r\category=117
vga_r\port=2
vga_r\alias=VGA_R
vga_r\type\Subtype\mark1=ieee::unsigned
vga_r\type\Subtype\mark2=ieee::unsigned
vga_r\type\Subtype\constraint\0\Range\dir=false
vga_r\type\Subtype\constraint\0\Range\left\Constant\value=7
vga_r\type\Subtype\constraint\0\Range\left\Constant\units=
vga_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
vga_r\type\Subtype\constraint\0\Range\right\Constant\value=0
vga_r\type\Subtype\constraint\0\Range\right\Constant\units=
vga_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
vga_vbl\category=117
vga_vbl\port=2
vga_vbl\alias=VGA_VBL
vga_vbl\type\Subtype\mark1=ieee::std_logic
vga_vbl\type\Subtype\mark2=ieee::std_logic
vga_vs\category=117
vga_vs\port=2
vga_vs\alias=VGA_VS
vga_vs\type\Subtype\mark1=ieee::std_logic
vga_vs\type\Subtype\mark2=ieee::std_logic
vga_vsync_lines\category=106
vga_vsync_lines\port=0
vga_vsync_lines\alias=VGA_VSYNC_LINES
vga_vsync_lines\type\Subtype\mark1=ieee::integer
vga_vsync_lines\type\Subtype\mark2=ieee::integer
vga_vsync_lines\init\Constant\value=3
vga_vsync_lines\init\Constant\units=
vga_vsync_lines\init\Constant\typeClass=304
video\category=117
video\port=1
video\alias=VIDEO
video\type\Subtype\mark1=ieee::std_logic
video\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
