Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Dec  5 20:21:01 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    963         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (983)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1930)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (983)
--------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1930)
---------------------------------------------------
 There are 1930 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.198        0.000                      0                  116        0.156        0.000                      0                  116        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.198        0.000                      0                  116        0.156        0.000                      0                  116        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.483ns (24.536%)  route 4.561ns (75.464%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    vga/clk_IBUF_BUFG
    SLICE_X36Y21         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=112, routed)         2.759     8.287    at/rom/addr_reg_reg_i_187_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.411 r  at/rom/addr_reg_reg_i_389/O
                         net (fo=1, routed)           0.000     8.411    at/rom/addr_reg_reg_i_389_n_0
    SLICE_X47Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     8.656 r  at/rom/addr_reg_reg_i_178/O
                         net (fo=1, routed)           0.000     8.656    at/rom/addr_reg_reg_i_178_n_0
    SLICE_X47Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     8.760 r  at/rom/addr_reg_reg_i_73/O
                         net (fo=1, routed)           0.991     9.751    at/rom/addr_reg_reg_i_73_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I1_O)        0.316    10.067 r  at/rom/addr_reg_reg_i_21/O
                         net (fo=1, routed)           0.000    10.067    at/rom/addr_reg_reg_i_21_n_0
    SLICE_X44Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    10.305 r  at/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.811    11.116    at/rom/sel[4]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.489    14.830    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.740    14.314    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.456ns (24.120%)  route 4.580ns (75.880%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    vga/clk_IBUF_BUFG
    SLICE_X36Y21         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=112, routed)         2.511     8.040    at/rom/addr_reg_reg_i_140_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.164 r  at/rom/addr_reg_reg_i_197/O
                         net (fo=1, routed)           0.000     8.164    at/rom/addr_reg_reg_i_197_n_0
    SLICE_X50Y2          MUXF7 (Prop_muxf7_I1_O)      0.247     8.411 r  at/rom/addr_reg_reg_i_82/O
                         net (fo=1, routed)           0.000     8.411    at/rom/addr_reg_reg_i_82_n_0
    SLICE_X50Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     8.509 r  at/rom/addr_reg_reg_i_24/O
                         net (fo=1, routed)           1.206     9.715    at/rom/addr_reg_reg_i_24_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I1_O)        0.319    10.034 r  at/rom/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.000    10.034    at/rom/addr_reg_reg_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    10.246 r  at/rom/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.863    11.109    at/rom/sel[10]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.489    14.830    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.313    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 1.457ns (24.372%)  route 4.521ns (75.628%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    vga/clk_IBUF_BUFG
    SLICE_X36Y21         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=112, routed)         2.523     8.051    at/rom/addr_reg_reg_i_187_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  at/rom/addr_reg_reg_i_325/O
                         net (fo=1, routed)           0.000     8.175    at/rom/addr_reg_reg_i_325_n_0
    SLICE_X45Y2          MUXF7 (Prop_muxf7_I1_O)      0.245     8.420 r  at/rom/addr_reg_reg_i_146/O
                         net (fo=1, routed)           0.000     8.420    at/rom/addr_reg_reg_i_146_n_0
    SLICE_X45Y2          MUXF8 (Prop_muxf8_I0_O)      0.104     8.524 r  at/rom/addr_reg_reg_i_57/O
                         net (fo=1, routed)           1.167     9.691    at/rom/addr_reg_reg_i_57_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.316    10.007 r  at/rom/addr_reg_reg_i_17/O
                         net (fo=1, routed)           0.000    10.007    at/rom/addr_reg_reg_i_17_n_0
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.219 r  at/rom/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.831    11.050    at/rom/sel[6]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.489    14.830    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.313    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 1.448ns (24.532%)  route 4.454ns (75.468%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     5.069    vga/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  vga/h_count_reg_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  vga/h_count_reg_reg[3]_rep/Q
                         net (fo=116, routed)         2.287     7.813    at/rom/addr_reg_reg_i_130_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.937 r  at/rom/addr_reg_reg_i_371/O
                         net (fo=1, routed)           0.000     7.937    at/rom/addr_reg_reg_i_371_n_0
    SLICE_X34Y3          MUXF7 (Prop_muxf7_I1_O)      0.214     8.151 r  at/rom/addr_reg_reg_i_169/O
                         net (fo=1, routed)           0.000     8.151    at/rom/addr_reg_reg_i_169_n_0
    SLICE_X34Y3          MUXF8 (Prop_muxf8_I1_O)      0.088     8.239 r  at/rom/addr_reg_reg_i_68/O
                         net (fo=1, routed)           1.300     9.538    at/rom/addr_reg_reg_i_68_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I0_O)        0.319     9.857 r  at/rom/addr_reg_reg_i_20/O
                         net (fo=1, routed)           0.000     9.857    at/rom/addr_reg_reg_i_20_n_0
    SLICE_X42Y10         MUXF7 (Prop_muxf7_I1_O)      0.247    10.104 r  at/rom/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.867    10.972    at/rom/sel[5]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.489    14.830    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.740    14.314    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.419ns (24.231%)  route 4.437ns (75.769%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    vga/clk_IBUF_BUFG
    SLICE_X36Y21         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=112, routed)         2.389     7.917    at/rom/addr_reg_reg_i_140_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.041 r  at/rom/addr_reg_reg_i_295/O
                         net (fo=1, routed)           0.000     8.041    at/rom/addr_reg_reg_i_295_n_0
    SLICE_X49Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     8.258 r  at/rom/addr_reg_reg_i_131/O
                         net (fo=1, routed)           0.000     8.258    at/rom/addr_reg_reg_i_131_n_0
    SLICE_X49Y8          MUXF8 (Prop_muxf8_I1_O)      0.094     8.352 r  at/rom/addr_reg_reg_i_49/O
                         net (fo=1, routed)           1.207     9.559    at/rom/addr_reg_reg_i_49_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.316     9.875 r  at/rom/addr_reg_reg_i_15/O
                         net (fo=1, routed)           0.000     9.875    at/rom/addr_reg_reg_i_15_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.087 r  at/rom/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.841    10.928    at/rom/sel[7]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.489    14.830    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    14.313    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.416ns (24.208%)  route 4.433ns (75.792%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    vga/clk_IBUF_BUFG
    SLICE_X36Y21         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=112, routed)         2.659     8.188    at/rom/addr_reg_reg_i_140_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.312 r  at/rom/addr_reg_reg_i_263/O
                         net (fo=1, routed)           0.000     8.312    at/rom/addr_reg_reg_i_263_n_0
    SLICE_X51Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.529 r  at/rom/addr_reg_reg_i_115/O
                         net (fo=1, routed)           0.000     8.529    at/rom/addr_reg_reg_i_115_n_0
    SLICE_X51Y2          MUXF8 (Prop_muxf8_I1_O)      0.094     8.623 r  at/rom/addr_reg_reg_i_41/O
                         net (fo=1, routed)           1.036     9.659    at/rom/addr_reg_reg_i_41_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I1_O)        0.316     9.975 r  at/rom/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.000     9.975    at/rom/addr_reg_reg_i_13_n_0
    SLICE_X42Y10         MUXF7 (Prop_muxf7_I0_O)      0.209    10.184 r  at/rom/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.737    10.921    at/rom/sel[8]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.489    14.830    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.739    14.315    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.424ns (25.335%)  route 4.197ns (74.665%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.551     5.072    vga/clk_IBUF_BUFG
    SLICE_X36Y21         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=112, routed)         2.339     7.867    at/rom/addr_reg_reg_i_140_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.991 r  at/rom/addr_reg_reg_i_243/O
                         net (fo=1, routed)           0.000     7.991    at/rom/addr_reg_reg_i_243_n_0
    SLICE_X33Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     8.208 r  at/rom/addr_reg_reg_i_105/O
                         net (fo=1, routed)           0.000     8.208    at/rom/addr_reg_reg_i_105_n_0
    SLICE_X33Y7          MUXF8 (Prop_muxf8_I1_O)      0.094     8.302 r  at/rom/addr_reg_reg_i_36/O
                         net (fo=1, routed)           1.179     9.482    at/rom/addr_reg_reg_i_36_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.316     9.798 r  at/rom/addr_reg_reg_i_12/O
                         net (fo=1, routed)           0.000     9.798    at/rom/addr_reg_reg_i_12_n_0
    SLICE_X44Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    10.015 r  at/rom/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.678    10.693    at/rom/sel[9]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.489    14.830    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    14.313    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.054ns (51.750%)  route 2.847ns (48.250%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.608     5.129    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.583 f  at/rom/addr_reg_reg/DOADO[2]
                         net (fo=1, routed)           1.018     8.601    at/rom/rom_data[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.725 f  at/rom/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           1.305    10.030    vga/rgb_reg_reg[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I1_O)        0.150    10.180 f  vga/rgb_reg[9]_i_2/O
                         net (fo=9, routed)           0.524    10.704    vga/rgb_reg[9]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.326    11.030 r  vga/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.030    vga_n_2
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.430    14.771    clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.079    15.003    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 3.054ns (51.745%)  route 2.848ns (48.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.608     5.129    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.583 f  at/rom/addr_reg_reg/DOADO[2]
                         net (fo=1, routed)           1.018     8.601    at/rom/rom_data[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.725 f  at/rom/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           1.305    10.030    vga/rgb_reg_reg[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I1_O)        0.150    10.180 f  vga/rgb_reg[9]_i_2/O
                         net (fo=9, routed)           0.525    10.705    vga/rgb_reg[9]_i_2_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.326    11.031 r  vga/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.031    vga_n_14
    SLICE_X34Y21         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.432    14.773    clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.079    15.005    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 3.054ns (51.797%)  route 2.842ns (48.203%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.608     5.129    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.583 f  at/rom/addr_reg_reg/DOADO[2]
                         net (fo=1, routed)           1.018     8.601    at/rom/rom_data[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.725 f  at/rom/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           1.305    10.030    vga/rgb_reg_reg[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I1_O)        0.150    10.180 f  vga/rgb_reg[9]_i_2/O
                         net (fo=9, routed)           0.519    10.699    vga/rgb_reg[9]_i_2_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.326    11.025 r  vga/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.025    vga_n_17
    SLICE_X34Y21         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.432    14.773    clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.077    15.003    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  3.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.141ns (21.573%)  route 0.513ns (78.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[2]/Q
                         net (fo=18, routed)          0.513     2.091    at/rom/Q[2]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.001    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.249     1.752    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.935    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.355ns (64.465%)  route 0.196ns (35.535%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.195     1.783    uart1/baudrate_gen/counter_reg[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    uart1/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.366ns (65.161%)  route 0.196ns (34.839%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.195     1.783    uart1/baudrate_gen/counter_reg[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    uart1/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.179%)  route 0.558ns (79.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.439    vga/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/v_count_reg_reg[0]/Q
                         net (fo=21, routed)          0.558     2.138    at/rom/Q[0]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.001    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.249     1.752    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.935    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.646%)  route 0.196ns (33.354%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.195     1.783    uart1/baudrate_gen/counter_reg[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    uart1/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.646%)  route 0.196ns (33.354%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.195     1.783    uart1/baudrate_gen/counter_reg[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    uart1/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.278%)  route 0.343ns (59.722%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.166     1.744    vga/w_y[7]
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.789 f  vga/rgb_reg[6]_i_2/O
                         net (fo=3, routed)           0.176     1.966    vga/v_count_reg_reg[8]_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.045     2.011 r  vga/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.011    vga_n_29
    SLICE_X37Y22         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.819     1.946    clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.092     1.789    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.903%)  route 0.436ns (70.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  vga/h_count_reg_reg[7]/Q
                         net (fo=28, routed)          0.436     2.013    vga/w_x[7]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.045     2.058 r  vga/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.058    vga_n_11
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.818     1.945    clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.121     1.817    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.297%)  route 0.449ns (70.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga/h_count_reg_reg[9]/Q
                         net (fo=26, routed)          0.449     2.026    vga/w_x[9]
    SLICE_X34Y22         LUT5 (Prop_lut5_I2_O)        0.045     2.071 r  vga/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     2.071    vga_n_27
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.818     1.945    clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.121     1.817    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.806%)  route 0.609ns (81.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.439    vga/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/v_count_reg_reg[1]/Q
                         net (fo=19, routed)          0.609     2.189    at/rom/Q[1]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.001    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.249     1.752    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.935    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y21   rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y22   rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y22   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y21   rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y21   rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y21   rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y22   rgb_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y22   rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22   rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22   rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22   rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22   rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21   rgb_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1901 Endpoints
Min Delay          1901 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[30][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.591ns  (logic 1.056ns (9.110%)  route 10.535ns (90.890%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.006     9.589    at/mem_reg[127][0]_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.713 r  at/mem[30][6]_i_1/O
                         net (fo=7, routed)           1.878    11.591    at/mem[30][6]_i_1_n_0
    SLICE_X30Y5          FDRE                                         r  at/mem_reg[30][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[29][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.580ns  (logic 1.056ns (9.119%)  route 10.524ns (90.881%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.033     9.616    at/mem_reg[127][0]_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  at/mem[29][6]_i_1/O
                         net (fo=7, routed)           1.839    11.580    at/mem[29][6]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  at/mem_reg[29][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[30][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.305ns  (logic 1.056ns (9.341%)  route 10.249ns (90.659%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.006     9.589    at/mem_reg[127][0]_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.713 r  at/mem[30][6]_i_1/O
                         net (fo=7, routed)           1.592    11.305    at/mem[30][6]_i_1_n_0
    SLICE_X29Y6          FDRE                                         r  at/mem_reg[30][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[30][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.292ns  (logic 1.056ns (9.351%)  route 10.236ns (90.649%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.006     9.589    at/mem_reg[127][0]_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.713 r  at/mem[30][6]_i_1/O
                         net (fo=7, routed)           1.580    11.292    at/mem[30][6]_i_1_n_0
    SLICE_X29Y7          FDRE                                         r  at/mem_reg[30][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[24][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.266ns  (logic 1.056ns (9.374%)  route 10.210ns (90.626%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.350     9.933    at/mem_reg[127][0]_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.057 r  at/mem[24][6]_i_1/O
                         net (fo=7, routed)           1.209    11.266    at/mem[24][6]_i_1_n_0
    SLICE_X37Y0          FDRE                                         r  at/mem_reg[24][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[29][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.242ns  (logic 1.056ns (9.394%)  route 10.186ns (90.606%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.033     9.616    at/mem_reg[127][0]_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  at/mem[29][6]_i_1/O
                         net (fo=7, routed)           1.501    11.242    at/mem[29][6]_i_1_n_0
    SLICE_X28Y7          FDRE                                         r  at/mem_reg[29][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[29][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.194ns  (logic 1.056ns (9.433%)  route 10.138ns (90.567%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.033     9.616    at/mem_reg[127][0]_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  at/mem[29][6]_i_1/O
                         net (fo=7, routed)           1.454    11.194    at/mem[29][6]_i_1_n_0
    SLICE_X29Y4          FDRE                                         r  at/mem_reg[29][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[29][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.194ns  (logic 1.056ns (9.433%)  route 10.138ns (90.567%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.033     9.616    at/mem_reg[127][0]_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  at/mem[29][6]_i_1/O
                         net (fo=7, routed)           1.454    11.194    at/mem[29][6]_i_1_n_0
    SLICE_X29Y4          FDRE                                         r  at/mem_reg[29][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[27][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.165ns  (logic 1.056ns (9.458%)  route 10.109ns (90.542%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         2.901     9.484    at/mem_reg[127][0]_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.608 r  at/mem[27][6]_i_1/O
                         net (fo=7, routed)           1.556    11.165    at/mem[27][6]_i_1_n_0
    SLICE_X38Y3          FDRE                                         r  at/mem_reg[27][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[21][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.099ns  (logic 1.056ns (9.515%)  route 10.043ns (90.485%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         5.007     5.463    uart1/receiver/Q[4]
    SLICE_X33Y15         LUT2 (Prop_lut2_I0_O)        0.150     5.613 r  uart1/receiver/itr[6]_i_4/O
                         net (fo=8, routed)           0.644     6.257    uart1/receiver/itr[6]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326     6.583 r  uart1/receiver/mem[127][6]_i_3/O
                         net (fo=127, routed)         3.694    10.277    at/mem_reg[127][0]_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.401 r  at/mem[21][6]_i_1/O
                         net (fo=7, routed)           0.698    11.099    at/mem[21][6]_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  at/mem_reg[21][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.674%)  route 0.127ns (47.326%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE                         0.000     0.000 r  uart1/en_reg/C
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/en_reg/Q
                         net (fo=2, routed)           0.127     0.268    uart1/transmitter/en
    SLICE_X33Y0          FDRE                                         r  uart1/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=133, routed)         0.130     0.271    uart1/transmitter/D[5]
    SLICE_X33Y1          FDRE                                         r  uart1/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[2]/C
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[2]/Q
                         net (fo=6, routed)           0.086     0.227    uart1/transmitter/count_reg[2]
    SLICE_X34Y0          LUT6 (Prop_lut6_I5_O)        0.045     0.272 r  uart1/transmitter/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    uart1/transmitter/count[5]_i_1__0_n_0
    SLICE_X34Y0          FDRE                                         r  uart1/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[29][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=133, routed)         0.141     0.282    at/mem_reg[127][6]_0[4]
    SLICE_X29Y4          FDRE                                         r  at/mem_reg[29][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.097     0.238    uart1/receiver/last_rec
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.283    uart1/receiver_n_20
    SLICE_X32Y0          FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[19][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.381%)  route 0.122ns (42.619%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=135, routed)         0.122     0.286    at/mem_reg[127][6]_0[2]
    SLICE_X32Y3          FDRE                                         r  at/mem_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[7]/C
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[7]/Q
                         net (fo=1, routed)           0.157     0.298    uart1/transmitter/D[7]
    SLICE_X33Y1          FDRE                                         r  uart1/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.075     0.203    uart1/receiver/last_bit
    SLICE_X32Y0          LUT5 (Prop_lut5_I2_O)        0.099     0.302 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.302    uart1/receiver/received_i_1_n_0
    SLICE_X32Y0          FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.713%)  route 0.167ns (54.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=135, routed)         0.167     0.308    uart1/transmitter/D[1]
    SLICE_X33Y1          FDRE                                         r  uart1/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[0]/C
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.137     0.278    uart1/transmitter/count_reg[0]
    SLICE_X34Y0          LUT4 (Prop_lut4_I1_O)        0.045     0.323 r  uart1/transmitter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.323    uart1/transmitter/p_0_in__1[3]
    SLICE_X34Y0          FDRE                                         r  uart1/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 3.986ns (53.867%)  route 3.414ns (46.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           3.414     8.939    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.470 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.470    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 3.961ns (55.396%)  route 3.190ns (44.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           3.190     8.715    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.220 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.220    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.125ns  (logic 4.037ns (56.667%)  route 3.087ns (43.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.547     5.068    clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           3.087     8.674    rgb_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.193 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.193    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.042ns (56.871%)  route 3.065ns (43.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.547     5.068    clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.065     8.651    rgb_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.175 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.175    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 3.985ns (56.542%)  route 3.063ns (43.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           3.063     8.588    rgb_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.117 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.117    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 4.039ns (57.436%)  route 2.993ns (42.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.547     5.068    clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.993     8.579    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.100 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.100    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 4.043ns (58.594%)  route 2.857ns (41.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.550     5.071    clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.857     8.446    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.971 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.971    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 4.021ns (58.374%)  route 2.868ns (41.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.550     5.071    clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.868     8.457    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.960 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.960    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 4.037ns (58.651%)  route 2.846ns (41.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.550     5.071    clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.846     8.435    rgb_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.954 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.954    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 4.042ns (58.736%)  route 2.840ns (41.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.547     5.068    clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.840     8.426    rgb_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.950 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.950    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.656%)  route 0.102ns (35.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.102     1.680    vga/w_y[7]
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.725 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.725    vga/v_count_next[6]_i_1_n_0
    SLICE_X34Y19         FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.216%)  route 0.170ns (47.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga/h_count_reg_reg[9]/Q
                         net (fo=26, routed)          0.170     1.747    vga/w_x[9]
    SLICE_X39Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga/h_count_next_1[5]
    SLICE_X39Y22         FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.439    vga/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/v_count_reg_reg[9]/Q
                         net (fo=15, routed)          0.171     1.751    vga/w_y[9]
    SLICE_X32Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.796    vga/v_count_next[9]_i_2_n_0
    SLICE_X32Y18         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.549%)  route 0.182ns (49.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  vga/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          0.182     1.759    vga/Q[0]
    SLICE_X41Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    vga/h_count_next_1[0]
    SLICE_X41Y22         FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.160%)  route 0.185ns (49.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.185     1.763    vga/w_y[7]
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga/v_count_next[8]_i_1_n_0
    SLICE_X32Y19         FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.044%)  route 0.186ns (49.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.186     1.764    vga/w_y[7]
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga/v_count_next[7]_i_1_n_0
    SLICE_X34Y19         FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.417%)  route 0.190ns (50.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[6]/Q
                         net (fo=19, routed)          0.190     1.769    vga/w_y[6]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    vga/v_count_next[0]_i_1_n_0
    SLICE_X35Y18         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.485%)  route 0.198ns (51.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.198     1.776    vga/w_y[7]
    SLICE_X35Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    vga/v_count_next[1]_i_1_n_0
    SLICE_X35Y18         FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.109%)  route 0.201ns (51.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.201     1.779    vga/w_y[7]
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga/v_count_next[5]_i_1_n_0
    SLICE_X34Y18         FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.861%)  route 0.203ns (52.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/v_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.203     1.781    vga/w_y[7]
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/v_count_next[3]_i_1_n_0
    SLICE_X34Y18         FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 1.441ns (27.423%)  route 3.814ns (72.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          3.814     5.256    vga/reset_IBUF
    SLICE_X36Y22         FDCE                                         f  vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431     4.772    vga/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[3]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 1.441ns (27.423%)  route 3.814ns (72.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          3.814     5.256    vga/reset_IBUF
    SLICE_X36Y22         FDCE                                         f  vga/h_count_reg_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431     4.772    vga/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  vga/h_count_reg_reg[3]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 1.441ns (27.423%)  route 3.814ns (72.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          3.814     5.256    vga/reset_IBUF
    SLICE_X36Y22         FDCE                                         f  vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431     4.772    vga/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 1.441ns (27.423%)  route 3.814ns (72.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          3.814     5.256    vga/reset_IBUF
    SLICE_X36Y22         FDCE                                         f  vga/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431     4.772    vga/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  vga/h_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 1.441ns (27.423%)  route 3.814ns (72.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          3.814     5.256    vga/reset_IBUF
    SLICE_X36Y22         FDCE                                         f  vga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431     4.772    vga/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  vga/r_25MHz_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 1.441ns (27.423%)  route 3.814ns (72.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          3.814     5.256    vga/reset_IBUF
    SLICE_X36Y22         FDCE                                         f  vga/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.431     4.772    vga/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  vga/r_25MHz_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.441ns (29.123%)  route 3.508ns (70.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          3.508     4.949    vga/reset_IBUF
    SLICE_X41Y23         FDCE                                         f  vga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.432     4.773    vga/clk_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 at/mem_reg[119][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 1.507ns (30.659%)  route 3.408ns (69.341%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  at/mem_reg[119][0]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[119][0]/Q
                         net (fo=1, routed)           1.106     1.624    at/rom/addr_reg_reg_i_85_4[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.748 r  at/rom/addr_reg_reg_i_395/O
                         net (fo=1, routed)           0.000     1.748    at/rom/addr_reg_reg_i_395_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     1.965 r  at/rom/addr_reg_reg_i_181/O
                         net (fo=1, routed)           0.000     1.965    at/rom/addr_reg_reg_i_181_n_0
    SLICE_X39Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     2.059 r  at/rom/addr_reg_reg_i_74/O
                         net (fo=1, routed)           1.492     3.550    at/rom/addr_reg_reg_i_74_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I3_O)        0.316     3.866 r  at/rom/addr_reg_reg_i_21/O
                         net (fo=1, routed)           0.000     3.866    at/rom/addr_reg_reg_i_21_n_0
    SLICE_X44Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     4.104 r  at/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.811     4.915    at/rom/sel[4]
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.489     4.830    at/rom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.441ns (30.018%)  route 3.360ns (69.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          3.360     4.801    vga/reset_IBUF
    SLICE_X40Y22         FDCE                                         f  vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.433     4.774    vga/clk_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.441ns (30.018%)  route 3.360ns (69.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          3.360     4.801    vga/reset_IBUF
    SLICE_X40Y22         FDCE                                         f  vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.433     4.774    vga/clk_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  vga/h_count_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.102     0.243    vga/v_count_next[4]
    SLICE_X31Y19         FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.822     1.949    vga/clk_IBUF_BUFG
    SLICE_X31Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.030%)  route 0.115ns (44.970%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=3, routed)           0.115     0.256    vga/h_count_next[4]
    SLICE_X36Y21         FDCE                                         r  vga/h_count_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.820     1.947    vga/clk_IBUF_BUFG
    SLICE_X36Y21         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.536%)  route 0.118ns (45.464%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.118     0.259    vga/h_count_next[7]
    SLICE_X39Y21         FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.820     1.947    vga/clk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.118     0.259    vga/v_count_next[9]
    SLICE_X33Y18         FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.823     1.950    vga/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.953%)  route 0.120ns (46.047%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.120     0.261    vga/h_count_next[9]
    SLICE_X39Y21         FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.820     1.947    vga/clk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.122     0.263    vga/h_count_next[0]
    SLICE_X40Y22         FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.820     1.947    vga/clk_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.881%)  route 0.110ns (40.119%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.110     0.274    vga/h_count_next[3]
    SLICE_X36Y22         FDCE                                         r  vga/h_count_reg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.819     1.946    vga/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  vga/h_count_reg_reg[3]_rep/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.112     0.276    vga/v_count_next[3]
    SLICE_X35Y17         FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.823     1.950    vga/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.115     0.279    vga/v_count_next[5]
    SLICE_X33Y18         FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.823     1.950    vga/clk_IBUF_BUFG
    SLICE_X33Y18         FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.627%)  route 0.116ns (41.373%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.116     0.280    vga/h_count_next[3]
    SLICE_X36Y22         FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.819     1.946    vga/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  vga/h_count_reg_reg[3]/C





