module fsm_module(clk, reset, in, out);
parameter zero=0, one1=1, two1s=2, deadlock=3;
output out; 
input clk, reset, in;
reg out; 
reg [2:0] current_state, next_state;

always @(posedge clk or posedge reset) begin
	if (reset)
		current_state <= zero;
	else
		current_state <= next_state;
	end

always @(current_state or in) begin
	case (current_state)
		zero: begin 
			if (in)
				next_state=one1;
			else
				next_state=zero;
			end
		one1: begin 
			if (in)
				next_state=two1s;
			else
				next_state=zero;
			end
		two1s: begin 
			if (in)
				next_state=deadlock;
			else
				next_state=zero;
			end
		deadlock: begin 
			next_state=deadlock;
			end
		default: 
		next_state=zero;
	endcase
end

always @(current_state) begin
	case (current_state)
		zero: out <= 0;
		one1: out <= 0;
		two1s: out <= 1;
		deadlock: out <= 0;
		default : out <= 0;
	endcase
end
endmodule