Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 29 09:22:55 2021
| Host         : LAPTOP-D1TL7VBM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.766      -46.445                     36                 1905        0.230        0.000                      0                 1905        3.750        0.000                       0                   303  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.766      -46.445                     36                 1905        0.230        0.000                      0                 1905        3.750        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           36  Failing Endpoints,  Worst Slack       -1.766ns,  Total Violation      -46.445ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/status_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 2.068ns (33.018%)  route 4.195ns (66.982%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     9.595 r  mips/dp/alu/S_carry/O[2]
                         net (fo=1, routed)           0.443    10.039    mips/dp/pcreg/S_0[2]
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.302    10.341 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_10/O
                         net (fo=140, routed)         0.699    11.040    mips/dp/pcreg/q_reg[4]_2
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  mips/dp/pcreg/status[0]_i_1_comp/O
                         net (fo=1, routed)           0.331    11.495    dmdecoder/io/SR[0]
    SLICE_X13Y76         FDRE                                         r  dmdecoder/io/status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.509     9.932    dmdecoder/io/clk
    SLICE_X13Y76         FDRE                                         r  dmdecoder/io/status_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.191    
                         clock uncertainty           -0.035    10.155    
    SLICE_X13Y76         FDRE (Setup_fdre_C_R)       -0.426     9.729    dmdecoder/io/status_reg[0]
  -------------------------------------------------------------------
                         required time                          9.729    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.632ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led1_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.130ns (33.490%)  route 4.230ns (66.510%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.653 f  mips/dp/alu/S_carry/O[3]
                         net (fo=2, routed)           0.337     9.990    mips/dp/pcreg/S_0[3]
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.306    10.296 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=139, routed)         0.816    11.112    mips/dp/pcreg/q_reg[4]_7
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.236 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.356    11.592    dmdecoder/io/led1_reg[0]_0[0]
    SLICE_X11Y80         FDRE                                         r  dmdecoder/io/led1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.516     9.939    dmdecoder/io/clk
    SLICE_X11Y80         FDRE                                         r  dmdecoder/io/led1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.198    
                         clock uncertainty           -0.035    10.162    
    SLICE_X11Y80         FDRE (Setup_fdre_C_CE)      -0.202     9.960    dmdecoder/io/led1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 -1.632    

Slack (VIOLATED) :        -1.632ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led1_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.130ns (33.490%)  route 4.230ns (66.510%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.653 f  mips/dp/alu/S_carry/O[3]
                         net (fo=2, routed)           0.337     9.990    mips/dp/pcreg/S_0[3]
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.306    10.296 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=139, routed)         0.816    11.112    mips/dp/pcreg/q_reg[4]_7
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.236 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.356    11.592    dmdecoder/io/led1_reg[0]_0[0]
    SLICE_X11Y80         FDRE                                         r  dmdecoder/io/led1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.516     9.939    dmdecoder/io/clk
    SLICE_X11Y80         FDRE                                         r  dmdecoder/io/led1_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.198    
                         clock uncertainty           -0.035    10.162    
    SLICE_X11Y80         FDRE (Setup_fdre_C_CE)      -0.202     9.960    dmdecoder/io/led1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 -1.632    

Slack (VIOLATED) :        -1.632ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led1_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.130ns (33.490%)  route 4.230ns (66.510%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.653 f  mips/dp/alu/S_carry/O[3]
                         net (fo=2, routed)           0.337     9.990    mips/dp/pcreg/S_0[3]
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.306    10.296 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=139, routed)         0.816    11.112    mips/dp/pcreg/q_reg[4]_7
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.236 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.356    11.592    dmdecoder/io/led1_reg[0]_0[0]
    SLICE_X11Y80         FDRE                                         r  dmdecoder/io/led1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.516     9.939    dmdecoder/io/clk
    SLICE_X11Y80         FDRE                                         r  dmdecoder/io/led1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.198    
                         clock uncertainty           -0.035    10.162    
    SLICE_X11Y80         FDRE (Setup_fdre_C_CE)      -0.202     9.960    dmdecoder/io/led1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 -1.632    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led1_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.130ns (33.489%)  route 4.230ns (66.511%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 9.940 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.653 f  mips/dp/alu/S_carry/O[3]
                         net (fo=2, routed)           0.337     9.990    mips/dp/pcreg/S_0[3]
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.306    10.296 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=139, routed)         0.816    11.112    mips/dp/pcreg/q_reg[4]_7
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.236 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.356    11.592    dmdecoder/io/led1_reg[0]_0[0]
    SLICE_X11Y81         FDRE                                         r  dmdecoder/io/led1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.517     9.940    dmdecoder/io/clk
    SLICE_X11Y81         FDRE                                         r  dmdecoder/io/led1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.199    
                         clock uncertainty           -0.035    10.163    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.202     9.961    dmdecoder/io/led1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led1_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.130ns (33.489%)  route 4.230ns (66.511%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 9.940 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.653 f  mips/dp/alu/S_carry/O[3]
                         net (fo=2, routed)           0.337     9.990    mips/dp/pcreg/S_0[3]
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.306    10.296 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=139, routed)         0.816    11.112    mips/dp/pcreg/q_reg[4]_7
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.236 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.356    11.592    dmdecoder/io/led1_reg[0]_0[0]
    SLICE_X11Y81         FDRE                                         r  dmdecoder/io/led1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.517     9.940    dmdecoder/io/clk
    SLICE_X11Y81         FDRE                                         r  dmdecoder/io/led1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.199    
                         clock uncertainty           -0.035    10.163    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.202     9.961    dmdecoder/io/led1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led1_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.130ns (33.489%)  route 4.230ns (66.511%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 9.940 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.653 f  mips/dp/alu/S_carry/O[3]
                         net (fo=2, routed)           0.337     9.990    mips/dp/pcreg/S_0[3]
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.306    10.296 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=139, routed)         0.816    11.112    mips/dp/pcreg/q_reg[4]_7
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.236 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.356    11.592    dmdecoder/io/led1_reg[0]_0[0]
    SLICE_X11Y81         FDRE                                         r  dmdecoder/io/led1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.517     9.940    dmdecoder/io/clk
    SLICE_X11Y81         FDRE                                         r  dmdecoder/io/led1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.199    
                         clock uncertainty           -0.035    10.163    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.202     9.961    dmdecoder/io/led1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led1_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.130ns (33.489%)  route 4.230ns (66.511%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 9.940 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.653 f  mips/dp/alu/S_carry/O[3]
                         net (fo=2, routed)           0.337     9.990    mips/dp/pcreg/S_0[3]
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.306    10.296 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=139, routed)         0.816    11.112    mips/dp/pcreg/q_reg[4]_7
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.236 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.356    11.592    dmdecoder/io/led1_reg[0]_0[0]
    SLICE_X11Y81         FDRE                                         r  dmdecoder/io/led1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.517     9.940    dmdecoder/io/clk
    SLICE_X11Y81         FDRE                                         r  dmdecoder/io/led1_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.199    
                         clock uncertainty           -0.035    10.163    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.202     9.961    dmdecoder/io/led1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.603ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led1_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.130ns (33.455%)  route 4.237ns (66.545%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 9.936 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.653 f  mips/dp/alu/S_carry/O[3]
                         net (fo=2, routed)           0.337     9.990    mips/dp/pcreg/S_0[3]
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.306    10.296 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=139, routed)         0.816    11.112    mips/dp/pcreg/q_reg[4]_7
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.236 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.362    11.598    dmdecoder/io/led1_reg[0]_0[0]
    SLICE_X8Y79          FDRE                                         r  dmdecoder/io/led1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.513     9.936    dmdecoder/io/clk
    SLICE_X8Y79          FDRE                                         r  dmdecoder/io/led1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.195    
                         clock uncertainty           -0.035    10.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.164     9.995    dmdecoder/io/led1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 -1.603    

Slack (VIOLATED) :        -1.603ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led1_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.130ns (33.455%)  route 4.237ns (66.545%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 9.936 - 5.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     5.232    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  mips/dp/pcreg/q_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mips/dp/pcreg/q_reg[5]_replica_1/Q
                         net (fo=9, routed)           0.697     6.385    mips/dp/pcreg/Q[4]_repN_1
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     6.509 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_4_replica/O
                         net (fo=30, routed)          0.927     7.436    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X8Y75          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.586 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.593     8.180    mips/dp/pcreg/rd20[0]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.328     8.508 r  mips/dp/pcreg/S_carry_i_1/O
                         net (fo=1, routed)           0.504     9.011    mips/dp/alu/rf_reg_r1_0_31_0_5_i_18
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.653 f  mips/dp/alu/S_carry/O[3]
                         net (fo=2, routed)           0.337     9.990    mips/dp/pcreg/S_0[3]
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.306    10.296 f  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=139, routed)         0.816    11.112    mips/dp/pcreg/q_reg[4]_7
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.236 r  mips/dp/pcreg/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.362    11.598    dmdecoder/io/led1_reg[0]_0[0]
    SLICE_X8Y79          FDRE                                         r  dmdecoder/io/led1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.513     9.936    dmdecoder/io/clk
    SLICE_X8Y79          FDRE                                         r  dmdecoder/io/led1_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.195    
                         clock uncertainty           -0.035    10.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.164     9.995    dmdecoder/io/led1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 -1.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dmdecoder/io/switch1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/pReadData_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.191ns (48.805%)  route 0.200ns (51.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 6.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.563     6.482    dmdecoder/io/clk
    SLICE_X11Y76         FDRE                                         r  dmdecoder/io/switch1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.146     6.628 r  dmdecoder/io/switch1_reg[4]/Q
                         net (fo=1, routed)           0.200     6.829    dmdecoder/io/switch1[4]
    SLICE_X8Y77          LUT4 (Prop_lut4_I1_O)        0.045     6.874 r  dmdecoder/io/pReadData[4]_i_1/O
                         net (fo=1, routed)           0.000     6.874    dmdecoder/io/pReadData[4]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  dmdecoder/io/pReadData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.833     6.998    dmdecoder/io/clk
    SLICE_X8Y77          FDRE                                         r  dmdecoder/io/pReadData_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.518    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.125     6.643    dmdecoder/io/pReadData_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.643    
                         arrival time                           6.874    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dmdecoder/io/led1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.350ns  (logic 0.167ns (47.694%)  route 0.183ns (52.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 6.999 - 5.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 6.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.566     6.485    dmdecoder/io/clk
    SLICE_X8Y79          FDRE                                         r  dmdecoder/io/led1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.167     6.652 r  dmdecoder/io/led1_reg[4]/Q
                         net (fo=1, routed)           0.183     6.835    dmdecoder/io/led1[4]
    SLICE_X13Y78         FDRE                                         r  dmdecoder/io/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.834     6.999    dmdecoder/io/clk
    SLICE_X13Y78         FDRE                                         r  dmdecoder/io/led_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.519    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.079     6.598    dmdecoder/io/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.598    
                         arrival time                           6.835    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dmdecoder/ssd/clkdiv_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/ssd/clkdiv_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     6.481    dmdecoder/ssd/clk
    SLICE_X12Y74         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.167     6.648 r  dmdecoder/ssd/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     6.763    dmdecoder/ssd/clkdiv_reg_n_0_[10]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.873 r  dmdecoder/ssd/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.873    dmdecoder/ssd/clkdiv_reg[8]_i_1_n_5
    SLICE_X12Y74         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.830     6.995    dmdecoder/ssd/clk
    SLICE_X12Y74         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.481    
    SLICE_X12Y74         FDCE (Hold_fdce_C_D)         0.138     6.619    dmdecoder/ssd/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.873    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dmdecoder/ssd/clkdiv_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/ssd/clkdiv_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     6.481    dmdecoder/ssd/clk
    SLICE_X12Y75         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.167     6.648 r  dmdecoder/ssd/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     6.763    dmdecoder/ssd/clkdiv_reg_n_0_[14]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.873 r  dmdecoder/ssd/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.873    dmdecoder/ssd/clkdiv_reg[12]_i_1_n_5
    SLICE_X12Y75         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.830     6.995    dmdecoder/ssd/clk
    SLICE_X12Y75         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.481    
    SLICE_X12Y75         FDCE (Hold_fdce_C_D)         0.138     6.619    dmdecoder/ssd/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.873    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dmdecoder/ssd/clkdiv_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/ssd/clkdiv_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.277ns (70.775%)  route 0.114ns (29.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.563     6.482    dmdecoder/ssd/clk
    SLICE_X12Y73         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.167     6.649 r  dmdecoder/ssd/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     6.764    dmdecoder/ssd/clkdiv_reg_n_0_[6]
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.874 r  dmdecoder/ssd/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.874    dmdecoder/ssd/clkdiv_reg[4]_i_1_n_5
    SLICE_X12Y73         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.831     6.996    dmdecoder/ssd/clk
    SLICE_X12Y73         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.482    
    SLICE_X12Y73         FDCE (Hold_fdce_C_D)         0.138     6.620    dmdecoder/ssd/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.620    
                         arrival time                           6.874    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmdecoder/io/led1_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.368ns  (logic 0.146ns (39.704%)  route 0.222ns (60.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 6.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.568     6.487    dmdecoder/io/clk
    SLICE_X11Y81         FDRE                                         r  dmdecoder/io/led1_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.146     6.633 r  dmdecoder/io/led1_reg[9]/Q
                         net (fo=1, routed)           0.222     6.855    dmdecoder/io/led1[9]
    SLICE_X12Y79         FDRE                                         r  dmdecoder/io/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.835     7.000    dmdecoder/io/clk
    SLICE_X12Y79         FDRE                                         r  dmdecoder/io/led_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.520    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.067     6.587    dmdecoder/io/led_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.855    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dmdecoder/io/switch1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/pReadData_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.191ns (50.109%)  route 0.190ns (49.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 6.999 - 5.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 6.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.566     6.485    dmdecoder/io/clk
    SLICE_X11Y79         FDRE                                         r  dmdecoder/io/switch1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.146     6.631 r  dmdecoder/io/switch1_reg[1]/Q
                         net (fo=1, routed)           0.190     6.822    dmdecoder/io/switch1[1]
    SLICE_X11Y78         LUT5 (Prop_lut5_I1_O)        0.045     6.867 r  dmdecoder/io/pReadData[1]_i_1/O
                         net (fo=1, routed)           0.000     6.867    dmdecoder/io/pReadData[1]_i_1_n_0
    SLICE_X11Y78         FDRE                                         r  dmdecoder/io/pReadData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.834     6.999    dmdecoder/io/clk
    SLICE_X11Y78         FDRE                                         r  dmdecoder/io/pReadData_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.498    
    SLICE_X11Y78         FDRE (Hold_fdre_C_D)         0.099     6.597    dmdecoder/io/pReadData_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.597    
                         arrival time                           6.867    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dmdecoder/io/led1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.322ns  (logic 0.133ns (41.269%)  route 0.189ns (58.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 6.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.567     6.486    dmdecoder/io/clk
    SLICE_X11Y80         FDRE                                         r  dmdecoder/io/led1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.133     6.619 r  dmdecoder/io/led1_reg[5]/Q
                         net (fo=1, routed)           0.189     6.809    dmdecoder/io/led1[5]
    SLICE_X12Y79         FDRE                                         r  dmdecoder/io/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.835     7.000    dmdecoder/io/clk
    SLICE_X12Y79         FDRE                                         r  dmdecoder/io/led_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.520    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.003     6.523    dmdecoder/io/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.523    
                         arrival time                           6.809    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dmdecoder/io/led1_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/io/led_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.343ns  (logic 0.151ns (43.965%)  route 0.192ns (56.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 6.999 - 5.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 6.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.566     6.485    dmdecoder/io/clk
    SLICE_X8Y79          FDRE                                         r  dmdecoder/io/led1_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.151     6.636 r  dmdecoder/io/led1_reg[0]/Q
                         net (fo=1, routed)           0.192     6.829    dmdecoder/io/led1[0]
    SLICE_X13Y78         FDRE                                         r  dmdecoder/io/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.834     6.999    dmdecoder/io/clk
    SLICE_X13Y78         FDRE                                         r  dmdecoder/io/led_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.519    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.024     6.543    dmdecoder/io/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.543    
                         arrival time                           6.829    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dmdecoder/ssd/clkdiv_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmdecoder/ssd/clkdiv_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.427ns  (logic 0.313ns (73.237%)  route 0.114ns (26.763%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.562     6.481    dmdecoder/ssd/clk
    SLICE_X12Y74         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.167     6.648 r  dmdecoder/ssd/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     6.763    dmdecoder/ssd/clkdiv_reg_n_0_[10]
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     6.909 r  dmdecoder/ssd/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.909    dmdecoder/ssd/clkdiv_reg[8]_i_1_n_4
    SLICE_X12Y74         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.830     6.995    dmdecoder/ssd/clk
    SLICE_X12Y74         FDCE                                         r  dmdecoder/ssd/clkdiv_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.481    
    SLICE_X12Y74         FDCE (Hold_fdce_C_D)         0.138     6.619    dmdecoder/ssd/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.909    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y79     dmdecoder/io/led1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y79     dmdecoder/io/led1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y79     dmdecoder/io/led1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y79     dmdecoder/io/led1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y80    dmdecoder/io/led1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y80    dmdecoder/io/led1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y79     dmdecoder/io/led1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y80    dmdecoder/io/led1_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y81    dmdecoder/io/led1_reg[6]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     dmdecoder/dmem/RAM_reg_0_255_14_14/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     dmdecoder/dmem/RAM_reg_0_255_14_14/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     dmdecoder/dmem/RAM_reg_0_255_14_14/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     dmdecoder/dmem/RAM_reg_0_255_14_14/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y75    dmdecoder/dmem/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     dmdecoder/dmem/RAM_reg_0_255_22_22/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     dmdecoder/dmem/RAM_reg_0_255_22_22/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     dmdecoder/dmem/RAM_reg_0_255_22_22/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     dmdecoder/dmem/RAM_reg_0_255_22_22/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y74     dmdecoder/dmem/RAM_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     dmdecoder/dmem/RAM_reg_0_255_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     dmdecoder/dmem/RAM_reg_0_255_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     dmdecoder/dmem/RAM_reg_0_255_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     dmdecoder/dmem/RAM_reg_0_255_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y83     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y83     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y83     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y83     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y83     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y83     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMC_D1/CLK



