[
    {
        "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x2e",
        "EventName": "LONGEST_LAT_CACHE.MISS",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x41"
    },
    {
        "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x2e",
        "EventName": "LONGEST_LAT_CACHE.REFERENCE",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x4f"
    },
    {
        "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x34",
        "EventName": "MEM_BOUND_STALLS.IFETCH",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x38"
    },
    {
        "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x34",
        "EventName": "MEM_BOUND_STALLS.IFETCH_DRAM_HIT",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x34",
        "EventName": "MEM_BOUND_STALLS.IFETCH_L2_HIT",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the LLC or other core with HITE/F/M.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x34",
        "EventName": "MEM_BOUND_STALLS.IFETCH_LLC_HIT",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x34",
        "EventName": "MEM_BOUND_STALLS.LOAD",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x7"
    },
    {
        "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x34",
        "EventName": "MEM_BOUND_STALLS.LOAD_DRAM_HIT",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x34",
        "EventName": "MEM_BOUND_STALLS.LOAD_L2_HIT",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the LLC or other core with HITE/F/M.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x34",
        "EventName": "MEM_BOUND_STALLS.LOAD_LLC_HIT",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "Speculative": "1",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts the number of load uops retired that hit in DRAM.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd1",
        "EventName": "MEM_LOAD_UOPS_RETIRED.DRAM_HIT",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "Counts the number of load uops retired that hit in the L2 cache.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd1",
        "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts the number of load uops retired that hit in the L3 cache.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd1",
        "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Counts the number of cycles that uops are blocked for any of the following reasons:  load buffer, store buffer or RSV full.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x04",
        "EventName": "MEM_SCHEDULER_BLOCK.ALL",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "20003",
        "Speculative": "1",
        "UMask": "0x7"
    },
    {
        "BriefDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x04",
        "EventName": "MEM_SCHEDULER_BLOCK.LD_BUF",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "20003",
        "Speculative": "1",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x04",
        "EventName": "MEM_SCHEDULER_BLOCK.RSV",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "20003",
        "Speculative": "1",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x04",
        "EventName": "MEM_SCHEDULER_BLOCK.ST_BUF",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "20003",
        "Speculative": "1",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts the number of load uops retired.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "UMask": "0x81"
    },
    {
        "BriefDescription": "Counts the number of store uops retired.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.ALL_STORES",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "UMask": "0x82"
    },
    {
        "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 128 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
        "CollectPEBSRecord": "3",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128",
        "L1_Hit_Indication": "1",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x80",
        "PEBS": "2",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "TakenAlone": "1",
        "UMask": "0x5"
    },
    {
        "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 16 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
        "CollectPEBSRecord": "3",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16",
        "L1_Hit_Indication": "1",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x10",
        "PEBS": "2",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "TakenAlone": "1",
        "UMask": "0x5"
    },
    {
        "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 256 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
        "CollectPEBSRecord": "3",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256",
        "L1_Hit_Indication": "1",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x100",
        "PEBS": "2",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "TakenAlone": "1",
        "UMask": "0x5"
    },
    {
        "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 32 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
        "CollectPEBSRecord": "3",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32",
        "L1_Hit_Indication": "1",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x20",
        "PEBS": "2",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "TakenAlone": "1",
        "UMask": "0x5"
    },
    {
        "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 4 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
        "CollectPEBSRecord": "3",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4",
        "L1_Hit_Indication": "1",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x4",
        "PEBS": "2",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "TakenAlone": "1",
        "UMask": "0x5"
    },
    {
        "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 512 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
        "CollectPEBSRecord": "3",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512",
        "L1_Hit_Indication": "1",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x200",
        "PEBS": "2",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "TakenAlone": "1",
        "UMask": "0x5"
    },
    {
        "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 64 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
        "CollectPEBSRecord": "3",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64",
        "L1_Hit_Indication": "1",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x40",
        "PEBS": "2",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "TakenAlone": "1",
        "UMask": "0x5"
    },
    {
        "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 8 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
        "CollectPEBSRecord": "3",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8",
        "L1_Hit_Indication": "1",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x8",
        "PEBS": "2",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "TakenAlone": "1",
        "UMask": "0x5"
    },
    {
        "BriefDescription": "Counts the number of retired split load uops.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "200003",
        "UMask": "0x41"
    },
    {
        "BriefDescription": "Counts the number of stores uops retired. Counts with or without PEBS enabled.",
        "CollectPEBSRecord": "3",
        "Counter": "0,1,2,3,4,5",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY",
        "L1_Hit_Indication": "1",
        "PEBS": "2",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "UMask": "0x6"
    },
    {
        "BriefDescription": "Counts demand data reads that were supplied by the L3 cache.",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0xB7",
        "EventName": "OCR.DEMAND_DATA_RD.L3_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3F803C0001",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0xB7",
        "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x10003C0001",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0xB7",
        "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x4003C0001",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0xB7",
        "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8003C0001",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache.",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0xB7",
        "EventName": "OCR.DEMAND_RFO.L3_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3F803C0002",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0xB7",
        "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x10003C0002",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5",
        "EventCode": "0x71",
        "EventName": "TOPDOWN_FE_BOUND.ICACHE",
        "PEBScounters": "0,1,2,3,4,5",
        "SampleAfterValue": "1000003",
        "Speculative": "1",
        "UMask": "0x20"
    }
]
