NOTE : Temporary registers are considered as
       variables of the intermediate language. 
       Variable 'R0' (that refers to the 
       physical register 'RO') is always 
       considered LIVE-IN for each node of 
       a basic block. 
       Thus, in the following control flow graph, 
       'R0' will never appear as LIVE-IN or LIVE-OUT
       variable for a statement.

       If you want to consider 'R0' as
       a normal variable, you have to set
       to 0 the value of the macro CFLOW_ALWAYS_LIVEIN_R0
       defined in "cflow_constants.h".


**************************
     CONTROL FLOW GRAPH   
**************************
NUMBER OF BASIC BLOCKS : 6 
NUMBER OF USED VARIABLES : 8 
--------------------------
START BASIC BLOCK INFOS.  
--------------------------
[BLOCK 1] 
NUMBER OF PREDECESSORS : 0 
NUMBER OF SUCCESSORS : 2 
NUMBER OF INSTRUCTIONS : 5 
	1.  	READ R1 0 
	2.  	SUBI R3 R1 #0 
	3.  	SLT R3 0 
	4.  	ANDB R3 R3 R3 
	5.  	BEQ L2 
--------------------------
[BLOCK 2] 
NUMBER OF PREDECESSORS : 1 
NUMBER OF SUCCESSORS : 1 
NUMBER OF INSTRUCTIONS : 3 
	1.  	ADDI R4 R0 #-1 
	2.  	WRITE R4 0 
	3.  	HALT 
--------------------------
[BLOCK 3] 
NUMBER OF PREDECESSORS : 1 
NUMBER OF SUCCESSORS : 1 
NUMBER OF INSTRUCTIONS : 1 
	1.  L2	ADDI R2 R0 #1 
--------------------------
[BLOCK 4] 
NUMBER OF PREDECESSORS : 2 
NUMBER OF SUCCESSORS : 2 
NUMBER OF INSTRUCTIONS : 4 
	1.  L3	SUBI R5 R1 #0 
	2.  	SGT R5 0 
	3.  	ANDB R5 R5 R5 
	4.  	BEQ L4 
--------------------------
[BLOCK 5] 
NUMBER OF PREDECESSORS : 1 
NUMBER OF SUCCESSORS : 1 
NUMBER OF INSTRUCTIONS : 5 
	1.  	MUL R6 R1 R2 
	2.  	ADD R2 R0 R6 
	3.  	SUBI R7 R1 #1 
	4.  	ADD R1 R0 R7 
	5.  	BT L3 
--------------------------
[BLOCK 6] 
NUMBER OF PREDECESSORS : 1 
NUMBER OF SUCCESSORS : 1 
NUMBER OF INSTRUCTIONS : 2 
	1.  L4	WRITE R2 0 
	2.  	HALT 
**************************


