<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/alpha/ev5.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>arch/alpha/ev5.hh</h1><code>#include &quot;<a class="el" href="alpha_2isa__traits_8hh_source.html">arch/alpha/isa_traits.hh</a>&quot;</code><br/>

<p><a href="ev5_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html">AlphaISA</a></td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a06a35d8f74d0d30584c5962c5b15e4bd">VAddrImpl</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6ffa81e21e2eb5e447ece4abf6a70d78">VAddrVPN</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8ef9303074541727ee9a1fdb7fa29c69">VAddrOffset</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac33810d23de17bbfa808c6b9e4e35887">VAddrSpaceEV5</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">PAddrIprSpace</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1305e32166e725ed6b030319f1ce8681">Phys2K0Seg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">DTB_PTE_PPN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">DTB_PTE_XRE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">DTB_PTE_XWE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">DTB_PTE_FONR</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">DTB_PTE_FONW</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">DTB_PTE_GH</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">DTB_PTE_ASMA</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">ITB_PTE_PPN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">ITB_PTE_XRE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">ITB_PTE_FONR</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">ITB_PTE_FONW</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">ITB_PTE_GH</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">ITB_PTE_ASMA</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1d43dec6cc4c104201ca82a0b2a28d56">MCSR_SP</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a77a0dc059f8e677358c55c3c206ea78b">ICSR_SDE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1296f5f4491f6eafcd4cac6c96b2ceb4">ICSR_SPE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad98e58e7430195419d36c46d7bfb1af2">ICSR_FPE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">ALT_MODE_AM</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a> (MachInst inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">Ra</a> (MachInst inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a42c226b069903e985920fe085c8d7a81">copyIprs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td colspan="2"><h2>変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab71cf3e85f86b7f2ed5572f2c4c04129">AsnMask</a> = ULL(0xff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5ce0fab4a9e923e190218b6d12207a9d">VAddrImplBits</a> = 43</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3d31b41fa4d20dbbd91b61d7df201ac9">VAddrImplMask</a> = (ULL(1) &lt;&lt; VAddrImplBits) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abf1ec857b893186376e563b0da26ec1b">VAddrUnImplMask</a> = ~VAddrImplMask</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a524d6a2c6c70550904ff8fbcd015d6ec">PAddrImplBits</a> = 44</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a> = (ULL(1) &lt;&lt; PAddrImplBits) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac10235dc75b856834b31439d8e250374">PAddrUncachedBit39</a> = ULL(0x8000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a49418c464b9c2fec6cdcbd0bc558d14c">PAddrUncachedBit40</a> = ULL(0x10000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac252afca5e58f1a1873328793f69804c">PAddrUncachedBit43</a> = ULL(0x80000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0560c6f813b1ab48a8790c503feb1158">PAddrUncachedMask</a> = ULL(0x807ffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4b5e389d1116e4dbfd4d9c3e918d87cf">MM_STAT_BAD_VA_MASK</a> = ULL(0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad307c833a813184d15a18a5063358916">MM_STAT_DTB_MISS_MASK</a> = ULL(0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0bd71744e6a29780f244bc897291ca57">MM_STAT_FONW_MASK</a> = ULL(0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aab1a75bed1961a122e6bb731b866cf27">MM_STAT_FONR_MASK</a> = ULL(0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0affe5a0a033bf0f88646d2f683935be">MM_STAT_ACV_MASK</a> = ULL(0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a305c800386d962542fb4c74e5961121f">MM_STAT_WR_MASK</a> = ULL(0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a472839c7f0afafca3f4e2d5dd2179ab2">PalBase</a> = 0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abc996cfd68e764265e505f2904723667">PalMax</a> = 0x10000</td></tr>
</table>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
