Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Nov 20 23:16:04 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   mips/dp/rf/Mram_rf11_RAMD_D1_O
   mips/dp/rf/Mram_rf12_RAMD_D1_O
   mips/dp/rf/Mram_rf2_RAMD_D1_O
   mips/dp/rf/Mram_rf3_RAMD_D1_O


