// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "08/08/2016 13:45:04"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test12 (
	clk,
	PinRX,
	PinTX,
	debugLED);
input 	clk;
input 	PinRX;
output 	PinTX;
output 	debugLED;

// Design Ports Information
// PinTX	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debugLED	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PinRX	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \comb_374|clok2048MbodCounterTX[4]~DUPLICATE_q ;
wire \comb_374|clok2048MbodCounterTX[0]~2_combout ;
wire \comb_374|clok2048MbodCounterTX[1]~1_combout ;
wire \comb_374|clok2048MbodCounterTX[1]~DUPLICATE_q ;
wire \comb_374|clok2048MbodCounterTX[2]~0_combout ;
wire \comb_374|clok2048MbodCounterTX[3]~4_combout ;
wire \comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q ;
wire \comb_374|clok2048MbodCounterTX[4]~3_combout ;
wire \comb_374|Equal6~0_combout ;
wire \PinRX~input_o ;
wire \comb_374|clok2048MbodCounterRX[0]~0_combout ;
wire \comb_374|clok2048MbodCounterRX[1]~1_combout ;
wire \comb_374|clok2048MbodCounterRX[2]~2_combout ;
wire \comb_374|Add0~0_combout ;
wire \comb_374|clok2048MbodCounterRX[3]~3_combout ;
wire \comb_374|Equal2~0_combout ;
wire \comb_374|dataCounter[3]~5_combout ;
wire \comb_374|dataCounter[2]~2_combout ;
wire \comb_374|always0~2_combout ;
wire \comb_374|dataCounter~0_combout ;
wire \comb_374|dataCounter[0]~3_combout ;
wire \comb_374|always0~1_combout ;
wire \comb_374|clok2048MbodCounterRX[4]~4_combout ;
wire \comb_374|clok2048MbodCounterRX[4]~5_combout ;
wire \comb_374|Equal2~1_combout ;
wire \comb_374|dataCounter[2]~1_combout ;
wire \comb_374|dataCounter[1]~4_combout ;
wire \comb_374|dataIN[3]~0_combout ;
wire \always0~5_combout ;
wire \comb_374|flagOUT_DataResive~0_combout ;
wire \comb_374|flagOUT_DataResive~1_combout ;
wire \comb_374|flagOUT_DataResive~q ;
wire \Add1~1_sumout ;
wire \always0~11_combout ;
wire \State~12_combout ;
wire \always0~10_combout ;
wire \CounterStopWriteRAM[13]~5_combout ;
wire \CounterStopWriteRAM[11]~DUPLICATE_q ;
wire \Add1~2 ;
wire \Add1~25_sumout ;
wire \CounterStopWriteRAM~11_combout ;
wire \CounterStopWriteRAM[1]~DUPLICATE_q ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \CounterStopWriteRAM~12_combout ;
wire \Add1~30 ;
wire \Add1~21_sumout ;
wire \CounterStopWriteRAM~10_combout ;
wire \CounterStopWriteRAM[3]~DUPLICATE_q ;
wire \Add1~22 ;
wire \Add1~37_sumout ;
wire \CounterStopWriteRAM~14_combout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \CounterStopWriteRAM~15_combout ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \CounterStopWriteRAM~16_combout ;
wire \CounterStopWriteRAM[6]~DUPLICATE_q ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \CounterStopWriteRAM~17_combout ;
wire \CounterStopWriteRAM[7]~DUPLICATE_q ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \CounterStopWriteRAM~18_combout ;
wire \CounterStopWriteRAM[8]~DUPLICATE_q ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \CounterStopWriteRAM~19_combout ;
wire \Add1~58 ;
wire \Add1~5_sumout ;
wire \CounterStopWriteRAM~6_combout ;
wire \CounterStopWriteRAM[10]~DUPLICATE_q ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \CounterStopWriteRAM~7_combout ;
wire \CounterStopWriteRAM~0_combout ;
wire \CounterStopWriteRAM~2_combout ;
wire \State~10_combout ;
wire \State~11_combout ;
wire \State.0010~q ;
wire \CounterStopWriteRAM~4_combout ;
wire \CounterStopWriteRAM[14]~DUPLICATE_q ;
wire \Add1~10 ;
wire \Add1~33_sumout ;
wire \CounterStopWriteRAM~13_combout ;
wire \CounterStopWriteRAM[12]~DUPLICATE_q ;
wire \Add1~34 ;
wire \Add1~13_sumout ;
wire \CounterStopWriteRAM~8_combout ;
wire \CounterStopWriteRAM[13]~DUPLICATE_q ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \CounterStopWriteRAM~9_combout ;
wire \CounterStopWriteRAM~1_combout ;
wire \State~13_combout ;
wire \State.0001~DUPLICATE_q ;
wire \CounterStopWriteRAM~3_combout ;
wire \State~9_combout ;
wire \State.0000~q ;
wire \always0~4_combout ;
wire \always0~8_combout ;
wire \always0~6_combout ;
wire \always0~7_combout ;
wire \ActionDataTransmitToUART[0]~0_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \always0~3_combout ;
wire \ActionDataTransmitToUART~4_combout ;
wire \ActionDataTransmitToUART[1]~3_combout ;
wire \ActionDataTransmitToUART[0]~1_combout ;
wire \ActionDataTransmitToUART[0]~DUPLICATE_q ;
wire \comb_374|dataCounterTX[3]~DUPLICATE_q ;
wire \comb_374|dataCounterTX[1]~DUPLICATE_q ;
wire \comb_374|dataCounterTX[2]~1_combout ;
wire \comb_374|dataCounterTX[2]~DUPLICATE_q ;
wire \comb_374|shiftRegTX[1]~0_combout ;
wire \comb_374|dataCounterTX[0]~DUPLICATE_q ;
wire \comb_374|Add3~0_combout ;
wire \comb_374|dataCounterTX~2_combout ;
wire \comb_374|Equal6~1_combout ;
wire \comb_374|dataCounterTX~3_combout ;
wire \comb_374|dataCounterTX~4_combout ;
wire \comb_374|dataCounterTX[3]~6_combout ;
wire \comb_374|dataCounterTX[0]~7_combout ;
wire \comb_374|dataCounterTX[0]~8_combout ;
wire \comb_374|dataCounterTX[1]~5_combout ;
wire \comb_374|always0~0_combout ;
wire \always0~9_combout ;
wire \AddressBusToRAM[11]~0_combout ;
wire \AddressBusToRAM~1_combout ;
wire \AddressBusToRAM[11]~2_combout ;
wire \AddressBusToRAM[13]~DUPLICATE_q ;
wire \Add0~1_sumout ;
wire \AddressBusToRAM[0]~DUPLICATE_q ;
wire \Add0~2 ;
wire \Add0~13_sumout ;
wire \AddressBusToRAM[1]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \AddressBusToRAM[2]~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \AddressBusToRAM[3]~DUPLICATE_q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \AddressBusToRAM[4]~DUPLICATE_q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \AddressBusToRAM[5]~DUPLICATE_q ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \AddressBusToRAM[8]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \AddressBusToRAM[11]~DUPLICATE_q ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~9_sumout ;
wire \comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~5_sumout ;
wire \AddressBusToRAM[14]~DUPLICATE_q ;
wire \DataBusToUART[0]~0_combout ;
wire \DataBusToUART[0]~1_combout ;
wire \DataBusToUART[0]~2_combout ;
wire \State.0001~q ;
wire \ActionWriteToRAM~0_combout ;
wire \ActionWriteToRAM~q ;
wire \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ;
wire \AddressBusToRAM[6]~DUPLICATE_q ;
wire \AddressBusToRAM[9]~DUPLICATE_q ;
wire \AddressBusToRAM[12]~DUPLICATE_q ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ;
wire \DataBusToUART~3_combout ;
wire \DataBusToUART~4_combout ;
wire \ActionDataTransmitToUART[0]~2_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \DataBusToUART~5_combout ;
wire \DataBusToUART~6_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \DataBusToUART~7_combout ;
wire \always0~12_combout ;
wire \DataBusToUART~8_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \DataBusToUART~13_combout ;
wire \DataBusToUART~14_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \DataBusToUART~17_combout ;
wire \DataBusToUART~18_combout ;
wire \comb_374|shiftRegTX~9_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \DataBusToUART~15_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \DataBusToUART~16_combout ;
wire \comb_374|shiftRegTX~8_combout ;
wire \comb_374|shiftRegTX[1]~2_combout ;
wire \comb_374|shiftRegTX~7_combout ;
wire \DataBusToRAM[4]~feeder_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \DataBusToUART~11_combout ;
wire \DataBusToUART~12_combout ;
wire \comb_374|shiftRegTX~6_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \DataBusToUART~9_combout ;
wire \comb_376|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \DataBusToUART~10_combout ;
wire \comb_374|shiftRegTX~5_combout ;
wire \comb_374|shiftRegTX~4_combout ;
wire \comb_374|shiftRegTX~3_combout ;
wire \comb_374|shiftRegTX~1_combout ;
wire \comb_374|dataCounterTX~0_combout ;
wire \comb_374|PinTX~0_combout ;
wire \comb_374|PinTX~1_combout ;
wire \comb_374|PinTX~q ;
wire [14:0] AddressBusToRAM;
wire [4:0] \comb_374|clok2048MbodCounterTX ;
wire [14:0] CounterStopWriteRAM;
wire [7:0] DataBusToUART;
wire [3:0] \comb_374|dataCounterTX ;
wire [7:0] \comb_374|shiftRegTX ;
wire [2:0] ActionDataTransmitToUART;
wire [7:0] \comb_374|dataIN ;
wire [1:0] \comb_376|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \comb_374|dataCounter ;
wire [4:0] \comb_374|clok2048MbodCounterRX ;
wire [2:0] \comb_376|altsyncram_component|auto_generated|decode3|w_anode244w ;
wire [7:0] DataBusToRAM;
wire [1:0] \comb_376|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \comb_376|altsyncram_component|auto_generated|decode3|w_anode252w ;
wire [2:0] \comb_376|altsyncram_component|auto_generated|decode3|w_anode236w ;
wire [2:0] \comb_376|altsyncram_component|auto_generated|decode3|w_anode223w ;
wire [2:0] \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w ;

wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \comb_376|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \comb_376|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \comb_376|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \comb_376|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \PinTX~output (
	.i(!\comb_374|PinTX~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PinTX),
	.obar());
// synopsys translate_off
defparam \PinTX~output .bus_hold = "false";
defparam \PinTX~output .open_drain_output = "false";
defparam \PinTX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \debugLED~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debugLED),
	.obar());
// synopsys translate_off
defparam \debugLED~output .bus_hold = "false";
defparam \debugLED~output .open_drain_output = "false";
defparam \debugLED~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X42_Y19_N43
dffeas \comb_374|clok2048MbodCounterTX[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterTX[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterTX[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[4]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterTX[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N57
cyclonev_lcell_comb \comb_374|clok2048MbodCounterTX[0]~2 (
// Equation(s):
// \comb_374|clok2048MbodCounterTX[0]~2_combout  = ( \comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q  & ( !\comb_374|clok2048MbodCounterTX[4]~DUPLICATE_q  $ (\comb_374|clok2048MbodCounterTX [0]) ) ) # ( !\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q  & ( 
// !\comb_374|clok2048MbodCounterTX [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|clok2048MbodCounterTX[4]~DUPLICATE_q ),
	.datad(!\comb_374|clok2048MbodCounterTX [0]),
	.datae(gnd),
	.dataf(!\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterTX[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[0]~2 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterTX[0]~2 .lut_mask = 64'hFF00FF00F00FF00F;
defparam \comb_374|clok2048MbodCounterTX[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N59
dffeas \comb_374|clok2048MbodCounterTX[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterTX[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterTX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[0] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterTX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N13
dffeas \comb_374|clok2048MbodCounterTX[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterTX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterTX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[1] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterTX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N16
dffeas \comb_374|clok2048MbodCounterTX[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterTX[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterTX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[3] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterTX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \comb_374|clok2048MbodCounterTX[1]~1 (
// Equation(s):
// \comb_374|clok2048MbodCounterTX[1]~1_combout  = ( \comb_374|clok2048MbodCounterTX [3] & ( !\comb_374|clok2048MbodCounterTX [1] $ (((!\comb_374|clok2048MbodCounterTX [0]) # (\comb_374|clok2048MbodCounterTX [4]))) ) ) # ( !\comb_374|clok2048MbodCounterTX 
// [3] & ( !\comb_374|clok2048MbodCounterTX [0] $ (!\comb_374|clok2048MbodCounterTX [1]) ) )

	.dataa(gnd),
	.datab(!\comb_374|clok2048MbodCounterTX [0]),
	.datac(!\comb_374|clok2048MbodCounterTX [4]),
	.datad(!\comb_374|clok2048MbodCounterTX [1]),
	.datae(gnd),
	.dataf(!\comb_374|clok2048MbodCounterTX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterTX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[1]~1 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterTX[1]~1 .lut_mask = 64'h33CC33CC30CF30CF;
defparam \comb_374|clok2048MbodCounterTX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N14
dffeas \comb_374|clok2048MbodCounterTX[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterTX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterTX[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[1]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterTX[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y19_N57
cyclonev_lcell_comb \comb_374|clok2048MbodCounterTX[2]~0 (
// Equation(s):
// \comb_374|clok2048MbodCounterTX[2]~0_combout  = ( \comb_374|clok2048MbodCounterTX [0] & ( \comb_374|clok2048MbodCounterTX [1] & ( !\comb_374|clok2048MbodCounterTX [2] $ (((\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q  & 
// \comb_374|clok2048MbodCounterTX[4]~DUPLICATE_q ))) ) ) ) # ( !\comb_374|clok2048MbodCounterTX [0] & ( \comb_374|clok2048MbodCounterTX [1] & ( \comb_374|clok2048MbodCounterTX [2] ) ) ) # ( \comb_374|clok2048MbodCounterTX [0] & ( 
// !\comb_374|clok2048MbodCounterTX [1] & ( \comb_374|clok2048MbodCounterTX [2] ) ) ) # ( !\comb_374|clok2048MbodCounterTX [0] & ( !\comb_374|clok2048MbodCounterTX [1] & ( \comb_374|clok2048MbodCounterTX [2] ) ) )

	.dataa(!\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\comb_374|clok2048MbodCounterTX[4]~DUPLICATE_q ),
	.datad(!\comb_374|clok2048MbodCounterTX [2]),
	.datae(!\comb_374|clok2048MbodCounterTX [0]),
	.dataf(!\comb_374|clok2048MbodCounterTX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterTX[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[2]~0 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterTX[2]~0 .lut_mask = 64'h00FF00FF00FFFA05;
defparam \comb_374|clok2048MbodCounterTX[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N5
dffeas \comb_374|clok2048MbodCounterTX[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|clok2048MbodCounterTX[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterTX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[2] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterTX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N15
cyclonev_lcell_comb \comb_374|clok2048MbodCounterTX[3]~4 (
// Equation(s):
// \comb_374|clok2048MbodCounterTX[3]~4_combout  = ( \comb_374|clok2048MbodCounterTX [2] & ( (!\comb_374|clok2048MbodCounterTX [0] & (((\comb_374|clok2048MbodCounterTX [3])))) # (\comb_374|clok2048MbodCounterTX [0] & 
// ((!\comb_374|clok2048MbodCounterTX[1]~DUPLICATE_q  & ((\comb_374|clok2048MbodCounterTX [3]))) # (\comb_374|clok2048MbodCounterTX[1]~DUPLICATE_q  & ((!\comb_374|clok2048MbodCounterTX [3]) # (\comb_374|clok2048MbodCounterTX [4]))))) ) ) # ( 
// !\comb_374|clok2048MbodCounterTX [2] & ( (\comb_374|clok2048MbodCounterTX [3] & ((!\comb_374|clok2048MbodCounterTX [4]) # ((\comb_374|clok2048MbodCounterTX[1]~DUPLICATE_q ) # (\comb_374|clok2048MbodCounterTX [0])))) ) )

	.dataa(!\comb_374|clok2048MbodCounterTX [4]),
	.datab(!\comb_374|clok2048MbodCounterTX [0]),
	.datac(!\comb_374|clok2048MbodCounterTX[1]~DUPLICATE_q ),
	.datad(!\comb_374|clok2048MbodCounterTX [3]),
	.datae(gnd),
	.dataf(!\comb_374|clok2048MbodCounterTX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterTX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[3]~4 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterTX[3]~4 .lut_mask = 64'h00BF00BF03FD03FD;
defparam \comb_374|clok2048MbodCounterTX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N17
dffeas \comb_374|clok2048MbodCounterTX[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterTX[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[3]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterTX[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y19_N42
cyclonev_lcell_comb \comb_374|clok2048MbodCounterTX[4]~3 (
// Equation(s):
// \comb_374|clok2048MbodCounterTX[4]~3_combout  = ( \comb_374|clok2048MbodCounterTX [4] & ( \comb_374|clok2048MbodCounterTX [1] ) ) # ( !\comb_374|clok2048MbodCounterTX [4] & ( \comb_374|clok2048MbodCounterTX [1] & ( 
// (\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q  & (\comb_374|clok2048MbodCounterTX [2] & \comb_374|clok2048MbodCounterTX [0])) ) ) ) # ( \comb_374|clok2048MbodCounterTX [4] & ( !\comb_374|clok2048MbodCounterTX [1] & ( 
// (!\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q ) # ((\comb_374|clok2048MbodCounterTX [0]) # (\comb_374|clok2048MbodCounterTX [2])) ) ) )

	.dataa(!\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\comb_374|clok2048MbodCounterTX [2]),
	.datad(!\comb_374|clok2048MbodCounterTX [0]),
	.datae(!\comb_374|clok2048MbodCounterTX [4]),
	.dataf(!\comb_374|clok2048MbodCounterTX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterTX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[4]~3 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterTX[4]~3 .lut_mask = 64'h0000AFFF0005FFFF;
defparam \comb_374|clok2048MbodCounterTX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N44
dffeas \comb_374|clok2048MbodCounterTX[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterTX[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterTX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterTX[4] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterTX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N54
cyclonev_lcell_comb \comb_374|Equal6~0 (
// Equation(s):
// \comb_374|Equal6~0_combout  = ( !\comb_374|clok2048MbodCounterTX[1]~DUPLICATE_q  & ( (\comb_374|clok2048MbodCounterTX [4] & (\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q  & (!\comb_374|clok2048MbodCounterTX [2] & !\comb_374|clok2048MbodCounterTX [0]))) 
// ) )

	.dataa(!\comb_374|clok2048MbodCounterTX [4]),
	.datab(!\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q ),
	.datac(!\comb_374|clok2048MbodCounterTX [2]),
	.datad(!\comb_374|clok2048MbodCounterTX [0]),
	.datae(gnd),
	.dataf(!\comb_374|clok2048MbodCounterTX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|Equal6~0 .extended_lut = "off";
defparam \comb_374|Equal6~0 .lut_mask = 64'h1000100000000000;
defparam \comb_374|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N55
cyclonev_io_ibuf \PinRX~input (
	.i(PinRX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PinRX~input_o ));
// synopsys translate_off
defparam \PinRX~input .bus_hold = "false";
defparam \PinRX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N42
cyclonev_lcell_comb \comb_374|clok2048MbodCounterRX[0]~0 (
// Equation(s):
// \comb_374|clok2048MbodCounterRX[0]~0_combout  = ( \comb_374|Equal2~1_combout  & ( (\comb_374|Equal2~0_combout  & \comb_374|clok2048MbodCounterRX [0]) ) ) # ( !\comb_374|Equal2~1_combout  & ( (!\comb_374|clok2048MbodCounterRX [0] & 
// ((!\comb_374|always0~1_combout ) # (\PinRX~input_o ))) ) )

	.dataa(!\comb_374|Equal2~0_combout ),
	.datab(!\PinRX~input_o ),
	.datac(!\comb_374|always0~1_combout ),
	.datad(!\comb_374|clok2048MbodCounterRX [0]),
	.datae(gnd),
	.dataf(!\comb_374|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterRX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[0]~0 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterRX[0]~0 .lut_mask = 64'hF300F30000550055;
defparam \comb_374|clok2048MbodCounterRX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N44
dffeas \comb_374|clok2048MbodCounterRX[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterRX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterRX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[0] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterRX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N24
cyclonev_lcell_comb \comb_374|clok2048MbodCounterRX[1]~1 (
// Equation(s):
// \comb_374|clok2048MbodCounterRX[1]~1_combout  = ( \comb_374|Equal2~1_combout  & ( \comb_374|clok2048MbodCounterRX [1] ) ) # ( !\comb_374|Equal2~1_combout  & ( (!\comb_374|always0~1_combout  & (!\comb_374|clok2048MbodCounterRX [0] $ 
// (((!\comb_374|clok2048MbodCounterRX [1]))))) # (\comb_374|always0~1_combout  & ((!\PinRX~input_o ) # (!\comb_374|clok2048MbodCounterRX [0] $ (!\comb_374|clok2048MbodCounterRX [1])))) ) )

	.dataa(!\comb_374|always0~1_combout ),
	.datab(!\comb_374|clok2048MbodCounterRX [0]),
	.datac(!\PinRX~input_o ),
	.datad(!\comb_374|clok2048MbodCounterRX [1]),
	.datae(gnd),
	.dataf(!\comb_374|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterRX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[1]~1 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterRX[1]~1 .lut_mask = 64'h73DC73DC00FF00FF;
defparam \comb_374|clok2048MbodCounterRX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N26
dffeas \comb_374|clok2048MbodCounterRX[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterRX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterRX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[1] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterRX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N30
cyclonev_lcell_comb \comb_374|clok2048MbodCounterRX[2]~2 (
// Equation(s):
// \comb_374|clok2048MbodCounterRX[2]~2_combout  = ( \comb_374|clok2048MbodCounterRX [2] & ( \comb_374|clok2048MbodCounterRX [0] & ( ((!\comb_374|clok2048MbodCounterRX [1] & ((!\comb_374|always0~1_combout ) # (\PinRX~input_o )))) # 
// (\comb_374|Equal2~1_combout ) ) ) ) # ( !\comb_374|clok2048MbodCounterRX [2] & ( \comb_374|clok2048MbodCounterRX [0] & ( (!\comb_374|Equal2~1_combout  & (\comb_374|clok2048MbodCounterRX [1] & ((!\comb_374|always0~1_combout ) # (\PinRX~input_o )))) ) ) ) # 
// ( \comb_374|clok2048MbodCounterRX [2] & ( !\comb_374|clok2048MbodCounterRX [0] & ( ((!\comb_374|always0~1_combout ) # (\comb_374|Equal2~1_combout )) # (\PinRX~input_o ) ) ) )

	.dataa(!\PinRX~input_o ),
	.datab(!\comb_374|Equal2~1_combout ),
	.datac(!\comb_374|clok2048MbodCounterRX [1]),
	.datad(!\comb_374|always0~1_combout ),
	.datae(!\comb_374|clok2048MbodCounterRX [2]),
	.dataf(!\comb_374|clok2048MbodCounterRX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterRX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[2]~2 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterRX[2]~2 .lut_mask = 64'h0000FF770C04F373;
defparam \comb_374|clok2048MbodCounterRX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N32
dffeas \comb_374|clok2048MbodCounterRX[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterRX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterRX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[2] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterRX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N27
cyclonev_lcell_comb \comb_374|Add0~0 (
// Equation(s):
// \comb_374|Add0~0_combout  = ( \comb_374|clok2048MbodCounterRX [1] & ( !\comb_374|clok2048MbodCounterRX [3] $ (((!\comb_374|clok2048MbodCounterRX [0]) # (!\comb_374|clok2048MbodCounterRX [2]))) ) ) # ( !\comb_374|clok2048MbodCounterRX [1] & ( 
// \comb_374|clok2048MbodCounterRX [3] ) )

	.dataa(gnd),
	.datab(!\comb_374|clok2048MbodCounterRX [0]),
	.datac(!\comb_374|clok2048MbodCounterRX [2]),
	.datad(!\comb_374|clok2048MbodCounterRX [3]),
	.datae(gnd),
	.dataf(!\comb_374|clok2048MbodCounterRX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|Add0~0 .extended_lut = "off";
defparam \comb_374|Add0~0 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \comb_374|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N45
cyclonev_lcell_comb \comb_374|clok2048MbodCounterRX[3]~3 (
// Equation(s):
// \comb_374|clok2048MbodCounterRX[3]~3_combout  = ( \comb_374|Equal2~1_combout  & ( \comb_374|Equal2~0_combout  ) ) # ( !\comb_374|Equal2~1_combout  & ( (\comb_374|Add0~0_combout  & ((!\comb_374|always0~1_combout ) # (\PinRX~input_o ))) ) )

	.dataa(!\comb_374|Equal2~0_combout ),
	.datab(!\PinRX~input_o ),
	.datac(!\comb_374|always0~1_combout ),
	.datad(!\comb_374|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\comb_374|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterRX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[3]~3 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterRX[3]~3 .lut_mask = 64'h00F300F355555555;
defparam \comb_374|clok2048MbodCounterRX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N47
dffeas \comb_374|clok2048MbodCounterRX[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterRX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterRX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[3] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterRX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N18
cyclonev_lcell_comb \comb_374|Equal2~0 (
// Equation(s):
// \comb_374|Equal2~0_combout  = ( \comb_374|clok2048MbodCounterRX [3] & ( \comb_374|clok2048MbodCounterRX [0] ) ) # ( !\comb_374|clok2048MbodCounterRX [3] & ( \comb_374|clok2048MbodCounterRX [0] ) ) # ( \comb_374|clok2048MbodCounterRX [3] & ( 
// !\comb_374|clok2048MbodCounterRX [0] & ( (!\comb_374|clok2048MbodCounterRX [4]) # ((\comb_374|clok2048MbodCounterRX [1]) # (\comb_374|clok2048MbodCounterRX [2])) ) ) ) # ( !\comb_374|clok2048MbodCounterRX [3] & ( !\comb_374|clok2048MbodCounterRX [0] ) )

	.dataa(!\comb_374|clok2048MbodCounterRX [4]),
	.datab(!\comb_374|clok2048MbodCounterRX [2]),
	.datac(!\comb_374|clok2048MbodCounterRX [1]),
	.datad(gnd),
	.datae(!\comb_374|clok2048MbodCounterRX [3]),
	.dataf(!\comb_374|clok2048MbodCounterRX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|Equal2~0 .extended_lut = "off";
defparam \comb_374|Equal2~0 .lut_mask = 64'hFFFFBFBFFFFFFFFF;
defparam \comb_374|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N36
cyclonev_lcell_comb \comb_374|dataCounter[3]~5 (
// Equation(s):
// \comb_374|dataCounter[3]~5_combout  = ( !\comb_374|dataCounter [3] & ( (!\comb_374|Equal2~1_combout  & (!\comb_374|dataCounter [0] & (!\PinRX~input_o  & (!\comb_374|dataCounter [1] & !\comb_374|dataCounter [2])))) ) ) # ( \comb_374|dataCounter [3] & ( 
// (!\comb_374|Equal2~1_combout ) # ((((\comb_374|dataCounter [2]) # (\comb_374|dataCounter [1])) # (\comb_374|Equal2~0_combout )) # (\comb_374|dataCounter [0])) ) )

	.dataa(!\comb_374|Equal2~1_combout ),
	.datab(!\comb_374|dataCounter [0]),
	.datac(!\comb_374|Equal2~0_combout ),
	.datad(!\comb_374|dataCounter [1]),
	.datae(!\comb_374|dataCounter [3]),
	.dataf(!\comb_374|dataCounter [2]),
	.datag(!\PinRX~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounter[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounter[3]~5 .extended_lut = "on";
defparam \comb_374|dataCounter[3]~5 .lut_mask = 64'h8000BFFF0000FFFF;
defparam \comb_374|dataCounter[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N38
dffeas \comb_374|dataCounter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounter[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounter[3] .is_wysiwyg = "true";
defparam \comb_374|dataCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N24
cyclonev_lcell_comb \comb_374|dataCounter[2]~2 (
// Equation(s):
// \comb_374|dataCounter[2]~2_combout  = ( \comb_374|dataCounter [2] & ( \comb_374|Equal2~0_combout  ) ) # ( \comb_374|dataCounter [2] & ( !\comb_374|Equal2~0_combout  & ( (!\comb_374|Equal2~1_combout ) # (((\comb_374|dataCounter [0]) # 
// (\comb_374|dataCounter [3])) # (\comb_374|dataCounter [1])) ) ) ) # ( !\comb_374|dataCounter [2] & ( !\comb_374|Equal2~0_combout  & ( (\comb_374|Equal2~1_combout  & (!\comb_374|dataCounter [1] & (\comb_374|dataCounter [3] & !\comb_374|dataCounter [0]))) ) 
// ) )

	.dataa(!\comb_374|Equal2~1_combout ),
	.datab(!\comb_374|dataCounter [1]),
	.datac(!\comb_374|dataCounter [3]),
	.datad(!\comb_374|dataCounter [0]),
	.datae(!\comb_374|dataCounter [2]),
	.dataf(!\comb_374|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounter[2]~2 .extended_lut = "off";
defparam \comb_374|dataCounter[2]~2 .lut_mask = 64'h0400BFFF0000FFFF;
defparam \comb_374|dataCounter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N25
dffeas \comb_374|dataCounter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounter[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounter[2] .is_wysiwyg = "true";
defparam \comb_374|dataCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N51
cyclonev_lcell_comb \comb_374|always0~2 (
// Equation(s):
// \comb_374|always0~2_combout  = ( !\comb_374|dataCounter [1] & ( (!\comb_374|dataCounter [2] & !\comb_374|dataCounter [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|dataCounter [2]),
	.datad(!\comb_374|dataCounter [3]),
	.datae(gnd),
	.dataf(!\comb_374|dataCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|always0~2 .extended_lut = "off";
defparam \comb_374|always0~2 .lut_mask = 64'hF000F00000000000;
defparam \comb_374|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N6
cyclonev_lcell_comb \comb_374|dataCounter~0 (
// Equation(s):
// \comb_374|dataCounter~0_combout  = (\comb_374|dataCounter [2] & \comb_374|dataCounter [3])

	.dataa(gnd),
	.datab(!\comb_374|dataCounter [2]),
	.datac(!\comb_374|dataCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounter~0 .extended_lut = "off";
defparam \comb_374|dataCounter~0 .lut_mask = 64'h0303030303030303;
defparam \comb_374|dataCounter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \comb_374|dataCounter[0]~3 (
// Equation(s):
// \comb_374|dataCounter[0]~3_combout  = ( \comb_374|dataCounter [0] & ( \comb_374|Equal2~1_combout  & ( ((\comb_374|Equal2~0_combout ) # (\comb_374|dataCounter~0_combout )) # (\comb_374|always0~2_combout ) ) ) ) # ( !\comb_374|dataCounter [0] & ( 
// \comb_374|Equal2~1_combout  & ( (!\comb_374|always0~2_combout  & (!\comb_374|dataCounter~0_combout  & !\comb_374|Equal2~0_combout )) ) ) ) # ( \comb_374|dataCounter [0] & ( !\comb_374|Equal2~1_combout  & ( !\comb_374|always0~2_combout  ) ) ) # ( 
// !\comb_374|dataCounter [0] & ( !\comb_374|Equal2~1_combout  & ( (\comb_374|always0~2_combout  & !\PinRX~input_o ) ) ) )

	.dataa(!\comb_374|always0~2_combout ),
	.datab(!\comb_374|dataCounter~0_combout ),
	.datac(!\comb_374|Equal2~0_combout ),
	.datad(!\PinRX~input_o ),
	.datae(!\comb_374|dataCounter [0]),
	.dataf(!\comb_374|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounter[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounter[0]~3 .extended_lut = "off";
defparam \comb_374|dataCounter[0]~3 .lut_mask = 64'h5500AAAA80807F7F;
defparam \comb_374|dataCounter[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N14
dffeas \comb_374|dataCounter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounter[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounter[0] .is_wysiwyg = "true";
defparam \comb_374|dataCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N9
cyclonev_lcell_comb \comb_374|always0~1 (
// Equation(s):
// \comb_374|always0~1_combout  = ( !\comb_374|dataCounter [2] & ( (!\comb_374|dataCounter [0] & (!\comb_374|dataCounter [1] & !\comb_374|dataCounter [3])) ) )

	.dataa(!\comb_374|dataCounter [0]),
	.datab(gnd),
	.datac(!\comb_374|dataCounter [1]),
	.datad(!\comb_374|dataCounter [3]),
	.datae(gnd),
	.dataf(!\comb_374|dataCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|always0~1 .extended_lut = "off";
defparam \comb_374|always0~1 .lut_mask = 64'hA000A00000000000;
defparam \comb_374|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N9
cyclonev_lcell_comb \comb_374|clok2048MbodCounterRX[4]~4 (
// Equation(s):
// \comb_374|clok2048MbodCounterRX[4]~4_combout  = ( \comb_374|clok2048MbodCounterRX [1] & ( ((\comb_374|clok2048MbodCounterRX [0] & (\comb_374|clok2048MbodCounterRX [2] & \comb_374|clok2048MbodCounterRX [3]))) # (\comb_374|clok2048MbodCounterRX [4]) ) ) # ( 
// !\comb_374|clok2048MbodCounterRX [1] & ( (\comb_374|clok2048MbodCounterRX [4] & (((!\comb_374|clok2048MbodCounterRX [3]) # (\comb_374|clok2048MbodCounterRX [2])) # (\comb_374|clok2048MbodCounterRX [0]))) ) )

	.dataa(!\comb_374|clok2048MbodCounterRX [4]),
	.datab(!\comb_374|clok2048MbodCounterRX [0]),
	.datac(!\comb_374|clok2048MbodCounterRX [2]),
	.datad(!\comb_374|clok2048MbodCounterRX [3]),
	.datae(gnd),
	.dataf(!\comb_374|clok2048MbodCounterRX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterRX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[4]~4 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterRX[4]~4 .lut_mask = 64'h5515551555575557;
defparam \comb_374|clok2048MbodCounterRX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N0
cyclonev_lcell_comb \comb_374|clok2048MbodCounterRX[4]~5 (
// Equation(s):
// \comb_374|clok2048MbodCounterRX[4]~5_combout  = ( \comb_374|clok2048MbodCounterRX[4]~4_combout  & ( \comb_374|Equal2~1_combout  ) ) # ( \comb_374|clok2048MbodCounterRX[4]~4_combout  & ( !\comb_374|Equal2~1_combout  ) ) # ( 
// !\comb_374|clok2048MbodCounterRX[4]~4_combout  & ( !\comb_374|Equal2~1_combout  & ( (!\PinRX~input_o  & \comb_374|always0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PinRX~input_o ),
	.datac(gnd),
	.datad(!\comb_374|always0~1_combout ),
	.datae(!\comb_374|clok2048MbodCounterRX[4]~4_combout ),
	.dataf(!\comb_374|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|clok2048MbodCounterRX[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[4]~5 .extended_lut = "off";
defparam \comb_374|clok2048MbodCounterRX[4]~5 .lut_mask = 64'h00CCFFFF0000FFFF;
defparam \comb_374|clok2048MbodCounterRX[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N2
dffeas \comb_374|clok2048MbodCounterRX[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|clok2048MbodCounterRX[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|clok2048MbodCounterRX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|clok2048MbodCounterRX[4] .is_wysiwyg = "true";
defparam \comb_374|clok2048MbodCounterRX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N39
cyclonev_lcell_comb \comb_374|Equal2~1 (
// Equation(s):
// \comb_374|Equal2~1_combout  = ( \comb_374|clok2048MbodCounterRX [3] & ( \comb_374|clok2048MbodCounterRX [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_374|clok2048MbodCounterRX [4]),
	.datae(gnd),
	.dataf(!\comb_374|clok2048MbodCounterRX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|Equal2~1 .extended_lut = "off";
defparam \comb_374|Equal2~1 .lut_mask = 64'h0000000000FF00FF;
defparam \comb_374|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N48
cyclonev_lcell_comb \comb_374|dataCounter[2]~1 (
// Equation(s):
// \comb_374|dataCounter[2]~1_combout  = ( \comb_374|Equal2~1_combout  & ( (!\comb_374|dataCounter~0_combout  & (!\comb_374|Equal2~0_combout  & !\comb_374|always0~2_combout )) ) )

	.dataa(!\comb_374|dataCounter~0_combout ),
	.datab(!\comb_374|Equal2~0_combout ),
	.datac(!\comb_374|always0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_374|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounter[2]~1 .extended_lut = "off";
defparam \comb_374|dataCounter[2]~1 .lut_mask = 64'h0000000080808080;
defparam \comb_374|dataCounter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N42
cyclonev_lcell_comb \comb_374|dataCounter[1]~4 (
// Equation(s):
// \comb_374|dataCounter[1]~4_combout  = ( \comb_374|dataCounter [1] & ( \comb_374|dataCounter[2]~1_combout  & ( ((!\comb_374|Equal2~1_combout  & (\comb_374|always0~1_combout  & !\PinRX~input_o ))) # (\comb_374|dataCounter [0]) ) ) ) # ( 
// !\comb_374|dataCounter [1] & ( \comb_374|dataCounter[2]~1_combout  & ( (!\comb_374|dataCounter [0]) # ((!\comb_374|Equal2~1_combout  & (\comb_374|always0~1_combout  & !\PinRX~input_o ))) ) ) ) # ( \comb_374|dataCounter [1] & ( 
// !\comb_374|dataCounter[2]~1_combout  ) ) # ( !\comb_374|dataCounter [1] & ( !\comb_374|dataCounter[2]~1_combout  & ( (!\comb_374|Equal2~1_combout  & (\comb_374|always0~1_combout  & !\PinRX~input_o )) ) ) )

	.dataa(!\comb_374|Equal2~1_combout ),
	.datab(!\comb_374|always0~1_combout ),
	.datac(!\PinRX~input_o ),
	.datad(!\comb_374|dataCounter [0]),
	.datae(!\comb_374|dataCounter [1]),
	.dataf(!\comb_374|dataCounter[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounter[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounter[1]~4 .extended_lut = "off";
defparam \comb_374|dataCounter[1]~4 .lut_mask = 64'h2020FFFFFF2020FF;
defparam \comb_374|dataCounter[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N44
dffeas \comb_374|dataCounter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounter[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounter[1] .is_wysiwyg = "true";
defparam \comb_374|dataCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N36
cyclonev_lcell_comb \comb_374|dataIN[3]~0 (
// Equation(s):
// \comb_374|dataIN[3]~0_combout  = ( !\comb_374|Equal2~0_combout  & ( !\comb_374|dataCounter [3] $ (((!\comb_374|dataCounter [2] & ((!\comb_374|dataCounter [1]) # (!\comb_374|dataCounter [0]))))) ) )

	.dataa(!\comb_374|dataCounter [1]),
	.datab(!\comb_374|dataCounter [0]),
	.datac(!\comb_374|dataCounter [2]),
	.datad(!\comb_374|dataCounter [3]),
	.datae(gnd),
	.dataf(!\comb_374|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataIN[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataIN[3]~0 .extended_lut = "off";
defparam \comb_374|dataIN[3]~0 .lut_mask = 64'h1FE01FE000000000;
defparam \comb_374|dataIN[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y19_N35
dffeas \comb_374|dataIN[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PinRX~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_374|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataIN [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataIN[7] .is_wysiwyg = "true";
defparam \comb_374|dataIN[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N38
dffeas \comb_374|dataIN[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_374|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataIN [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataIN[6] .is_wysiwyg = "true";
defparam \comb_374|dataIN[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N32
dffeas \comb_374|dataIN[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_374|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataIN [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataIN[5] .is_wysiwyg = "true";
defparam \comb_374|dataIN[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N38
dffeas \comb_374|dataIN[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_374|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataIN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataIN[4] .is_wysiwyg = "true";
defparam \comb_374|dataIN[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N11
dffeas \comb_374|dataIN[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_374|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataIN [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataIN[3] .is_wysiwyg = "true";
defparam \comb_374|dataIN[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N8
dffeas \comb_374|dataIN[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_374|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataIN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataIN[2] .is_wysiwyg = "true";
defparam \comb_374|dataIN[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N50
dffeas \comb_374|dataIN[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_374|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataIN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataIN[1] .is_wysiwyg = "true";
defparam \comb_374|dataIN[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N24
cyclonev_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = ( \comb_374|dataIN [5] & ( \comb_374|dataIN [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|dataIN [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_374|dataIN [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~5 .extended_lut = "off";
defparam \always0~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N54
cyclonev_lcell_comb \comb_374|flagOUT_DataResive~0 (
// Equation(s):
// \comb_374|flagOUT_DataResive~0_combout  = ( \comb_374|clok2048MbodCounterRX [3] & ( \comb_374|dataCounter [1] & ( (\comb_374|clok2048MbodCounterRX [4] & (!\comb_374|dataCounter [0] & (!\comb_374|dataCounter [2] & !\comb_374|dataCounter [3]))) ) ) )

	.dataa(!\comb_374|clok2048MbodCounterRX [4]),
	.datab(!\comb_374|dataCounter [0]),
	.datac(!\comb_374|dataCounter [2]),
	.datad(!\comb_374|dataCounter [3]),
	.datae(!\comb_374|clok2048MbodCounterRX [3]),
	.dataf(!\comb_374|dataCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|flagOUT_DataResive~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|flagOUT_DataResive~0 .extended_lut = "off";
defparam \comb_374|flagOUT_DataResive~0 .lut_mask = 64'h0000000000004000;
defparam \comb_374|flagOUT_DataResive~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N18
cyclonev_lcell_comb \comb_374|flagOUT_DataResive~1 (
// Equation(s):
// \comb_374|flagOUT_DataResive~1_combout  = ( \comb_374|flagOUT_DataResive~q  & ( \comb_374|always0~1_combout  & ( (!\PinRX~input_o ) # (((!\comb_374|Equal2~0_combout  & \comb_374|flagOUT_DataResive~0_combout )) # (\comb_374|Equal2~1_combout )) ) ) ) # ( 
// !\comb_374|flagOUT_DataResive~q  & ( \comb_374|always0~1_combout  & ( (!\comb_374|Equal2~0_combout  & \comb_374|flagOUT_DataResive~0_combout ) ) ) ) # ( \comb_374|flagOUT_DataResive~q  & ( !\comb_374|always0~1_combout  ) ) # ( 
// !\comb_374|flagOUT_DataResive~q  & ( !\comb_374|always0~1_combout  & ( (!\comb_374|Equal2~0_combout  & \comb_374|flagOUT_DataResive~0_combout ) ) ) )

	.dataa(!\comb_374|Equal2~0_combout ),
	.datab(!\PinRX~input_o ),
	.datac(!\comb_374|Equal2~1_combout ),
	.datad(!\comb_374|flagOUT_DataResive~0_combout ),
	.datae(!\comb_374|flagOUT_DataResive~q ),
	.dataf(!\comb_374|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|flagOUT_DataResive~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|flagOUT_DataResive~1 .extended_lut = "off";
defparam \comb_374|flagOUT_DataResive~1 .lut_mask = 64'h00AAFFFF00AACFEF;
defparam \comb_374|flagOUT_DataResive~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N20
dffeas \comb_374|flagOUT_DataResive (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|flagOUT_DataResive~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|flagOUT_DataResive~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|flagOUT_DataResive .is_wysiwyg = "true";
defparam \comb_374|flagOUT_DataResive .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( CounterStopWriteRAM[0] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( CounterStopWriteRAM[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!CounterStopWriteRAM[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y19_N41
dffeas \comb_374|dataIN[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_374|dataIN[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataIN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataIN[0] .is_wysiwyg = "true";
defparam \comb_374|dataIN[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N42
cyclonev_lcell_comb \always0~11 (
// Equation(s):
// \always0~11_combout  = ( \comb_374|dataIN [0] & ( (\comb_374|dataIN [6] & (\comb_374|dataIN [4] & \comb_374|dataIN [2])) ) )

	.dataa(gnd),
	.datab(!\comb_374|dataIN [6]),
	.datac(!\comb_374|dataIN [4]),
	.datad(!\comb_374|dataIN [2]),
	.datae(gnd),
	.dataf(!\comb_374|dataIN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~11 .extended_lut = "off";
defparam \always0~11 .lut_mask = 64'h0000000000030003;
defparam \always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \State~12 (
// Equation(s):
// \State~12_combout  = ( \always0~4_combout  & ( (!\State.0001~DUPLICATE_q  & (((\always0~5_combout  & \always0~11_combout )))) # (\State.0001~DUPLICATE_q  & (!\comb_374|flagOUT_DataResive~q )) ) ) # ( !\always0~4_combout  & ( 
// (!\comb_374|flagOUT_DataResive~q  & \State.0001~DUPLICATE_q ) ) )

	.dataa(!\comb_374|flagOUT_DataResive~q ),
	.datab(!\always0~5_combout ),
	.datac(!\State.0001~DUPLICATE_q ),
	.datad(!\always0~11_combout ),
	.datae(gnd),
	.dataf(!\always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~12 .extended_lut = "off";
defparam \State~12 .lut_mask = 64'h0A0A0A0A0A3A0A3A;
defparam \State~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N39
cyclonev_lcell_comb \always0~10 (
// Equation(s):
// \always0~10_combout  = ( \State.0001~DUPLICATE_q  & ( \comb_374|flagOUT_DataResive~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_374|flagOUT_DataResive~q ),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~10 .extended_lut = "off";
defparam \always0~10 .lut_mask = 64'h0000000000FF00FF;
defparam \always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N0
cyclonev_lcell_comb \CounterStopWriteRAM[13]~5 (
// Equation(s):
// \CounterStopWriteRAM[13]~5_combout  = ( \always0~4_combout  & ( (((\always0~11_combout  & \always0~5_combout )) # (\CounterStopWriteRAM~4_combout )) # (\always0~10_combout ) ) ) # ( !\always0~4_combout  & ( (\CounterStopWriteRAM~4_combout ) # 
// (\always0~10_combout ) ) )

	.dataa(!\always0~11_combout ),
	.datab(!\always0~10_combout ),
	.datac(!\CounterStopWriteRAM~4_combout ),
	.datad(!\always0~5_combout ),
	.datae(gnd),
	.dataf(!\always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM[13]~5 .extended_lut = "off";
defparam \CounterStopWriteRAM[13]~5 .lut_mask = 64'h3F3F3F3F3F7F3F7F;
defparam \CounterStopWriteRAM[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N19
dffeas \CounterStopWriteRAM[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[11]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N3
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \CounterStopWriteRAM[1]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~2  ))
// \Add1~26  = CARRY(( \CounterStopWriteRAM[1]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CounterStopWriteRAM[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N57
cyclonev_lcell_comb \CounterStopWriteRAM~11 (
// Equation(s):
// \CounterStopWriteRAM~11_combout  = ( \State.0001~DUPLICATE_q  & ( (!\comb_374|flagOUT_DataResive~q ) # (\Add1~25_sumout ) ) ) # ( !\State.0001~DUPLICATE_q  )

	.dataa(gnd),
	.datab(!\comb_374|flagOUT_DataResive~q ),
	.datac(gnd),
	.datad(!\Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~11 .extended_lut = "off";
defparam \CounterStopWriteRAM~11 .lut_mask = 64'hFFFFFFFFCCFFCCFF;
defparam \CounterStopWriteRAM~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N58
dffeas \CounterStopWriteRAM[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N6
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( CounterStopWriteRAM[2] ) + ( VCC ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( CounterStopWriteRAM[2] ) + ( VCC ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!CounterStopWriteRAM[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \CounterStopWriteRAM~12 (
// Equation(s):
// \CounterStopWriteRAM~12_combout  = ( \State.0001~DUPLICATE_q  & ( (!\comb_374|flagOUT_DataResive~q ) # (\Add1~29_sumout ) ) ) # ( !\State.0001~DUPLICATE_q  )

	.dataa(gnd),
	.datab(!\comb_374|flagOUT_DataResive~q ),
	.datac(gnd),
	.datad(!\Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~12 .extended_lut = "off";
defparam \CounterStopWriteRAM~12 .lut_mask = 64'hFFFFFFFFCCFFCCFF;
defparam \CounterStopWriteRAM~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N37
dffeas \CounterStopWriteRAM[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[2] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N9
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \CounterStopWriteRAM[3]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~30  ))
// \Add1~22  = CARRY(( \CounterStopWriteRAM[3]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CounterStopWriteRAM[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N12
cyclonev_lcell_comb \CounterStopWriteRAM~10 (
// Equation(s):
// \CounterStopWriteRAM~10_combout  = ( \State.0001~DUPLICATE_q  & ( (\comb_374|flagOUT_DataResive~q  & \Add1~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\comb_374|flagOUT_DataResive~q ),
	.datac(gnd),
	.datad(!\Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~10 .extended_lut = "off";
defparam \CounterStopWriteRAM~10 .lut_mask = 64'h0000000000330033;
defparam \CounterStopWriteRAM~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N13
dffeas \CounterStopWriteRAM[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N12
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( CounterStopWriteRAM[4] ) + ( VCC ) + ( \Add1~22  ))
// \Add1~38  = CARRY(( CounterStopWriteRAM[4] ) + ( VCC ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!CounterStopWriteRAM[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N54
cyclonev_lcell_comb \CounterStopWriteRAM~14 (
// Equation(s):
// \CounterStopWriteRAM~14_combout  = ( \Add1~37_sumout  & ( (\State.0001~DUPLICATE_q  & \comb_374|flagOUT_DataResive~q ) ) )

	.dataa(gnd),
	.datab(!\State.0001~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\comb_374|flagOUT_DataResive~q ),
	.datae(gnd),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~14 .extended_lut = "off";
defparam \CounterStopWriteRAM~14 .lut_mask = 64'h0000000000330033;
defparam \CounterStopWriteRAM~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N56
dffeas \CounterStopWriteRAM[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[4] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N15
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( CounterStopWriteRAM[5] ) + ( VCC ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( CounterStopWriteRAM[5] ) + ( VCC ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!CounterStopWriteRAM[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N27
cyclonev_lcell_comb \CounterStopWriteRAM~15 (
// Equation(s):
// \CounterStopWriteRAM~15_combout  = ( \State.0001~DUPLICATE_q  & ( (!\comb_374|flagOUT_DataResive~q ) # (\Add1~41_sumout ) ) ) # ( !\State.0001~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|flagOUT_DataResive~q ),
	.datad(!\Add1~41_sumout ),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~15 .extended_lut = "off";
defparam \CounterStopWriteRAM~15 .lut_mask = 64'hFFFFFFFFF0FFF0FF;
defparam \CounterStopWriteRAM~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N28
dffeas \CounterStopWriteRAM[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[5] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N18
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \CounterStopWriteRAM[6]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \CounterStopWriteRAM[6]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CounterStopWriteRAM[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N21
cyclonev_lcell_comb \CounterStopWriteRAM~16 (
// Equation(s):
// \CounterStopWriteRAM~16_combout  = ( \State.0001~DUPLICATE_q  & ( (!\comb_374|flagOUT_DataResive~q ) # (\Add1~45_sumout ) ) ) # ( !\State.0001~DUPLICATE_q  )

	.dataa(gnd),
	.datab(!\comb_374|flagOUT_DataResive~q ),
	.datac(!\Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~16 .extended_lut = "off";
defparam \CounterStopWriteRAM~16 .lut_mask = 64'hFFFFFFFFCFCFCFCF;
defparam \CounterStopWriteRAM~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N22
dffeas \CounterStopWriteRAM[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N21
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \CounterStopWriteRAM[7]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( \CounterStopWriteRAM[7]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CounterStopWriteRAM[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N48
cyclonev_lcell_comb \CounterStopWriteRAM~17 (
// Equation(s):
// \CounterStopWriteRAM~17_combout  = ( \Add1~49_sumout  & ( (\State.0001~DUPLICATE_q  & \comb_374|flagOUT_DataResive~q ) ) )

	.dataa(gnd),
	.datab(!\State.0001~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\comb_374|flagOUT_DataResive~q ),
	.datae(gnd),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~17 .extended_lut = "off";
defparam \CounterStopWriteRAM~17 .lut_mask = 64'h0000000000330033;
defparam \CounterStopWriteRAM~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N49
dffeas \CounterStopWriteRAM[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N24
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \CounterStopWriteRAM[8]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \CounterStopWriteRAM[8]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(!\CounterStopWriteRAM[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000000000003333;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N3
cyclonev_lcell_comb \CounterStopWriteRAM~18 (
// Equation(s):
// \CounterStopWriteRAM~18_combout  = ( \State.0001~DUPLICATE_q  & ( (\comb_374|flagOUT_DataResive~q  & \Add1~53_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|flagOUT_DataResive~q ),
	.datad(!\Add1~53_sumout ),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~18 .extended_lut = "off";
defparam \CounterStopWriteRAM~18 .lut_mask = 64'h00000000000F000F;
defparam \CounterStopWriteRAM~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N4
dffeas \CounterStopWriteRAM[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N27
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( CounterStopWriteRAM[9] ) + ( VCC ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( CounterStopWriteRAM[9] ) + ( VCC ) + ( \Add1~54  ))

	.dataa(!CounterStopWriteRAM[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000000000005555;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N51
cyclonev_lcell_comb \CounterStopWriteRAM~19 (
// Equation(s):
// \CounterStopWriteRAM~19_combout  = ( \Add1~57_sumout  & ( (\State.0001~DUPLICATE_q  & \comb_374|flagOUT_DataResive~q ) ) )

	.dataa(gnd),
	.datab(!\State.0001~DUPLICATE_q ),
	.datac(!\comb_374|flagOUT_DataResive~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~19 .extended_lut = "off";
defparam \CounterStopWriteRAM~19 .lut_mask = 64'h0000000003030303;
defparam \CounterStopWriteRAM~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N53
dffeas \CounterStopWriteRAM[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[9] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N30
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \CounterStopWriteRAM[10]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~58  ))
// \Add1~6  = CARRY(( \CounterStopWriteRAM[10]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CounterStopWriteRAM[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N42
cyclonev_lcell_comb \CounterStopWriteRAM~6 (
// Equation(s):
// \CounterStopWriteRAM~6_combout  = ( \State.0001~DUPLICATE_q  & ( (\Add1~5_sumout  & \comb_374|flagOUT_DataResive~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~5_sumout ),
	.datad(!\comb_374|flagOUT_DataResive~q ),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~6 .extended_lut = "off";
defparam \CounterStopWriteRAM~6 .lut_mask = 64'h00000000000F000F;
defparam \CounterStopWriteRAM~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N43
dffeas \CounterStopWriteRAM[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[10]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N33
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \CounterStopWriteRAM[11]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \CounterStopWriteRAM[11]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CounterStopWriteRAM[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N18
cyclonev_lcell_comb \CounterStopWriteRAM~7 (
// Equation(s):
// \CounterStopWriteRAM~7_combout  = ( \Add1~9_sumout  & ( (\comb_374|flagOUT_DataResive~q  & \State.0001~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\comb_374|flagOUT_DataResive~q ),
	.datac(gnd),
	.datad(!\State.0001~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~7 .extended_lut = "off";
defparam \CounterStopWriteRAM~7 .lut_mask = 64'h0000000000330033;
defparam \CounterStopWriteRAM~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N20
dffeas \CounterStopWriteRAM[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[11] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N44
dffeas \CounterStopWriteRAM[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[10] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N24
cyclonev_lcell_comb \CounterStopWriteRAM~0 (
// Equation(s):
// \CounterStopWriteRAM~0_combout  = ( !CounterStopWriteRAM[10] & ( !CounterStopWriteRAM[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!CounterStopWriteRAM[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!CounterStopWriteRAM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~0 .extended_lut = "off";
defparam \CounterStopWriteRAM~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \CounterStopWriteRAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N23
dffeas \CounterStopWriteRAM[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[6] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N5
dffeas \CounterStopWriteRAM[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[8] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N50
dffeas \CounterStopWriteRAM[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[7] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N6
cyclonev_lcell_comb \CounterStopWriteRAM~2 (
// Equation(s):
// \CounterStopWriteRAM~2_combout  = ( !CounterStopWriteRAM[7] & ( !CounterStopWriteRAM[9] & ( (!CounterStopWriteRAM[6] & (!CounterStopWriteRAM[5] & (!CounterStopWriteRAM[8] & !CounterStopWriteRAM[4]))) ) ) )

	.dataa(!CounterStopWriteRAM[6]),
	.datab(!CounterStopWriteRAM[5]),
	.datac(!CounterStopWriteRAM[8]),
	.datad(!CounterStopWriteRAM[4]),
	.datae(!CounterStopWriteRAM[7]),
	.dataf(!CounterStopWriteRAM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~2 .extended_lut = "off";
defparam \CounterStopWriteRAM~2 .lut_mask = 64'h8000000000000000;
defparam \CounterStopWriteRAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N36
cyclonev_lcell_comb \State~10 (
// Equation(s):
// \State~10_combout  = ( \CounterStopWriteRAM~1_combout  & ( (\State.0010~q  & ((!\CounterStopWriteRAM~0_combout ) # ((!\CounterStopWriteRAM~2_combout ) # (CounterStopWriteRAM[0])))) ) ) # ( !\CounterStopWriteRAM~1_combout  & ( \State.0010~q  ) )

	.dataa(!\CounterStopWriteRAM~0_combout ),
	.datab(!\CounterStopWriteRAM~2_combout ),
	.datac(!\State.0010~q ),
	.datad(!CounterStopWriteRAM[0]),
	.datae(gnd),
	.dataf(!\CounterStopWriteRAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~10 .extended_lut = "off";
defparam \State~10 .lut_mask = 64'h0F0F0F0F0E0F0E0F;
defparam \State~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N45
cyclonev_lcell_comb \State~11 (
// Equation(s):
// \State~11_combout  = ( \always0~10_combout  & ( !\State~10_combout  ) ) # ( !\always0~10_combout  & ( !\State~10_combout  $ (((!\always0~11_combout ) # ((!\always0~5_combout ) # (!\always0~4_combout )))) ) )

	.dataa(!\always0~11_combout ),
	.datab(!\always0~5_combout ),
	.datac(!\always0~4_combout ),
	.datad(!\State~10_combout ),
	.datae(gnd),
	.dataf(!\always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~11 .extended_lut = "off";
defparam \State~11 .lut_mask = 64'h01FE01FEFF00FF00;
defparam \State~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N41
dffeas \State.0010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\always0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\State~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0010 .is_wysiwyg = "true";
defparam \State.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N48
cyclonev_lcell_comb \CounterStopWriteRAM~4 (
// Equation(s):
// \CounterStopWriteRAM~4_combout  = ( \CounterStopWriteRAM~2_combout  & ( (\CounterStopWriteRAM~0_combout  & (\CounterStopWriteRAM~1_combout  & (\State.0010~q  & CounterStopWriteRAM[0]))) ) )

	.dataa(!\CounterStopWriteRAM~0_combout ),
	.datab(!\CounterStopWriteRAM~1_combout ),
	.datac(!\State.0010~q ),
	.datad(!CounterStopWriteRAM[0]),
	.datae(gnd),
	.dataf(!\CounterStopWriteRAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~4 .extended_lut = "off";
defparam \CounterStopWriteRAM~4 .lut_mask = 64'h0000000000010001;
defparam \CounterStopWriteRAM~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N55
dffeas \CounterStopWriteRAM[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N36
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \CounterStopWriteRAM[12]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~10  ))
// \Add1~34  = CARRY(( \CounterStopWriteRAM[12]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!\CounterStopWriteRAM[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000000000003333;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N15
cyclonev_lcell_comb \CounterStopWriteRAM~13 (
// Equation(s):
// \CounterStopWriteRAM~13_combout  = ( \State.0001~DUPLICATE_q  & ( (\comb_374|flagOUT_DataResive~q  & \Add1~33_sumout ) ) )

	.dataa(gnd),
	.datab(!\comb_374|flagOUT_DataResive~q ),
	.datac(gnd),
	.datad(!\Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~13 .extended_lut = "off";
defparam \CounterStopWriteRAM~13 .lut_mask = 64'h0000000000330033;
defparam \CounterStopWriteRAM~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N16
dffeas \CounterStopWriteRAM[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[12]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \CounterStopWriteRAM[13]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~34  ))
// \Add1~14  = CARRY(( \CounterStopWriteRAM[13]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~34  ))

	.dataa(!\CounterStopWriteRAM[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000000000005555;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N51
cyclonev_lcell_comb \CounterStopWriteRAM~8 (
// Equation(s):
// \CounterStopWriteRAM~8_combout  = ( \Add1~13_sumout  & ( (\comb_374|flagOUT_DataResive~q  & \State.0001~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|flagOUT_DataResive~q ),
	.datad(!\State.0001~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~8 .extended_lut = "off";
defparam \CounterStopWriteRAM~8 .lut_mask = 64'h00000000000F000F;
defparam \CounterStopWriteRAM~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N52
dffeas \CounterStopWriteRAM[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CounterStopWriteRAM[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[13]~DUPLICATE .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \CounterStopWriteRAM[14]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CounterStopWriteRAM[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N54
cyclonev_lcell_comb \CounterStopWriteRAM~9 (
// Equation(s):
// \CounterStopWriteRAM~9_combout  = ( \Add1~17_sumout  & ( (\comb_374|flagOUT_DataResive~q  & \State.0001~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\comb_374|flagOUT_DataResive~q ),
	.datac(gnd),
	.datad(!\State.0001~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~9 .extended_lut = "off";
defparam \CounterStopWriteRAM~9 .lut_mask = 64'h0000000000330033;
defparam \CounterStopWriteRAM~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N56
dffeas \CounterStopWriteRAM[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[14] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N14
dffeas \CounterStopWriteRAM[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[3] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N53
dffeas \CounterStopWriteRAM[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[13] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N17
dffeas \CounterStopWriteRAM[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[12] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N59
dffeas \CounterStopWriteRAM[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[1] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y20_N30
cyclonev_lcell_comb \CounterStopWriteRAM~1 (
// Equation(s):
// \CounterStopWriteRAM~1_combout  = ( !CounterStopWriteRAM[1] & ( !CounterStopWriteRAM[2] & ( (!CounterStopWriteRAM[14] & (!CounterStopWriteRAM[3] & (!CounterStopWriteRAM[13] & !CounterStopWriteRAM[12]))) ) ) )

	.dataa(!CounterStopWriteRAM[14]),
	.datab(!CounterStopWriteRAM[3]),
	.datac(!CounterStopWriteRAM[13]),
	.datad(!CounterStopWriteRAM[12]),
	.datae(!CounterStopWriteRAM[1]),
	.dataf(!CounterStopWriteRAM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~1 .extended_lut = "off";
defparam \CounterStopWriteRAM~1 .lut_mask = 64'h8000000000000000;
defparam \CounterStopWriteRAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \State~13 (
// Equation(s):
// \State~13_combout  = ( \State.0010~q  & ( \CounterStopWriteRAM~0_combout  & ( (!\CounterStopWriteRAM~1_combout ) # ((!\CounterStopWriteRAM~2_combout ) # ((!CounterStopWriteRAM[0] & \State~12_combout ))) ) ) ) # ( !\State.0010~q  & ( 
// \CounterStopWriteRAM~0_combout  & ( \State~12_combout  ) ) ) # ( \State.0010~q  & ( !\CounterStopWriteRAM~0_combout  ) ) # ( !\State.0010~q  & ( !\CounterStopWriteRAM~0_combout  & ( \State~12_combout  ) ) )

	.dataa(!CounterStopWriteRAM[0]),
	.datab(!\State~12_combout ),
	.datac(!\CounterStopWriteRAM~1_combout ),
	.datad(!\CounterStopWriteRAM~2_combout ),
	.datae(!\State.0010~q ),
	.dataf(!\CounterStopWriteRAM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~13 .extended_lut = "off";
defparam \State~13 .lut_mask = 64'h3333FFFF3333FFF2;
defparam \State~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N49
dffeas \State.0001~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\State~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0001~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0001~DUPLICATE .is_wysiwyg = "true";
defparam \State.0001~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N57
cyclonev_lcell_comb \CounterStopWriteRAM~3 (
// Equation(s):
// \CounterStopWriteRAM~3_combout  = ( \State.0001~DUPLICATE_q  & ( (\comb_374|flagOUT_DataResive~q  & \Add1~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|flagOUT_DataResive~q ),
	.datad(!\Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\State.0001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CounterStopWriteRAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CounterStopWriteRAM~3 .extended_lut = "off";
defparam \CounterStopWriteRAM~3 .lut_mask = 64'h00000000000F000F;
defparam \CounterStopWriteRAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N59
dffeas \CounterStopWriteRAM[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CounterStopWriteRAM~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CounterStopWriteRAM~4_combout ),
	.sload(gnd),
	.ena(\CounterStopWriteRAM[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CounterStopWriteRAM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CounterStopWriteRAM[0] .is_wysiwyg = "true";
defparam \CounterStopWriteRAM[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \State~9 (
// Equation(s):
// \State~9_combout  = ( \State.0010~q  & ( \CounterStopWriteRAM~2_combout  & ( (!CounterStopWriteRAM[0]) # ((!\CounterStopWriteRAM~0_combout ) # (!\CounterStopWriteRAM~1_combout )) ) ) ) # ( !\State.0010~q  & ( \CounterStopWriteRAM~2_combout  ) ) # ( 
// \State.0010~q  & ( !\CounterStopWriteRAM~2_combout  ) ) # ( !\State.0010~q  & ( !\CounterStopWriteRAM~2_combout  ) )

	.dataa(!CounterStopWriteRAM[0]),
	.datab(!\CounterStopWriteRAM~0_combout ),
	.datac(!\CounterStopWriteRAM~1_combout ),
	.datad(gnd),
	.datae(!\State.0010~q ),
	.dataf(!\CounterStopWriteRAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\State~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \State~9 .extended_lut = "off";
defparam \State~9 .lut_mask = 64'hFFFFFFFFFFFFFEFE;
defparam \State~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y20_N11
dffeas \State.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\State~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\State~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0000 .is_wysiwyg = "true";
defparam \State.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N12
cyclonev_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = ( !\State.0000~q  & ( (\comb_374|dataIN [3] & (\comb_374|dataIN [7] & \comb_374|flagOUT_DataResive~q )) ) )

	.dataa(gnd),
	.datab(!\comb_374|dataIN [3]),
	.datac(!\comb_374|dataIN [7]),
	.datad(!\comb_374|flagOUT_DataResive~q ),
	.datae(gnd),
	.dataf(!\State.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~4 .extended_lut = "off";
defparam \always0~4 .lut_mask = 64'h0003000300000000;
defparam \always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N30
cyclonev_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = ( !\comb_374|dataIN [5] & ( (!\comb_374|dataIN [1] & (\comb_374|dataIN [2] & \comb_374|dataIN [6])) ) )

	.dataa(!\comb_374|dataIN [1]),
	.datab(gnd),
	.datac(!\comb_374|dataIN [2]),
	.datad(!\comb_374|dataIN [6]),
	.datae(gnd),
	.dataf(!\comb_374|dataIN [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~8 .extended_lut = "off";
defparam \always0~8 .lut_mask = 64'h000A000A00000000;
defparam \always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N6
cyclonev_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (!\comb_374|dataIN [6] & !\comb_374|dataIN [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|dataIN [6]),
	.datad(!\comb_374|dataIN [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~6 .extended_lut = "off";
defparam \always0~6 .lut_mask = 64'hF000F000F000F000;
defparam \always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N33
cyclonev_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = ( !\comb_374|dataIN [4] & ( (!\ActionDataTransmitToUART[0]~DUPLICATE_q  & !\comb_374|dataIN [0]) ) )

	.dataa(gnd),
	.datab(!\ActionDataTransmitToUART[0]~DUPLICATE_q ),
	.datac(!\comb_374|dataIN [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_374|dataIN [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~7 .extended_lut = "off";
defparam \always0~7 .lut_mask = 64'hC0C0C0C000000000;
defparam \always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N57
cyclonev_lcell_comb \ActionDataTransmitToUART[0]~0 (
// Equation(s):
// \ActionDataTransmitToUART[0]~0_combout  = ( \always0~7_combout  & ( (\always0~4_combout  & (((\always0~5_combout  & \always0~6_combout )) # (\always0~8_combout ))) ) )

	.dataa(!\always0~5_combout ),
	.datab(!\always0~4_combout ),
	.datac(!\always0~8_combout ),
	.datad(!\always0~6_combout ),
	.datae(gnd),
	.dataf(!\always0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ActionDataTransmitToUART[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ActionDataTransmitToUART[0]~0 .extended_lut = "off";
defparam \ActionDataTransmitToUART[0]~0 .lut_mask = 64'h0000000003130313;
defparam \ActionDataTransmitToUART[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N39
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( !\comb_374|dataIN [5] & ( \comb_374|dataIN [4] & ( (\comb_374|dataIN [6] & (\comb_374|dataIN [0] & (\comb_374|dataIN [2] & !\comb_374|dataIN [1]))) ) ) )

	.dataa(!\comb_374|dataIN [6]),
	.datab(!\comb_374|dataIN [0]),
	.datac(!\comb_374|dataIN [2]),
	.datad(!\comb_374|dataIN [1]),
	.datae(!\comb_374|dataIN [5]),
	.dataf(!\comb_374|dataIN [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h0000000001000000;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N27
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( !\State.0000~q  & ( (!\comb_374|dataIN [7] & (!\ActionDataTransmitToUART[0]~DUPLICATE_q  & (!\comb_374|dataIN [3] & \comb_374|flagOUT_DataResive~q ))) ) )

	.dataa(!\comb_374|dataIN [7]),
	.datab(!\ActionDataTransmitToUART[0]~DUPLICATE_q ),
	.datac(!\comb_374|dataIN [3]),
	.datad(!\comb_374|flagOUT_DataResive~q ),
	.datae(gnd),
	.dataf(!\State.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'h0080008000000000;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N51
cyclonev_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\always0~1_combout  & \always0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always0~1_combout ),
	.datad(!\always0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'h000F000F000F000F;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N18
cyclonev_lcell_comb \ActionDataTransmitToUART~4 (
// Equation(s):
// \ActionDataTransmitToUART~4_combout  = ( \ActionDataTransmitToUART[0]~0_combout  & ( !\ActionDataTransmitToUART[0]~DUPLICATE_q  ) ) # ( !\ActionDataTransmitToUART[0]~0_combout  & ( (!\ActionDataTransmitToUART[0]~DUPLICATE_q  & 
// ((ActionDataTransmitToUART[2]) # (\always0~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\ActionDataTransmitToUART[0]~DUPLICATE_q ),
	.datac(!\always0~3_combout ),
	.datad(!ActionDataTransmitToUART[2]),
	.datae(gnd),
	.dataf(!\ActionDataTransmitToUART[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ActionDataTransmitToUART~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ActionDataTransmitToUART~4 .extended_lut = "off";
defparam \ActionDataTransmitToUART~4 .lut_mask = 64'h0CCC0CCCCCCCCCCC;
defparam \ActionDataTransmitToUART~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y19_N20
dffeas \ActionDataTransmitToUART[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ActionDataTransmitToUART~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ActionDataTransmitToUART[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ActionDataTransmitToUART[2] .is_wysiwyg = "true";
defparam \ActionDataTransmitToUART[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N16
dffeas \ActionDataTransmitToUART[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ActionDataTransmitToUART[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ActionDataTransmitToUART[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ActionDataTransmitToUART[0] .is_wysiwyg = "true";
defparam \ActionDataTransmitToUART[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \ActionDataTransmitToUART[1]~3 (
// Equation(s):
// \ActionDataTransmitToUART[1]~3_combout  = ( ActionDataTransmitToUART[0] & ( ActionDataTransmitToUART[2] ) ) # ( !ActionDataTransmitToUART[0] & ( ((ActionDataTransmitToUART[1]) # (\always0~3_combout )) # (\ActionDataTransmitToUART[0]~0_combout ) ) )

	.dataa(!\ActionDataTransmitToUART[0]~0_combout ),
	.datab(!ActionDataTransmitToUART[2]),
	.datac(!\always0~3_combout ),
	.datad(!ActionDataTransmitToUART[1]),
	.datae(gnd),
	.dataf(!ActionDataTransmitToUART[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ActionDataTransmitToUART[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ActionDataTransmitToUART[1]~3 .extended_lut = "off";
defparam \ActionDataTransmitToUART[1]~3 .lut_mask = 64'h5FFF5FFF33333333;
defparam \ActionDataTransmitToUART[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N25
dffeas \ActionDataTransmitToUART[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ActionDataTransmitToUART[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ActionDataTransmitToUART[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ActionDataTransmitToUART[1] .is_wysiwyg = "true";
defparam \ActionDataTransmitToUART[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N15
cyclonev_lcell_comb \ActionDataTransmitToUART[0]~1 (
// Equation(s):
// \ActionDataTransmitToUART[0]~1_combout  = ( \always0~3_combout  & ( (!ActionDataTransmitToUART[0]) # (ActionDataTransmitToUART[1]) ) ) # ( !\always0~3_combout  & ( (!ActionDataTransmitToUART[0] & ((\ActionDataTransmitToUART[0]~0_combout ))) # 
// (ActionDataTransmitToUART[0] & (ActionDataTransmitToUART[1])) ) )

	.dataa(!ActionDataTransmitToUART[1]),
	.datab(gnd),
	.datac(!\ActionDataTransmitToUART[0]~0_combout ),
	.datad(!ActionDataTransmitToUART[0]),
	.datae(gnd),
	.dataf(!\always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ActionDataTransmitToUART[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ActionDataTransmitToUART[0]~1 .extended_lut = "off";
defparam \ActionDataTransmitToUART[0]~1 .lut_mask = 64'h0F550F55FF55FF55;
defparam \ActionDataTransmitToUART[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y19_N17
dffeas \ActionDataTransmitToUART[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ActionDataTransmitToUART[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ActionDataTransmitToUART[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ActionDataTransmitToUART[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ActionDataTransmitToUART[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N7
dffeas \comb_374|dataCounterTX[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounterTX[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounterTX[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounterTX[3]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_374|dataCounterTX[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N26
dffeas \comb_374|dataCounterTX[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounterTX[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_374|Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounterTX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounterTX[2] .is_wysiwyg = "true";
defparam \comb_374|dataCounterTX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N49
dffeas \comb_374|dataCounterTX[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounterTX[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounterTX[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounterTX[1]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_374|dataCounterTX[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y19_N24
cyclonev_lcell_comb \comb_374|dataCounterTX[2]~1 (
// Equation(s):
// \comb_374|dataCounterTX[2]~1_combout  = ( \comb_374|dataCounterTX [2] & ( \comb_374|dataCounterTX[1]~DUPLICATE_q  ) ) # ( \comb_374|dataCounterTX [2] & ( !\comb_374|dataCounterTX[1]~DUPLICATE_q  & ( (\comb_374|dataCounterTX [0]) # (\comb_374|dataCounterTX 
// [3]) ) ) ) # ( !\comb_374|dataCounterTX [2] & ( !\comb_374|dataCounterTX[1]~DUPLICATE_q  & ( (\comb_374|dataCounterTX [3] & !\comb_374|dataCounterTX [0]) ) ) )

	.dataa(!\comb_374|dataCounterTX [3]),
	.datab(gnd),
	.datac(!\comb_374|dataCounterTX [0]),
	.datad(gnd),
	.datae(!\comb_374|dataCounterTX [2]),
	.dataf(!\comb_374|dataCounterTX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounterTX[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounterTX[2]~1 .extended_lut = "off";
defparam \comb_374|dataCounterTX[2]~1 .lut_mask = 64'h50505F5F0000FFFF;
defparam \comb_374|dataCounterTX[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N25
dffeas \comb_374|dataCounterTX[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounterTX[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_374|Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounterTX[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounterTX[2]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_374|dataCounterTX[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N48
cyclonev_lcell_comb \comb_374|shiftRegTX[1]~0 (
// Equation(s):
// \comb_374|shiftRegTX[1]~0_combout  = ( !\comb_374|dataCounterTX[1]~DUPLICATE_q  & ( (\ActionDataTransmitToUART[0]~DUPLICATE_q  & (\comb_374|dataCounterTX [0] & (!\comb_374|dataCounterTX[3]~DUPLICATE_q  & !\comb_374|dataCounterTX[2]~DUPLICATE_q ))) ) )

	.dataa(!\ActionDataTransmitToUART[0]~DUPLICATE_q ),
	.datab(!\comb_374|dataCounterTX [0]),
	.datac(!\comb_374|dataCounterTX[3]~DUPLICATE_q ),
	.datad(!\comb_374|dataCounterTX[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\comb_374|dataCounterTX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX[1]~0 .extended_lut = "off";
defparam \comb_374|shiftRegTX[1]~0 .lut_mask = 64'h1000100000000000;
defparam \comb_374|shiftRegTX[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N1
dffeas \comb_374|dataCounterTX[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounterTX[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounterTX[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounterTX[0]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_374|dataCounterTX[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \comb_374|Add3~0 (
// Equation(s):
// \comb_374|Add3~0_combout  = ( !\comb_374|dataCounterTX [1] & ( (!\comb_374|dataCounterTX[0]~DUPLICATE_q  & !\comb_374|dataCounterTX[2]~DUPLICATE_q ) ) )

	.dataa(!\comb_374|dataCounterTX[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\comb_374|dataCounterTX[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_374|dataCounterTX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|Add3~0 .extended_lut = "off";
defparam \comb_374|Add3~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \comb_374|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y19_N3
cyclonev_lcell_comb \comb_374|dataCounterTX~2 (
// Equation(s):
// \comb_374|dataCounterTX~2_combout  = ( \comb_374|dataCounterTX [3] & ( \comb_374|dataCounterTX[1]~DUPLICATE_q  & ( \comb_374|dataCounterTX [2] ) ) ) # ( \comb_374|dataCounterTX [3] & ( !\comb_374|dataCounterTX[1]~DUPLICATE_q  & ( \comb_374|dataCounterTX 
// [2] ) ) ) # ( !\comb_374|dataCounterTX [3] & ( !\comb_374|dataCounterTX[1]~DUPLICATE_q  & ( (!\comb_374|dataCounterTX [2] & ((!\comb_374|dataCounterTX [0]) # (\ActionDataTransmitToUART[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\comb_374|dataCounterTX [2]),
	.datab(gnd),
	.datac(!\ActionDataTransmitToUART[0]~DUPLICATE_q ),
	.datad(!\comb_374|dataCounterTX [0]),
	.datae(!\comb_374|dataCounterTX [3]),
	.dataf(!\comb_374|dataCounterTX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounterTX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounterTX~2 .extended_lut = "off";
defparam \comb_374|dataCounterTX~2 .lut_mask = 64'hAA0A555500005555;
defparam \comb_374|dataCounterTX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N33
cyclonev_lcell_comb \comb_374|Equal6~1 (
// Equation(s):
// \comb_374|Equal6~1_combout  = ( \comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q  & ( \comb_374|clok2048MbodCounterTX[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_374|clok2048MbodCounterTX[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\comb_374|clok2048MbodCounterTX[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|Equal6~1 .extended_lut = "off";
defparam \comb_374|Equal6~1 .lut_mask = 64'h0000000000FF00FF;
defparam \comb_374|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N21
cyclonev_lcell_comb \comb_374|dataCounterTX~3 (
// Equation(s):
// \comb_374|dataCounterTX~3_combout  = ( !\comb_374|dataCounterTX[2]~DUPLICATE_q  & ( (!\comb_374|dataCounterTX[3]~DUPLICATE_q  & (\ActionDataTransmitToUART[0]~DUPLICATE_q  & (!\comb_374|dataCounterTX [0] & !\comb_374|dataCounterTX[1]~DUPLICATE_q ))) ) )

	.dataa(!\comb_374|dataCounterTX[3]~DUPLICATE_q ),
	.datab(!\ActionDataTransmitToUART[0]~DUPLICATE_q ),
	.datac(!\comb_374|dataCounterTX [0]),
	.datad(!\comb_374|dataCounterTX[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\comb_374|dataCounterTX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounterTX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounterTX~3 .extended_lut = "off";
defparam \comb_374|dataCounterTX~3 .lut_mask = 64'h2000200000000000;
defparam \comb_374|dataCounterTX~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N39
cyclonev_lcell_comb \comb_374|dataCounterTX~4 (
// Equation(s):
// \comb_374|dataCounterTX~4_combout  = (!\comb_374|Equal6~1_combout  & \comb_374|dataCounterTX~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|Equal6~1_combout ),
	.datad(!\comb_374|dataCounterTX~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounterTX~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounterTX~4 .extended_lut = "off";
defparam \comb_374|dataCounterTX~4 .lut_mask = 64'h00F000F000F000F0;
defparam \comb_374|dataCounterTX~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \comb_374|dataCounterTX[3]~6 (
// Equation(s):
// \comb_374|dataCounterTX[3]~6_combout  = ( \comb_374|dataCounterTX [3] & ( \comb_374|dataCounterTX~4_combout  & ( ((!\comb_374|Add3~0_combout ) # ((!\comb_374|Equal6~0_combout ) # (\comb_374|dataCounterTX~2_combout ))) # (\comb_374|shiftRegTX[1]~0_combout 
// ) ) ) ) # ( !\comb_374|dataCounterTX [3] & ( \comb_374|dataCounterTX~4_combout  & ( ((!\comb_374|Equal6~0_combout ) # ((\comb_374|Add3~0_combout  & !\comb_374|dataCounterTX~2_combout ))) # (\comb_374|shiftRegTX[1]~0_combout ) ) ) ) # ( 
// \comb_374|dataCounterTX [3] & ( !\comb_374|dataCounterTX~4_combout  & ( ((!\comb_374|Add3~0_combout ) # ((!\comb_374|Equal6~0_combout ) # (\comb_374|dataCounterTX~2_combout ))) # (\comb_374|shiftRegTX[1]~0_combout ) ) ) ) # ( !\comb_374|dataCounterTX [3] 
// & ( !\comb_374|dataCounterTX~4_combout  & ( (\comb_374|Equal6~0_combout  & (((\comb_374|Add3~0_combout  & !\comb_374|dataCounterTX~2_combout )) # (\comb_374|shiftRegTX[1]~0_combout ))) ) ) )

	.dataa(!\comb_374|shiftRegTX[1]~0_combout ),
	.datab(!\comb_374|Add3~0_combout ),
	.datac(!\comb_374|Equal6~0_combout ),
	.datad(!\comb_374|dataCounterTX~2_combout ),
	.datae(!\comb_374|dataCounterTX [3]),
	.dataf(!\comb_374|dataCounterTX~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounterTX[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounterTX[3]~6 .extended_lut = "off";
defparam \comb_374|dataCounterTX[3]~6 .lut_mask = 64'h0705FDFFF7F5FDFF;
defparam \comb_374|dataCounterTX[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N8
dffeas \comb_374|dataCounterTX[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounterTX[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounterTX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounterTX[3] .is_wysiwyg = "true";
defparam \comb_374|dataCounterTX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N45
cyclonev_lcell_comb \comb_374|dataCounterTX[0]~7 (
// Equation(s):
// \comb_374|dataCounterTX[0]~7_combout  = ( \comb_374|dataCounterTX[2]~DUPLICATE_q  & ( (\comb_374|dataCounterTX [3] & \comb_374|dataCounterTX [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|dataCounterTX [3]),
	.datad(!\comb_374|dataCounterTX [0]),
	.datae(gnd),
	.dataf(!\comb_374|dataCounterTX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounterTX[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounterTX[0]~7 .extended_lut = "off";
defparam \comb_374|dataCounterTX[0]~7 .lut_mask = 64'h00000000000F000F;
defparam \comb_374|dataCounterTX[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N0
cyclonev_lcell_comb \comb_374|dataCounterTX[0]~8 (
// Equation(s):
// \comb_374|dataCounterTX[0]~8_combout  = ( \comb_374|dataCounterTX [0] & ( \comb_374|dataCounterTX~2_combout  & ( (!\comb_374|Equal6~0_combout ) # (\comb_374|dataCounterTX[0]~7_combout ) ) ) ) # ( !\comb_374|dataCounterTX [0] & ( 
// \comb_374|dataCounterTX~2_combout  & ( ((!\comb_374|Equal6~0_combout  & (!\comb_374|Equal6~1_combout  & \comb_374|dataCounterTX~3_combout ))) # (\comb_374|dataCounterTX[0]~7_combout ) ) ) ) # ( \comb_374|dataCounterTX [0] & ( 
// !\comb_374|dataCounterTX~2_combout  & ( (!\comb_374|Equal6~0_combout ) # (\comb_374|dataCounterTX[0]~7_combout ) ) ) ) # ( !\comb_374|dataCounterTX [0] & ( !\comb_374|dataCounterTX~2_combout  & ( (((!\comb_374|Equal6~1_combout  & 
// \comb_374|dataCounterTX~3_combout )) # (\comb_374|dataCounterTX[0]~7_combout )) # (\comb_374|Equal6~0_combout ) ) ) )

	.dataa(!\comb_374|Equal6~0_combout ),
	.datab(!\comb_374|dataCounterTX[0]~7_combout ),
	.datac(!\comb_374|Equal6~1_combout ),
	.datad(!\comb_374|dataCounterTX~3_combout ),
	.datae(!\comb_374|dataCounterTX [0]),
	.dataf(!\comb_374|dataCounterTX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounterTX[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounterTX[0]~8 .extended_lut = "off";
defparam \comb_374|dataCounterTX[0]~8 .lut_mask = 64'h77F7BBBB33B3BBBB;
defparam \comb_374|dataCounterTX[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N2
dffeas \comb_374|dataCounterTX[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounterTX[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounterTX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounterTX[0] .is_wysiwyg = "true";
defparam \comb_374|dataCounterTX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N48
cyclonev_lcell_comb \comb_374|dataCounterTX[1]~5 (
// Equation(s):
// \comb_374|dataCounterTX[1]~5_combout  = ( \comb_374|dataCounterTX [1] & ( \comb_374|dataCounterTX~4_combout  & ( (((!\comb_374|Equal6~0_combout ) # (\comb_374|dataCounterTX~2_combout )) # (\comb_374|shiftRegTX[1]~0_combout )) # (\comb_374|dataCounterTX 
// [0]) ) ) ) # ( !\comb_374|dataCounterTX [1] & ( \comb_374|dataCounterTX~4_combout  & ( ((!\comb_374|Equal6~0_combout ) # ((!\comb_374|dataCounterTX [0] & !\comb_374|dataCounterTX~2_combout ))) # (\comb_374|shiftRegTX[1]~0_combout ) ) ) ) # ( 
// \comb_374|dataCounterTX [1] & ( !\comb_374|dataCounterTX~4_combout  & ( (((!\comb_374|Equal6~0_combout ) # (\comb_374|dataCounterTX~2_combout )) # (\comb_374|shiftRegTX[1]~0_combout )) # (\comb_374|dataCounterTX [0]) ) ) ) # ( !\comb_374|dataCounterTX [1] 
// & ( !\comb_374|dataCounterTX~4_combout  & ( (\comb_374|Equal6~0_combout  & (((!\comb_374|dataCounterTX [0] & !\comb_374|dataCounterTX~2_combout )) # (\comb_374|shiftRegTX[1]~0_combout ))) ) ) )

	.dataa(!\comb_374|dataCounterTX [0]),
	.datab(!\comb_374|shiftRegTX[1]~0_combout ),
	.datac(!\comb_374|Equal6~0_combout ),
	.datad(!\comb_374|dataCounterTX~2_combout ),
	.datae(!\comb_374|dataCounterTX [1]),
	.dataf(!\comb_374|dataCounterTX~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounterTX[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounterTX[1]~5 .extended_lut = "off";
defparam \comb_374|dataCounterTX[1]~5 .lut_mask = 64'h0B03F7FFFBF3F7FF;
defparam \comb_374|dataCounterTX[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N50
dffeas \comb_374|dataCounterTX[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|dataCounterTX[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|dataCounterTX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|dataCounterTX[1] .is_wysiwyg = "true";
defparam \comb_374|dataCounterTX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N30
cyclonev_lcell_comb \comb_374|always0~0 (
// Equation(s):
// \comb_374|always0~0_combout  = ( \comb_374|dataCounterTX[2]~DUPLICATE_q  & ( !\comb_374|dataCounterTX [3] ) ) # ( !\comb_374|dataCounterTX[2]~DUPLICATE_q  & ( !\comb_374|dataCounterTX [3] $ (((!\comb_374|dataCounterTX [1]) # (!\comb_374|dataCounterTX 
// [0]))) ) )

	.dataa(!\comb_374|dataCounterTX [1]),
	.datab(!\comb_374|dataCounterTX [3]),
	.datac(!\comb_374|dataCounterTX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_374|dataCounterTX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|always0~0 .extended_lut = "off";
defparam \comb_374|always0~0 .lut_mask = 64'h36363636CCCCCCCC;
defparam \comb_374|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N27
cyclonev_lcell_comb \always0~9 (
// Equation(s):
// \always0~9_combout  = ( \comb_374|dataIN [0] & ( \comb_374|dataIN [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_374|dataIN [4]),
	.datae(gnd),
	.dataf(!\comb_374|dataIN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~9 .extended_lut = "off";
defparam \always0~9 .lut_mask = 64'h0000000000FF00FF;
defparam \always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N48
cyclonev_lcell_comb \AddressBusToRAM[11]~0 (
// Equation(s):
// \AddressBusToRAM[11]~0_combout  = ( !\always0~4_combout  & ( \always0~1_combout  & ( (!\State.0010~q ) # ((\CounterStopWriteRAM~1_combout  & (\CounterStopWriteRAM~2_combout  & \CounterStopWriteRAM~0_combout ))) ) ) ) # ( \always0~4_combout  & ( 
// !\always0~1_combout  & ( (!\State.0010~q ) # ((\CounterStopWriteRAM~1_combout  & (\CounterStopWriteRAM~2_combout  & \CounterStopWriteRAM~0_combout ))) ) ) ) # ( !\always0~4_combout  & ( !\always0~1_combout  & ( (!\State.0010~q ) # 
// ((\CounterStopWriteRAM~1_combout  & (\CounterStopWriteRAM~2_combout  & \CounterStopWriteRAM~0_combout ))) ) ) )

	.dataa(!\CounterStopWriteRAM~1_combout ),
	.datab(!\State.0010~q ),
	.datac(!\CounterStopWriteRAM~2_combout ),
	.datad(!\CounterStopWriteRAM~0_combout ),
	.datae(!\always0~4_combout ),
	.dataf(!\always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddressBusToRAM[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddressBusToRAM[11]~0 .extended_lut = "off";
defparam \AddressBusToRAM[11]~0 .lut_mask = 64'hCCCDCCCDCCCD0000;
defparam \AddressBusToRAM[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N48
cyclonev_lcell_comb \AddressBusToRAM~1 (
// Equation(s):
// \AddressBusToRAM~1_combout  = ( \CounterStopWriteRAM~1_combout  & ( \CounterStopWriteRAM~2_combout  & ( (\State.0010~q  & !\CounterStopWriteRAM~0_combout ) ) ) ) # ( !\CounterStopWriteRAM~1_combout  & ( \CounterStopWriteRAM~2_combout  & ( \State.0010~q  ) 
// ) ) # ( \CounterStopWriteRAM~1_combout  & ( !\CounterStopWriteRAM~2_combout  & ( \State.0010~q  ) ) ) # ( !\CounterStopWriteRAM~1_combout  & ( !\CounterStopWriteRAM~2_combout  & ( \State.0010~q  ) ) )

	.dataa(gnd),
	.datab(!\State.0010~q ),
	.datac(gnd),
	.datad(!\CounterStopWriteRAM~0_combout ),
	.datae(!\CounterStopWriteRAM~1_combout ),
	.dataf(!\CounterStopWriteRAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddressBusToRAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddressBusToRAM~1 .extended_lut = "off";
defparam \AddressBusToRAM~1 .lut_mask = 64'h3333333333333300;
defparam \AddressBusToRAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N54
cyclonev_lcell_comb \AddressBusToRAM[11]~2 (
// Equation(s):
// \AddressBusToRAM[11]~2_combout  = ( \always0~6_combout  & ( \AddressBusToRAM~1_combout  ) ) # ( !\always0~6_combout  & ( \AddressBusToRAM~1_combout  ) ) # ( \always0~6_combout  & ( !\AddressBusToRAM~1_combout  & ( (\always0~4_combout  & 
// (\always0~9_combout  & ((\always0~5_combout ) # (\always0~8_combout )))) ) ) ) # ( !\always0~6_combout  & ( !\AddressBusToRAM~1_combout  & ( (\always0~8_combout  & (\always0~4_combout  & \always0~9_combout )) ) ) )

	.dataa(!\always0~8_combout ),
	.datab(!\always0~5_combout ),
	.datac(!\always0~4_combout ),
	.datad(!\always0~9_combout ),
	.datae(!\always0~6_combout ),
	.dataf(!\AddressBusToRAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddressBusToRAM[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddressBusToRAM[11]~2 .extended_lut = "off";
defparam \AddressBusToRAM[11]~2 .lut_mask = 64'h00050007FFFFFFFF;
defparam \AddressBusToRAM[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N41
dffeas \AddressBusToRAM[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[13]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \AddressBusToRAM[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( \AddressBusToRAM[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AddressBusToRAM[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N2
dffeas \AddressBusToRAM[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[0]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N3
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \AddressBusToRAM[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~14  = CARRY(( \AddressBusToRAM[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AddressBusToRAM[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N5
dffeas \AddressBusToRAM[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[1]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N6
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \AddressBusToRAM[2]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \AddressBusToRAM[2]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AddressBusToRAM[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N7
dffeas \AddressBusToRAM[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[2]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N9
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \AddressBusToRAM[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \AddressBusToRAM[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AddressBusToRAM[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N11
dffeas \AddressBusToRAM[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[3]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N12
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \AddressBusToRAM[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \AddressBusToRAM[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\AddressBusToRAM[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N14
dffeas \AddressBusToRAM[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[4]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N15
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \AddressBusToRAM[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \AddressBusToRAM[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AddressBusToRAM[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N17
dffeas \AddressBusToRAM[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[5]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N18
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( AddressBusToRAM[6] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( AddressBusToRAM[6] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressBusToRAM[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N20
dffeas \AddressBusToRAM[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[6] .is_wysiwyg = "true";
defparam \AddressBusToRAM[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N21
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( AddressBusToRAM[7] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( AddressBusToRAM[7] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressBusToRAM[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N23
dffeas \AddressBusToRAM[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[7] .is_wysiwyg = "true";
defparam \AddressBusToRAM[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N24
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \AddressBusToRAM[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \AddressBusToRAM[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AddressBusToRAM[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N26
dffeas \AddressBusToRAM[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[8]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N27
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( AddressBusToRAM[9] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( AddressBusToRAM[9] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressBusToRAM[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N29
dffeas \AddressBusToRAM[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[9] .is_wysiwyg = "true";
defparam \AddressBusToRAM[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N30
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( AddressBusToRAM[10] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( AddressBusToRAM[10] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressBusToRAM[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N31
dffeas \AddressBusToRAM[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[10] .is_wysiwyg = "true";
defparam \AddressBusToRAM[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N33
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \AddressBusToRAM[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \AddressBusToRAM[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(!\AddressBusToRAM[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N35
dffeas \AddressBusToRAM[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[11]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N36
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( AddressBusToRAM[12] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( AddressBusToRAM[12] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressBusToRAM[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N38
dffeas \AddressBusToRAM[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[12] .is_wysiwyg = "true";
defparam \AddressBusToRAM[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N39
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \AddressBusToRAM[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))
// \Add0~10  = CARRY(( \AddressBusToRAM[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AddressBusToRAM[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N40
dffeas \AddressBusToRAM[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[13] .is_wysiwyg = "true";
defparam \AddressBusToRAM[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N34
dffeas \comb_376|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(AddressBusToRAM[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_376|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \comb_376|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N16
dffeas \comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_376|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N44
dffeas \AddressBusToRAM[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[14] .is_wysiwyg = "true";
defparam \AddressBusToRAM[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y18_N42
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( AddressBusToRAM[14] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!AddressBusToRAM[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N43
dffeas \AddressBusToRAM[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[14]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N4
dffeas \comb_376|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AddressBusToRAM[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_376|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \comb_376|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N44
dffeas \comb_376|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_376|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_376|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \comb_376|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N21
cyclonev_lcell_comb \DataBusToUART[0]~0 (
// Equation(s):
// \DataBusToUART[0]~0_combout  = ( \comb_376|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART[0]~0 .extended_lut = "off";
defparam \DataBusToUART[0]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \DataBusToUART[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N3
cyclonev_lcell_comb \DataBusToUART[0]~1 (
// Equation(s):
// \DataBusToUART[0]~1_combout  = ( \DataBusToUART[0]~0_combout  & ( \always0~4_combout  & ( (\always0~8_combout  & (((\always0~9_combout  & \always0~2_combout )) # (\always0~7_combout ))) ) ) ) # ( !\DataBusToUART[0]~0_combout  & ( \always0~4_combout  & ( 
// (\always0~8_combout  & (\always0~9_combout  & \always0~2_combout )) ) ) ) # ( \DataBusToUART[0]~0_combout  & ( !\always0~4_combout  & ( (\always0~8_combout  & (\always0~9_combout  & \always0~2_combout )) ) ) ) # ( !\DataBusToUART[0]~0_combout  & ( 
// !\always0~4_combout  & ( (\always0~8_combout  & (\always0~9_combout  & \always0~2_combout )) ) ) )

	.dataa(!\always0~8_combout ),
	.datab(!\always0~7_combout ),
	.datac(!\always0~9_combout ),
	.datad(!\always0~2_combout ),
	.datae(!\DataBusToUART[0]~0_combout ),
	.dataf(!\always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART[0]~1 .extended_lut = "off";
defparam \DataBusToUART[0]~1 .lut_mask = 64'h0005000500051115;
defparam \DataBusToUART[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N30
cyclonev_lcell_comb \DataBusToUART[0]~2 (
// Equation(s):
// \DataBusToUART[0]~2_combout  = ( \DataBusToUART[0]~0_combout  & ( \always0~4_combout  & ( (\always0~8_combout  & (\always0~2_combout  & \always0~9_combout )) ) ) ) # ( !\DataBusToUART[0]~0_combout  & ( \always0~4_combout  & ( (\always0~8_combout  & 
// (((\always0~2_combout  & \always0~9_combout )) # (\always0~7_combout ))) ) ) ) # ( \DataBusToUART[0]~0_combout  & ( !\always0~4_combout  & ( (\always0~8_combout  & (\always0~2_combout  & \always0~9_combout )) ) ) ) # ( !\DataBusToUART[0]~0_combout  & ( 
// !\always0~4_combout  & ( (\always0~8_combout  & (\always0~2_combout  & \always0~9_combout )) ) ) )

	.dataa(!\always0~8_combout ),
	.datab(!\always0~7_combout ),
	.datac(!\always0~2_combout ),
	.datad(!\always0~9_combout ),
	.datae(!\DataBusToUART[0]~0_combout ),
	.dataf(!\always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART[0]~2 .extended_lut = "off";
defparam \DataBusToUART[0]~2 .lut_mask = 64'h0005000511150005;
defparam \DataBusToUART[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N50
dffeas \State.0001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\State~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.0001 .is_wysiwyg = "true";
defparam \State.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N57
cyclonev_lcell_comb \ActionWriteToRAM~0 (
// Equation(s):
// \ActionWriteToRAM~0_combout  = ( \ActionWriteToRAM~q  & ( !\State.0010~q  ) ) # ( !\ActionWriteToRAM~q  & ( !\State.0010~q  & ( (\comb_374|flagOUT_DataResive~q  & \State.0001~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_374|flagOUT_DataResive~q ),
	.datad(!\State.0001~q ),
	.datae(!\ActionWriteToRAM~q ),
	.dataf(!\State.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ActionWriteToRAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ActionWriteToRAM~0 .extended_lut = "off";
defparam \ActionWriteToRAM~0 .lut_mask = 64'h000FFFFF00000000;
defparam \ActionWriteToRAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N59
dffeas ActionWriteToRAM(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ActionWriteToRAM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ActionWriteToRAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam ActionWriteToRAM.is_wysiwyg = "true";
defparam ActionWriteToRAM.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \comb_376|altsyncram_component|auto_generated|decode3|w_anode244w[2] (
// Equation(s):
// \comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2] = ( AddressBusToRAM[14] & ( (!AddressBusToRAM[13] & \ActionWriteToRAM~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!AddressBusToRAM[13]),
	.datad(!\ActionWriteToRAM~q ),
	.datae(gnd),
	.dataf(!AddressBusToRAM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode244w[2] .extended_lut = "off";
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode244w[2] .lut_mask = 64'h0000000000F000F0;
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode244w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 (
// Equation(s):
// \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout  = ( AddressBusToRAM[14] & ( !AddressBusToRAM[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressBusToRAM[13]),
	.datae(gnd),
	.dataf(!AddressBusToRAM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 .extended_lut = "off";
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N23
dffeas \DataBusToRAM[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToRAM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToRAM[0] .is_wysiwyg = "true";
defparam \DataBusToRAM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N8
dffeas \AddressBusToRAM[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[2] .is_wysiwyg = "true";
defparam \AddressBusToRAM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N10
dffeas \AddressBusToRAM[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[3] .is_wysiwyg = "true";
defparam \AddressBusToRAM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N16
dffeas \AddressBusToRAM[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[5] .is_wysiwyg = "true";
defparam \AddressBusToRAM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N19
dffeas \AddressBusToRAM[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[6]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N28
dffeas \AddressBusToRAM[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[9]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N37
dffeas \AddressBusToRAM[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressBusToRAM[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[12]~DUPLICATE .is_wysiwyg = "true";
defparam \AddressBusToRAM[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y20_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[0]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,AddressBusToRAM[3],
AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X44_Y18_N1
dffeas \AddressBusToRAM[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[0] .is_wysiwyg = "true";
defparam \AddressBusToRAM[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \comb_376|altsyncram_component|auto_generated|decode3|w_anode252w[2] (
// Equation(s):
// \comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2] = ( AddressBusToRAM[13] & ( AddressBusToRAM[14] & ( \ActionWriteToRAM~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ActionWriteToRAM~q ),
	.datae(!AddressBusToRAM[13]),
	.dataf(!AddressBusToRAM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode252w[2] .extended_lut = "off";
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode252w[2] .lut_mask = 64'h00000000000000FF;
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode252w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N6
cyclonev_lcell_comb \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 (
// Equation(s):
// \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout  = ( \AddressBusToRAM[13]~DUPLICATE_q  & ( \AddressBusToRAM[14]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AddressBusToRAM[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AddressBusToRAM[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 .extended_lut = "off";
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N13
dffeas \AddressBusToRAM[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[4] .is_wysiwyg = "true";
defparam \AddressBusToRAM[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[0]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],
\AddressBusToRAM[3]~DUPLICATE_q ,\AddressBusToRAM[2]~DUPLICATE_q ,\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X45_Y19_N17
dffeas \comb_376|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_376|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \comb_376|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \comb_376|altsyncram_component|auto_generated|decode3|w_anode223w[2] (
// Equation(s):
// \comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2] = ( !AddressBusToRAM[13] & ( !AddressBusToRAM[14] & ( \ActionWriteToRAM~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ActionWriteToRAM~q ),
	.datad(gnd),
	.datae(!AddressBusToRAM[13]),
	.dataf(!AddressBusToRAM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode223w[2] .extended_lut = "off";
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode223w[2] .lut_mask = 64'h0F0F000000000000;
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode223w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w[2] (
// Equation(s):
// \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2] = ( !AddressBusToRAM[14] & ( !AddressBusToRAM[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!AddressBusToRAM[13]),
	.datae(gnd),
	.dataf(!AddressBusToRAM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w[2] .extended_lut = "off";
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w[2] .lut_mask = 64'hFF00FF0000000000;
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y23_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[0]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],AddressBusToRAM[6],AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,\AddressBusToRAM[3]~DUPLICATE_q ,
AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \comb_376|altsyncram_component|auto_generated|decode3|w_anode236w[2] (
// Equation(s):
// \comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2] = ( AddressBusToRAM[13] & ( !AddressBusToRAM[14] & ( \ActionWriteToRAM~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ActionWriteToRAM~q ),
	.datae(!AddressBusToRAM[13]),
	.dataf(!AddressBusToRAM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode236w[2] .extended_lut = "off";
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode236w[2] .lut_mask = 64'h000000FF00000000;
defparam \comb_376|altsyncram_component|auto_generated|decode3|w_anode236w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N57
cyclonev_lcell_comb \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2 (
// Equation(s):
// \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout  = ( AddressBusToRAM[13] & ( !\AddressBusToRAM[14]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AddressBusToRAM[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!AddressBusToRAM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2 .extended_lut = "off";
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2 .lut_mask = 64'h00000000FF00FF00;
defparam \comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y18_N34
dffeas \AddressBusToRAM[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[11] .is_wysiwyg = "true";
defparam \AddressBusToRAM[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[0]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,AddressBusToRAM[11],AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],AddressBusToRAM[3],
\AddressBusToRAM[2]~DUPLICATE_q ,\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X45_Y19_N43
dffeas \comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_376|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N18
cyclonev_lcell_comb \DataBusToUART~3 (
// Equation(s):
// \DataBusToUART~3_combout  = ( \comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \comb_376|altsyncram_component|auto_generated|ram_block1a24~portadataout  ) ) # ( 
// !\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0] & (\comb_376|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # 
// (\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\comb_376|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) ) )

	.dataa(!\comb_376|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\comb_376|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(gnd),
	.dataf(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~3 .extended_lut = "off";
defparam \DataBusToUART~3 .lut_mask = 64'h0C3F0C3F55555555;
defparam \DataBusToUART~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N48
cyclonev_lcell_comb \DataBusToUART~4 (
// Equation(s):
// \DataBusToUART~4_combout  = ( \DataBusToUART~3_combout  & ( (!\DataBusToUART[0]~1_combout  & (((AddressBusToRAM[0])) # (\DataBusToUART[0]~2_combout ))) # (\DataBusToUART[0]~1_combout  & (!\DataBusToUART[0]~2_combout  & 
// (\comb_376|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) # ( !\DataBusToUART~3_combout  & ( (!\DataBusToUART[0]~2_combout  & ((!\DataBusToUART[0]~1_combout  & ((AddressBusToRAM[0]))) # (\DataBusToUART[0]~1_combout  & 
// (\comb_376|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) ) )

	.dataa(!\DataBusToUART[0]~1_combout ),
	.datab(!\DataBusToUART[0]~2_combout ),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!AddressBusToRAM[0]),
	.datae(gnd),
	.dataf(!\DataBusToUART~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~4 .extended_lut = "off";
defparam \DataBusToUART~4 .lut_mask = 64'h048C048C26AE26AE;
defparam \DataBusToUART~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N54
cyclonev_lcell_comb \ActionDataTransmitToUART[0]~2 (
// Equation(s):
// \ActionDataTransmitToUART[0]~2_combout  = ( \ActionDataTransmitToUART[0]~0_combout  ) # ( !\ActionDataTransmitToUART[0]~0_combout  & ( \always0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ActionDataTransmitToUART[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ActionDataTransmitToUART[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ActionDataTransmitToUART[0]~2 .extended_lut = "off";
defparam \ActionDataTransmitToUART[0]~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \ActionDataTransmitToUART[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N49
dffeas \DataBusToUART[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DataBusToUART~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ActionDataTransmitToUART[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToUART[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToUART[0] .is_wysiwyg = "true";
defparam \DataBusToUART[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N32
dffeas \DataBusToRAM[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToRAM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToRAM[1] .is_wysiwyg = "true";
defparam \DataBusToRAM[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[1]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],AddressBusToRAM[4],\AddressBusToRAM[3]~DUPLICATE_q ,
AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X44_Y18_N4
dffeas \AddressBusToRAM[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[1] .is_wysiwyg = "true";
defparam \AddressBusToRAM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N25
dffeas \AddressBusToRAM[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AddressBusToRAM[11]~0_combout ),
	.sload(gnd),
	.ena(\AddressBusToRAM[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AddressBusToRAM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressBusToRAM[8] .is_wysiwyg = "true";
defparam \AddressBusToRAM[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[1]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,AddressBusToRAM[11],AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,AddressBusToRAM[8],AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],\AddressBusToRAM[3]~DUPLICATE_q ,
\AddressBusToRAM[2]~DUPLICATE_q ,\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y22_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[1]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],AddressBusToRAM[6],AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,\AddressBusToRAM[3]~DUPLICATE_q ,
AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[1]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],
\AddressBusToRAM[3]~DUPLICATE_q ,\AddressBusToRAM[2]~DUPLICATE_q ,\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N24
cyclonev_lcell_comb \DataBusToUART~5 (
// Equation(s):
// \DataBusToUART~5_combout  = ( \comb_376|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \comb_376|altsyncram_component|auto_generated|out_address_reg_a [1] ) ) # ( 
// \comb_376|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\comb_376|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\comb_376|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0] & (\comb_376|altsyncram_component|auto_generated|ram_block1a9~portadataout )) ) ) ) # ( 
// !\comb_376|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\comb_376|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\comb_376|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0] & (\comb_376|altsyncram_component|auto_generated|ram_block1a9~portadataout )) ) ) )

	.dataa(!\comb_376|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(gnd),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\comb_376|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~5 .extended_lut = "off";
defparam \DataBusToUART~5 .lut_mask = 64'h0F550F550000FFFF;
defparam \DataBusToUART~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N0
cyclonev_lcell_comb \DataBusToUART~6 (
// Equation(s):
// \DataBusToUART~6_combout  = ( \DataBusToUART~5_combout  & ( (!\DataBusToUART[0]~2_combout  & ((!\DataBusToUART[0]~1_combout  & ((AddressBusToRAM[1]))) # (\DataBusToUART[0]~1_combout  & 
// (\comb_376|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (\DataBusToUART[0]~2_combout  & (!\DataBusToUART[0]~1_combout )) ) ) # ( !\DataBusToUART~5_combout  & ( (!\DataBusToUART[0]~2_combout  & ((!\DataBusToUART[0]~1_combout  & 
// ((AddressBusToRAM[1]))) # (\DataBusToUART[0]~1_combout  & (\comb_376|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) ) )

	.dataa(!\DataBusToUART[0]~2_combout ),
	.datab(!\DataBusToUART[0]~1_combout ),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!AddressBusToRAM[1]),
	.datae(gnd),
	.dataf(!\DataBusToUART~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~6 .extended_lut = "off";
defparam \DataBusToUART~6 .lut_mask = 64'h028A028A46CE46CE;
defparam \DataBusToUART~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y19_N1
dffeas \DataBusToUART[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DataBusToUART~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ActionDataTransmitToUART[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToUART[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToUART[1] .is_wysiwyg = "true";
defparam \DataBusToUART[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N8
dffeas \DataBusToRAM[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToRAM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToRAM[2] .is_wysiwyg = "true";
defparam \DataBusToRAM[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[2]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],AddressBusToRAM[6],AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,\AddressBusToRAM[3]~DUPLICATE_q ,
AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y23_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[2]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,
\AddressBusToRAM[3]~DUPLICATE_q ,AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y21_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[2]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,
\AddressBusToRAM[3]~DUPLICATE_q ,AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[2]}),
	.portaaddr({AddressBusToRAM[12],\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,AddressBusToRAM[8],AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],AddressBusToRAM[3],\AddressBusToRAM[2]~DUPLICATE_q ,
\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N12
cyclonev_lcell_comb \DataBusToUART~7 (
// Equation(s):
// \DataBusToUART~7_combout  = ( \comb_376|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \comb_376|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \comb_376|altsyncram_component|auto_generated|ram_block1a26~portadataout  ) 
// ) ) # ( !\comb_376|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \comb_376|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \comb_376|altsyncram_component|auto_generated|ram_block1a26~portadataout  ) ) ) # ( 
// \comb_376|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\comb_376|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\comb_376|altsyncram_component|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( !\comb_376|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\comb_376|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\comb_376|altsyncram_component|auto_generated|ram_block1a2~portadataout  & !\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(gnd),
	.datab(!\comb_376|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\comb_376|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~7 .extended_lut = "off";
defparam \DataBusToUART~7 .lut_mask = 64'h330033FF0F0F0F0F;
defparam \DataBusToUART~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N45
cyclonev_lcell_comb \always0~12 (
// Equation(s):
// \always0~12_combout  = ( \always0~7_combout  & ( \always0~4_combout  & ( \always0~8_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\always0~8_combout ),
	.datae(!\always0~7_combout ),
	.dataf(!\always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~12 .extended_lut = "off";
defparam \always0~12 .lut_mask = 64'h00000000000000FF;
defparam \always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N54
cyclonev_lcell_comb \DataBusToUART~8 (
// Equation(s):
// \DataBusToUART~8_combout  = ( \always0~12_combout  & ( \always0~3_combout  ) ) # ( !\always0~12_combout  & ( \always0~3_combout  ) ) # ( \always0~12_combout  & ( !\always0~3_combout  & ( (!\DataBusToUART[0]~0_combout  & ((\DataBusToUART~7_combout ))) # 
// (\DataBusToUART[0]~0_combout  & (\comb_376|altsyncram_component|auto_generated|ram_block1a18~portadataout )) ) ) ) # ( !\always0~12_combout  & ( !\always0~3_combout  & ( \AddressBusToRAM[2]~DUPLICATE_q  ) ) )

	.dataa(!\comb_376|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\AddressBusToRAM[2]~DUPLICATE_q ),
	.datac(!\DataBusToUART[0]~0_combout ),
	.datad(!\DataBusToUART~7_combout ),
	.datae(!\always0~12_combout ),
	.dataf(!\always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~8 .extended_lut = "off";
defparam \DataBusToUART~8 .lut_mask = 64'h333305F5FFFFFFFF;
defparam \DataBusToUART~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N55
dffeas \DataBusToUART[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DataBusToUART~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ActionDataTransmitToUART[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToUART[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToUART[2] .is_wysiwyg = "true";
defparam \DataBusToUART[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N29
dffeas \DataBusToRAM[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToRAM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToRAM[5] .is_wysiwyg = "true";
defparam \DataBusToRAM[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y20_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[5]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,AddressBusToRAM[3],
AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y18_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[5]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,AddressBusToRAM[11],AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],AddressBusToRAM[4],AddressBusToRAM[3],\AddressBusToRAM[2]~DUPLICATE_q ,
\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y17_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[5]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,AddressBusToRAM[11],AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,AddressBusToRAM[8],AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],\AddressBusToRAM[3]~DUPLICATE_q ,
\AddressBusToRAM[2]~DUPLICATE_q ,\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y24_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[5]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,
\AddressBusToRAM[3]~DUPLICATE_q ,AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X47_Y19_N33
cyclonev_lcell_comb \DataBusToUART~13 (
// Equation(s):
// \DataBusToUART~13_combout  = ( \comb_376|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \comb_376|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\comb_376|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) ) ) ) # 
// ( !\comb_376|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \comb_376|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\comb_376|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( \comb_376|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\comb_376|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( ((\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \comb_376|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\comb_376|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\comb_376|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \comb_376|altsyncram_component|auto_generated|ram_block1a13~portadataout )) ) ) )

	.dataa(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(gnd),
	.datae(!\comb_376|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\comb_376|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~13 .extended_lut = "off";
defparam \DataBusToUART~13 .lut_mask = 64'h040437378C8CBFBF;
defparam \DataBusToUART~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N42
cyclonev_lcell_comb \DataBusToUART~14 (
// Equation(s):
// \DataBusToUART~14_combout  = ( \DataBusToUART~13_combout  & ( (!\DataBusToUART[0]~2_combout  & ((!\DataBusToUART[0]~1_combout  & ((AddressBusToRAM[5]))) # (\DataBusToUART[0]~1_combout  & 
// (\comb_376|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # (\DataBusToUART[0]~2_combout  & (!\DataBusToUART[0]~1_combout )) ) ) # ( !\DataBusToUART~13_combout  & ( (!\DataBusToUART[0]~2_combout  & ((!\DataBusToUART[0]~1_combout  & 
// ((AddressBusToRAM[5]))) # (\DataBusToUART[0]~1_combout  & (\comb_376|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) )

	.dataa(!\DataBusToUART[0]~2_combout ),
	.datab(!\DataBusToUART[0]~1_combout ),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!AddressBusToRAM[5]),
	.datae(gnd),
	.dataf(!\DataBusToUART~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~14 .extended_lut = "off";
defparam \DataBusToUART~14 .lut_mask = 64'h028A028A46CE46CE;
defparam \DataBusToUART~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y19_N43
dffeas \DataBusToUART[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DataBusToUART~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ActionDataTransmitToUART[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToUART[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToUART[5] .is_wysiwyg = "true";
defparam \DataBusToUART[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N26
dffeas \DataBusToRAM[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToRAM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToRAM[7] .is_wysiwyg = "true";
defparam \DataBusToRAM[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y22_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[7]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,
\AddressBusToRAM[3]~DUPLICATE_q ,AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[7]}),
	.portaaddr({AddressBusToRAM[12],\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,AddressBusToRAM[8],AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],\AddressBusToRAM[3]~DUPLICATE_q ,
\AddressBusToRAM[2]~DUPLICATE_q ,\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[7]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],AddressBusToRAM[6],AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,\AddressBusToRAM[3]~DUPLICATE_q ,
AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[7]}),
	.portaaddr({AddressBusToRAM[12],\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,AddressBusToRAM[8],AddressBusToRAM[7],AddressBusToRAM[6],\AddressBusToRAM[5]~DUPLICATE_q ,\AddressBusToRAM[4]~DUPLICATE_q ,\AddressBusToRAM[3]~DUPLICATE_q ,
\AddressBusToRAM[2]~DUPLICATE_q ,\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N36
cyclonev_lcell_comb \DataBusToUART~17 (
// Equation(s):
// \DataBusToUART~17_combout  = ( \comb_376|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \comb_376|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\comb_376|altsyncram_component|auto_generated|ram_block1a31~portadataout ) ) ) ) # ( !\comb_376|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \comb_376|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\comb_376|altsyncram_component|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( \comb_376|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\comb_376|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\comb_376|altsyncram_component|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\comb_376|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\comb_376|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (\comb_376|altsyncram_component|auto_generated|ram_block1a31~portadataout  & \comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\comb_376|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\comb_376|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\comb_376|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~17 .extended_lut = "off";
defparam \DataBusToUART~17 .lut_mask = 64'h0303F30303F3F3F3;
defparam \DataBusToUART~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N45
cyclonev_lcell_comb \DataBusToUART~18 (
// Equation(s):
// \DataBusToUART~18_combout  = ( \DataBusToUART~17_combout  & ( (!\DataBusToUART[0]~2_combout  & ((!\DataBusToUART[0]~1_combout  & (AddressBusToRAM[7])) # (\DataBusToUART[0]~1_combout  & 
// ((\comb_376|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) # (\DataBusToUART[0]~2_combout  & (!\DataBusToUART[0]~1_combout )) ) ) # ( !\DataBusToUART~17_combout  & ( (!\DataBusToUART[0]~2_combout  & ((!\DataBusToUART[0]~1_combout  & 
// (AddressBusToRAM[7])) # (\DataBusToUART[0]~1_combout  & ((\comb_376|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) ) )

	.dataa(!\DataBusToUART[0]~2_combout ),
	.datab(!\DataBusToUART[0]~1_combout ),
	.datac(!AddressBusToRAM[7]),
	.datad(!\comb_376|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(gnd),
	.dataf(!\DataBusToUART~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~18 .extended_lut = "off";
defparam \DataBusToUART~18 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \DataBusToUART~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y19_N46
dffeas \DataBusToUART[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DataBusToUART~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ActionDataTransmitToUART[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToUART[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToUART[7] .is_wysiwyg = "true";
defparam \DataBusToUART[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N30
cyclonev_lcell_comb \comb_374|shiftRegTX~9 (
// Equation(s):
// \comb_374|shiftRegTX~9_combout  = ( \comb_374|shiftRegTX [7] & ( \comb_374|dataCounterTX~4_combout  & ( (DataBusToUART[7] & (((!\comb_374|Equal6~0_combout ) # (!\comb_374|always0~0_combout )) # (\comb_374|shiftRegTX[1]~0_combout ))) ) ) ) # ( 
// !\comb_374|shiftRegTX [7] & ( \comb_374|dataCounterTX~4_combout  & ( (DataBusToUART[7] & (((!\comb_374|Equal6~0_combout ) # (!\comb_374|always0~0_combout )) # (\comb_374|shiftRegTX[1]~0_combout ))) ) ) ) # ( \comb_374|shiftRegTX [7] & ( 
// !\comb_374|dataCounterTX~4_combout  & ( (!\comb_374|Equal6~0_combout ) # ((!\comb_374|shiftRegTX[1]~0_combout  & (!\comb_374|always0~0_combout )) # (\comb_374|shiftRegTX[1]~0_combout  & ((DataBusToUART[7])))) ) ) ) # ( !\comb_374|shiftRegTX [7] & ( 
// !\comb_374|dataCounterTX~4_combout  & ( (\comb_374|shiftRegTX[1]~0_combout  & (\comb_374|Equal6~0_combout  & DataBusToUART[7])) ) ) )

	.dataa(!\comb_374|shiftRegTX[1]~0_combout ),
	.datab(!\comb_374|Equal6~0_combout ),
	.datac(!\comb_374|always0~0_combout ),
	.datad(!DataBusToUART[7]),
	.datae(!\comb_374|shiftRegTX [7]),
	.dataf(!\comb_374|dataCounterTX~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX~9 .extended_lut = "off";
defparam \comb_374|shiftRegTX~9 .lut_mask = 64'h0011ECFD00FD00FD;
defparam \comb_374|shiftRegTX~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N31
dffeas \comb_374|shiftRegTX[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|shiftRegTX~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|shiftRegTX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|shiftRegTX[7] .is_wysiwyg = "true";
defparam \comb_374|shiftRegTX[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N59
dffeas \DataBusToRAM[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToRAM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToRAM[6] .is_wysiwyg = "true";
defparam \DataBusToRAM[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y19_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[6]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],AddressBusToRAM[4],AddressBusToRAM[3],AddressBusToRAM[2],
\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[6]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],AddressBusToRAM[4],AddressBusToRAM[3],AddressBusToRAM[2],
\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[6]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],
\AddressBusToRAM[3]~DUPLICATE_q ,AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N36
cyclonev_lcell_comb \DataBusToUART~15 (
// Equation(s):
// \DataBusToUART~15_combout  = ( \comb_376|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( ((!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\comb_376|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\comb_376|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) # ( !\comb_376|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\comb_376|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\comb_376|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) ) )

	.dataa(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\comb_376|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(gnd),
	.dataf(!\comb_376|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~15 .extended_lut = "off";
defparam \DataBusToUART~15 .lut_mask = 64'h028A028A57DF57DF;
defparam \DataBusToUART~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[6]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],AddressBusToRAM[6],AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,\AddressBusToRAM[3]~DUPLICATE_q ,
AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N6
cyclonev_lcell_comb \DataBusToUART~16 (
// Equation(s):
// \DataBusToUART~16_combout  = ( \always0~12_combout  & ( \always0~3_combout  ) ) # ( !\always0~12_combout  & ( \always0~3_combout  ) ) # ( \always0~12_combout  & ( !\always0~3_combout  & ( (!\DataBusToUART[0]~0_combout  & (\DataBusToUART~15_combout )) # 
// (\DataBusToUART[0]~0_combout  & ((\comb_376|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( !\always0~12_combout  & ( !\always0~3_combout  & ( \AddressBusToRAM[6]~DUPLICATE_q  ) ) )

	.dataa(!\DataBusToUART[0]~0_combout ),
	.datab(!\AddressBusToRAM[6]~DUPLICATE_q ),
	.datac(!\DataBusToUART~15_combout ),
	.datad(!\comb_376|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(!\always0~12_combout ),
	.dataf(!\always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~16 .extended_lut = "off";
defparam \DataBusToUART~16 .lut_mask = 64'h33330A5FFFFFFFFF;
defparam \DataBusToUART~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y19_N25
dffeas \DataBusToUART[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataBusToUART~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ActionDataTransmitToUART[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToUART[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToUART[6] .is_wysiwyg = "true";
defparam \DataBusToUART[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N36
cyclonev_lcell_comb \comb_374|shiftRegTX~8 (
// Equation(s):
// \comb_374|shiftRegTX~8_combout  = ( DataBusToUART[6] & ( (!\comb_374|Equal6~0_combout ) # (((!\comb_374|always0~0_combout ) # (\comb_374|shiftRegTX [7])) # (\comb_374|shiftRegTX[1]~0_combout )) ) ) # ( !DataBusToUART[6] & ( (\comb_374|Equal6~0_combout  & 
// (!\comb_374|shiftRegTX[1]~0_combout  & (\comb_374|always0~0_combout  & \comb_374|shiftRegTX [7]))) ) )

	.dataa(!\comb_374|Equal6~0_combout ),
	.datab(!\comb_374|shiftRegTX[1]~0_combout ),
	.datac(!\comb_374|always0~0_combout ),
	.datad(!\comb_374|shiftRegTX [7]),
	.datae(gnd),
	.dataf(!DataBusToUART[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX~8 .extended_lut = "off";
defparam \comb_374|shiftRegTX~8 .lut_mask = 64'h00040004FBFFFBFF;
defparam \comb_374|shiftRegTX~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N9
cyclonev_lcell_comb \comb_374|shiftRegTX[1]~2 (
// Equation(s):
// \comb_374|shiftRegTX[1]~2_combout  = ( \comb_374|Equal6~0_combout  & ( (\comb_374|shiftRegTX[1]~0_combout ) # (\comb_374|always0~0_combout ) ) ) # ( !\comb_374|Equal6~0_combout  & ( (!\comb_374|Equal6~1_combout  & \comb_374|dataCounterTX~3_combout ) ) )

	.dataa(!\comb_374|always0~0_combout ),
	.datab(!\comb_374|Equal6~1_combout ),
	.datac(!\comb_374|shiftRegTX[1]~0_combout ),
	.datad(!\comb_374|dataCounterTX~3_combout ),
	.datae(gnd),
	.dataf(!\comb_374|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX[1]~2 .extended_lut = "off";
defparam \comb_374|shiftRegTX[1]~2 .lut_mask = 64'h00CC00CC5F5F5F5F;
defparam \comb_374|shiftRegTX[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N32
dffeas \comb_374|shiftRegTX[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|shiftRegTX~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_374|shiftRegTX[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|shiftRegTX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|shiftRegTX[6] .is_wysiwyg = "true";
defparam \comb_374|shiftRegTX[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N18
cyclonev_lcell_comb \comb_374|shiftRegTX~7 (
// Equation(s):
// \comb_374|shiftRegTX~7_combout  = ( \comb_374|shiftRegTX [6] & ( ((!\comb_374|shiftRegTX[1]~0_combout  & (\comb_374|Equal6~0_combout  & \comb_374|always0~0_combout ))) # (DataBusToUART[5]) ) ) # ( !\comb_374|shiftRegTX [6] & ( (DataBusToUART[5] & 
// (((!\comb_374|Equal6~0_combout ) # (!\comb_374|always0~0_combout )) # (\comb_374|shiftRegTX[1]~0_combout ))) ) )

	.dataa(!\comb_374|shiftRegTX[1]~0_combout ),
	.datab(!\comb_374|Equal6~0_combout ),
	.datac(!DataBusToUART[5]),
	.datad(!\comb_374|always0~0_combout ),
	.datae(gnd),
	.dataf(!\comb_374|shiftRegTX [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX~7 .extended_lut = "off";
defparam \comb_374|shiftRegTX~7 .lut_mask = 64'h0F0D0F0D0F2F0F2F;
defparam \comb_374|shiftRegTX~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N20
dffeas \comb_374|shiftRegTX[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|shiftRegTX~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_374|shiftRegTX[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|shiftRegTX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|shiftRegTX[5] .is_wysiwyg = "true";
defparam \comb_374|shiftRegTX[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N3
cyclonev_lcell_comb \DataBusToRAM[4]~feeder (
// Equation(s):
// \DataBusToRAM[4]~feeder_combout  = ( \comb_374|dataIN [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_374|dataIN [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToRAM[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToRAM[4]~feeder .extended_lut = "off";
defparam \DataBusToRAM[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DataBusToRAM[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N5
dffeas \DataBusToRAM[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DataBusToRAM[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToRAM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToRAM[4] .is_wysiwyg = "true";
defparam \DataBusToRAM[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[4]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],AddressBusToRAM[6],AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,AddressBusToRAM[3],AddressBusToRAM[2],
\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y24_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[4]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,
\AddressBusToRAM[3]~DUPLICATE_q ,AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[4]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,AddressBusToRAM[5],\AddressBusToRAM[4]~DUPLICATE_q ,
\AddressBusToRAM[3]~DUPLICATE_q ,AddressBusToRAM[2],\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[4]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],
\AddressBusToRAM[3]~DUPLICATE_q ,\AddressBusToRAM[2]~DUPLICATE_q ,\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y21_N9
cyclonev_lcell_comb \DataBusToUART~11 (
// Equation(s):
// \DataBusToUART~11_combout  = ( \comb_376|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \comb_376|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\comb_376|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) ) ) ) # 
// ( !\comb_376|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \comb_376|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( ((\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \comb_376|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( \comb_376|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\comb_376|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\comb_376|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) ) ) ) # ( !\comb_376|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\comb_376|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \comb_376|altsyncram_component|auto_generated|ram_block1a12~portadataout )) ) ) )

	.dataa(gnd),
	.datab(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\comb_376|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\comb_376|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\comb_376|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~11 .extended_lut = "off";
defparam \DataBusToUART~11 .lut_mask = 64'h0030C0F00F3FCFFF;
defparam \DataBusToUART~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N3
cyclonev_lcell_comb \DataBusToUART~12 (
// Equation(s):
// \DataBusToUART~12_combout  = ( \DataBusToUART~11_combout  & ( (!\DataBusToUART[0]~2_combout  & ((!\DataBusToUART[0]~1_combout  & ((AddressBusToRAM[4]))) # (\DataBusToUART[0]~1_combout  & 
// (\comb_376|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (\DataBusToUART[0]~2_combout  & (!\DataBusToUART[0]~1_combout )) ) ) # ( !\DataBusToUART~11_combout  & ( (!\DataBusToUART[0]~2_combout  & ((!\DataBusToUART[0]~1_combout  & 
// ((AddressBusToRAM[4]))) # (\DataBusToUART[0]~1_combout  & (\comb_376|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) ) )

	.dataa(!\DataBusToUART[0]~2_combout ),
	.datab(!\DataBusToUART[0]~1_combout ),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!AddressBusToRAM[4]),
	.datae(gnd),
	.dataf(!\DataBusToUART~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~12 .extended_lut = "off";
defparam \DataBusToUART~12 .lut_mask = 64'h028A028A46CE46CE;
defparam \DataBusToUART~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y19_N5
dffeas \DataBusToUART[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DataBusToUART~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ActionDataTransmitToUART[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToUART[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToUART[4] .is_wysiwyg = "true";
defparam \DataBusToUART[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N12
cyclonev_lcell_comb \comb_374|shiftRegTX~6 (
// Equation(s):
// \comb_374|shiftRegTX~6_combout  = ( DataBusToUART[4] & ( ((!\comb_374|Equal6~0_combout ) # ((!\comb_374|always0~0_combout ) # (\comb_374|shiftRegTX [5]))) # (\comb_374|shiftRegTX[1]~0_combout ) ) ) # ( !DataBusToUART[4] & ( 
// (!\comb_374|shiftRegTX[1]~0_combout  & (\comb_374|Equal6~0_combout  & (\comb_374|shiftRegTX [5] & \comb_374|always0~0_combout ))) ) )

	.dataa(!\comb_374|shiftRegTX[1]~0_combout ),
	.datab(!\comb_374|Equal6~0_combout ),
	.datac(!\comb_374|shiftRegTX [5]),
	.datad(!\comb_374|always0~0_combout ),
	.datae(gnd),
	.dataf(!DataBusToUART[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX~6 .extended_lut = "off";
defparam \comb_374|shiftRegTX~6 .lut_mask = 64'h00020002FFDFFFDF;
defparam \comb_374|shiftRegTX~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N14
dffeas \comb_374|shiftRegTX[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|shiftRegTX~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_374|shiftRegTX[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|shiftRegTX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|shiftRegTX[4] .is_wysiwyg = "true";
defparam \comb_374|shiftRegTX[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N17
dffeas \DataBusToRAM[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_374|dataIN [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToRAM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToRAM[3] .is_wysiwyg = "true";
defparam \DataBusToRAM[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode223w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode261w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[3]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,AddressBusToRAM[8],AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],\AddressBusToRAM[3]~DUPLICATE_q ,
\AddressBusToRAM[2]~DUPLICATE_q ,\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X51_Y16_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode252w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[3]}),
	.portaaddr({AddressBusToRAM[12],AddressBusToRAM[11],AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,AddressBusToRAM[8],AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],AddressBusToRAM[3],\AddressBusToRAM[2]~DUPLICATE_q ,
\AddressBusToRAM[1]~DUPLICATE_q ,AddressBusToRAM[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode236w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[3]}),
	.portaaddr({\AddressBusToRAM[12]~DUPLICATE_q ,\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,AddressBusToRAM[8],AddressBusToRAM[7],\AddressBusToRAM[6]~DUPLICATE_q ,\AddressBusToRAM[5]~DUPLICATE_q ,AddressBusToRAM[4],\AddressBusToRAM[3]~DUPLICATE_q ,
\AddressBusToRAM[2]~DUPLICATE_q ,AddressBusToRAM[1],\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N39
cyclonev_lcell_comb \DataBusToUART~9 (
// Equation(s):
// \DataBusToUART~9_combout  = ( \comb_376|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\comb_376|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\comb_376|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) # ( !\comb_376|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\comb_376|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\comb_376|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) )

	.dataa(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\comb_376|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\comb_376|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\comb_376|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(gnd),
	.dataf(!\comb_376|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~9 .extended_lut = "off";
defparam \DataBusToUART~9 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \DataBusToUART~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \comb_376|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\comb_376|altsyncram_component|auto_generated|decode3|w_anode244w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\comb_376|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({DataBusToRAM[3]}),
	.portaaddr({AddressBusToRAM[12],\AddressBusToRAM[11]~DUPLICATE_q ,AddressBusToRAM[10],\AddressBusToRAM[9]~DUPLICATE_q ,\AddressBusToRAM[8]~DUPLICATE_q ,AddressBusToRAM[7],AddressBusToRAM[6],AddressBusToRAM[5],AddressBusToRAM[4],\AddressBusToRAM[3]~DUPLICATE_q ,AddressBusToRAM[2],
\AddressBusToRAM[1]~DUPLICATE_q ,\AddressBusToRAM[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_376|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "BufferFrameRAM:comb_376|altsyncram:altsyncram_component|altsyncram_tpl1:auto_generated|ALTSYNCRAM";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \comb_376|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N51
cyclonev_lcell_comb \DataBusToUART~10 (
// Equation(s):
// \DataBusToUART~10_combout  = ( \comb_376|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\DataBusToUART[0]~1_combout  & ((!\DataBusToUART[0]~2_combout  & (\AddressBusToRAM[3]~DUPLICATE_q )) # (\DataBusToUART[0]~2_combout  & 
// ((\DataBusToUART~9_combout ))))) # (\DataBusToUART[0]~1_combout  & (!\DataBusToUART[0]~2_combout )) ) ) # ( !\comb_376|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\DataBusToUART[0]~1_combout  & ((!\DataBusToUART[0]~2_combout  & 
// (\AddressBusToRAM[3]~DUPLICATE_q )) # (\DataBusToUART[0]~2_combout  & ((\DataBusToUART~9_combout ))))) ) )

	.dataa(!\DataBusToUART[0]~1_combout ),
	.datab(!\DataBusToUART[0]~2_combout ),
	.datac(!\AddressBusToRAM[3]~DUPLICATE_q ),
	.datad(!\DataBusToUART~9_combout ),
	.datae(gnd),
	.dataf(!\comb_376|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataBusToUART~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataBusToUART~10 .extended_lut = "off";
defparam \DataBusToUART~10 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \DataBusToUART~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N52
dffeas \DataBusToUART[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DataBusToUART~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ActionDataTransmitToUART[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DataBusToUART[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DataBusToUART[3] .is_wysiwyg = "true";
defparam \DataBusToUART[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N15
cyclonev_lcell_comb \comb_374|shiftRegTX~5 (
// Equation(s):
// \comb_374|shiftRegTX~5_combout  = ( DataBusToUART[3] & ( ((!\comb_374|Equal6~0_combout ) # ((!\comb_374|always0~0_combout ) # (\comb_374|shiftRegTX [4]))) # (\comb_374|shiftRegTX[1]~0_combout ) ) ) # ( !DataBusToUART[3] & ( 
// (!\comb_374|shiftRegTX[1]~0_combout  & (\comb_374|Equal6~0_combout  & (\comb_374|shiftRegTX [4] & \comb_374|always0~0_combout ))) ) )

	.dataa(!\comb_374|shiftRegTX[1]~0_combout ),
	.datab(!\comb_374|Equal6~0_combout ),
	.datac(!\comb_374|shiftRegTX [4]),
	.datad(!\comb_374|always0~0_combout ),
	.datae(gnd),
	.dataf(!DataBusToUART[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX~5 .extended_lut = "off";
defparam \comb_374|shiftRegTX~5 .lut_mask = 64'h00020002FFDFFFDF;
defparam \comb_374|shiftRegTX~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N16
dffeas \comb_374|shiftRegTX[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|shiftRegTX~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_374|shiftRegTX[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|shiftRegTX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|shiftRegTX[3] .is_wysiwyg = "true";
defparam \comb_374|shiftRegTX[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N3
cyclonev_lcell_comb \comb_374|shiftRegTX~4 (
// Equation(s):
// \comb_374|shiftRegTX~4_combout  = ( \comb_374|shiftRegTX[1]~0_combout  & ( \comb_374|shiftRegTX [3] & ( DataBusToUART[2] ) ) ) # ( !\comb_374|shiftRegTX[1]~0_combout  & ( \comb_374|shiftRegTX [3] & ( ((\comb_374|Equal6~0_combout  & 
// \comb_374|always0~0_combout )) # (DataBusToUART[2]) ) ) ) # ( \comb_374|shiftRegTX[1]~0_combout  & ( !\comb_374|shiftRegTX [3] & ( DataBusToUART[2] ) ) ) # ( !\comb_374|shiftRegTX[1]~0_combout  & ( !\comb_374|shiftRegTX [3] & ( (DataBusToUART[2] & 
// ((!\comb_374|Equal6~0_combout ) # (!\comb_374|always0~0_combout ))) ) ) )

	.dataa(!DataBusToUART[2]),
	.datab(gnd),
	.datac(!\comb_374|Equal6~0_combout ),
	.datad(!\comb_374|always0~0_combout ),
	.datae(!\comb_374|shiftRegTX[1]~0_combout ),
	.dataf(!\comb_374|shiftRegTX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX~4 .extended_lut = "off";
defparam \comb_374|shiftRegTX~4 .lut_mask = 64'h55505555555F5555;
defparam \comb_374|shiftRegTX~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N4
dffeas \comb_374|shiftRegTX[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|shiftRegTX~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_374|shiftRegTX[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|shiftRegTX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|shiftRegTX[2] .is_wysiwyg = "true";
defparam \comb_374|shiftRegTX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N21
cyclonev_lcell_comb \comb_374|shiftRegTX~3 (
// Equation(s):
// \comb_374|shiftRegTX~3_combout  = ( \comb_374|shiftRegTX [2] & ( ((!\comb_374|shiftRegTX[1]~0_combout  & (\comb_374|Equal6~0_combout  & \comb_374|always0~0_combout ))) # (DataBusToUART[1]) ) ) # ( !\comb_374|shiftRegTX [2] & ( (DataBusToUART[1] & 
// (((!\comb_374|Equal6~0_combout ) # (!\comb_374|always0~0_combout )) # (\comb_374|shiftRegTX[1]~0_combout ))) ) )

	.dataa(!\comb_374|shiftRegTX[1]~0_combout ),
	.datab(!\comb_374|Equal6~0_combout ),
	.datac(!DataBusToUART[1]),
	.datad(!\comb_374|always0~0_combout ),
	.datae(gnd),
	.dataf(!\comb_374|shiftRegTX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX~3 .extended_lut = "off";
defparam \comb_374|shiftRegTX~3 .lut_mask = 64'h0F0D0F0D0F2F0F2F;
defparam \comb_374|shiftRegTX~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N22
dffeas \comb_374|shiftRegTX[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|shiftRegTX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_374|shiftRegTX[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|shiftRegTX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|shiftRegTX[1] .is_wysiwyg = "true";
defparam \comb_374|shiftRegTX[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N54
cyclonev_lcell_comb \comb_374|shiftRegTX~1 (
// Equation(s):
// \comb_374|shiftRegTX~1_combout  = ( \comb_374|shiftRegTX [1] & ( ((\comb_374|always0~0_combout  & (\comb_374|Equal6~0_combout  & !\comb_374|shiftRegTX[1]~0_combout ))) # (DataBusToUART[0]) ) ) # ( !\comb_374|shiftRegTX [1] & ( (DataBusToUART[0] & 
// ((!\comb_374|always0~0_combout ) # ((!\comb_374|Equal6~0_combout ) # (\comb_374|shiftRegTX[1]~0_combout )))) ) )

	.dataa(!\comb_374|always0~0_combout ),
	.datab(!\comb_374|Equal6~0_combout ),
	.datac(!DataBusToUART[0]),
	.datad(!\comb_374|shiftRegTX[1]~0_combout ),
	.datae(gnd),
	.dataf(!\comb_374|shiftRegTX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|shiftRegTX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|shiftRegTX~1 .extended_lut = "off";
defparam \comb_374|shiftRegTX~1 .lut_mask = 64'h0E0F0E0F1F0F1F0F;
defparam \comb_374|shiftRegTX~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N55
dffeas \comb_374|shiftRegTX[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|shiftRegTX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_374|shiftRegTX[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|shiftRegTX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|shiftRegTX[0] .is_wysiwyg = "true";
defparam \comb_374|shiftRegTX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N45
cyclonev_lcell_comb \comb_374|dataCounterTX~0 (
// Equation(s):
// \comb_374|dataCounterTX~0_combout  = ( \comb_374|dataCounterTX [1] & ( (!\comb_374|dataCounterTX[3]~DUPLICATE_q  & (!\comb_374|dataCounterTX[2]~DUPLICATE_q  & !\comb_374|dataCounterTX[0]~DUPLICATE_q )) ) ) # ( !\comb_374|dataCounterTX [1] & ( 
// (!\comb_374|dataCounterTX[3]~DUPLICATE_q  & (!\comb_374|dataCounterTX[2]~DUPLICATE_q  & (\comb_374|dataCounterTX[0]~DUPLICATE_q  & !\ActionDataTransmitToUART[0]~DUPLICATE_q ))) ) )

	.dataa(!\comb_374|dataCounterTX[3]~DUPLICATE_q ),
	.datab(!\comb_374|dataCounterTX[2]~DUPLICATE_q ),
	.datac(!\comb_374|dataCounterTX[0]~DUPLICATE_q ),
	.datad(!\ActionDataTransmitToUART[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\comb_374|dataCounterTX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|dataCounterTX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|dataCounterTX~0 .extended_lut = "off";
defparam \comb_374|dataCounterTX~0 .lut_mask = 64'h0800080080808080;
defparam \comb_374|dataCounterTX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y20_N27
cyclonev_lcell_comb \comb_374|PinTX~0 (
// Equation(s):
// \comb_374|PinTX~0_combout  = ( \comb_374|dataCounterTX [1] & ( \comb_374|dataCounterTX[0]~DUPLICATE_q  & ( (!\comb_374|dataCounterTX[2]~DUPLICATE_q  & \comb_374|dataCounterTX[3]~DUPLICATE_q ) ) ) ) # ( !\comb_374|dataCounterTX [1] & ( 
// \comb_374|dataCounterTX[0]~DUPLICATE_q  & ( (!\comb_374|dataCounterTX[2]~DUPLICATE_q  & !\comb_374|dataCounterTX[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\comb_374|dataCounterTX[2]~DUPLICATE_q ),
	.datac(!\comb_374|dataCounterTX[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\comb_374|dataCounterTX [1]),
	.dataf(!\comb_374|dataCounterTX[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|PinTX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|PinTX~0 .extended_lut = "off";
defparam \comb_374|PinTX~0 .lut_mask = 64'h00000000C0C00C0C;
defparam \comb_374|PinTX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \comb_374|PinTX~1 (
// Equation(s):
// \comb_374|PinTX~1_combout  = ( \comb_374|always0~0_combout  & ( (!\comb_374|dataCounterTX~0_combout  & ((!\comb_374|shiftRegTX [0]) # (\comb_374|PinTX~0_combout ))) ) ) # ( !\comb_374|always0~0_combout  & ( (!\comb_374|dataCounterTX~0_combout  & 
// ((\comb_374|PinTX~q ) # (\comb_374|PinTX~0_combout ))) ) )

	.dataa(!\comb_374|shiftRegTX [0]),
	.datab(!\comb_374|dataCounterTX~0_combout ),
	.datac(!\comb_374|PinTX~0_combout ),
	.datad(!\comb_374|PinTX~q ),
	.datae(gnd),
	.dataf(!\comb_374|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_374|PinTX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_374|PinTX~1 .extended_lut = "off";
defparam \comb_374|PinTX~1 .lut_mask = 64'h0CCC0CCC8C8C8C8C;
defparam \comb_374|PinTX~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N31
dffeas \comb_374|PinTX (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\comb_374|PinTX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_374|Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_374|PinTX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_374|PinTX .is_wysiwyg = "true";
defparam \comb_374|PinTX .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
