package exemple_lr_D6_L2_nr_D6_N1
public
with Base_Types;
  thread th
    features
      outportC: out data port Base_Types::Integer;
      inportA: in event data port Base_Types::Integer;
      outportB: out event data port Base_Types::Integer;
      inportD: in event data port Base_Types::Integer;
  end th;
  
  thread implementation th.good
    annex behavior_specification {**
      variables
  a : Base_Types::Integer ;
states
  s1 : initial state ;
  s2 : complete state ;
  s3 : final state ;
transitions
  s1 -[]-> s2 ;
  s1 -[]-> s2 {a := 1} ;
  s1 -[]-> s2 {{a := 1}} ;
  s1 -[]-> s2 {for (i : Integer in 0 .. 9)
  {
    a := i
  }
  } ;
  s1 -[]-> s2 {for (i : Integer in 0 .. 9)
  {
    for (j : Integer in 0 .. 9)
    {
      a := i + j
    }
     ;
a := i
  }
  } ;
  s1 -[]-> s2 {while (true)
  {
    for (i : Integer in 0 .. 9)
    {
      if (true) {a := 1} elsif (true) {a := 1} else {for (j : Integer in 0 .. 9)
      {
        do
        {a := i + j}
        until (true)
      
      }
      } end if
    
    }
  
  }
  } ;
**};
  end th.good;
  
  thread implementation th.error
    annex behavior_specification {**
      variables
  a : Base_Types::Integer ;
states
  s1 : initial state ;
  s2 : complete state ;
  s3 : final state ;
transitions
  s1 -[]-> s2 {while (true)
  {
    for (i : Integer in 0 .. 9)
    {
      if (true) {a := 1} elsif (true) {a := 1} else {for (j : Integer in 0 .. 9)
      {
        do
        { := a + j}
        until (true)
      
      }
      } end if
    
    }
  
  }
  } ;
**};
  end th.error;
end exemple_lr_D6_L2_nr_D6_N1;