--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16515 paths analyzed, 3465 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.832ns.
--------------------------------------------------------------------------------
Slack:                  11.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.288ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X9Y29.A3       net (fanout=20)       2.257   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X9Y29.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y34.D2       net (fanout=1)        1.255   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.288ns (2.574ns logic, 6.714ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  11.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.146ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X12Y34.A6      net (fanout=20)       2.010   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X12Y34.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.D3       net (fanout=1)        1.365   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.146ns (2.569ns logic, 6.577ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  11.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.978ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X12Y34.A5      net (fanout=19)       1.793   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X12Y34.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.D3       net (fanout=1)        1.365   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.978ns (2.618ns logic, 6.360ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  11.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.799ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X9Y29.A5       net (fanout=19)       1.719   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X9Y29.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y34.D2       net (fanout=1)        1.255   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.799ns (2.623ns logic, 6.176ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  11.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.740ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X12Y40.A6      net (fanout=20)       1.549   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X12Y40.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.D3       net (fanout=1)        1.382   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.740ns (2.569ns logic, 6.171ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  11.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.622ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X13Y36.A6      net (fanout=20)       1.797   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X13Y36.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y34.C3       net (fanout=1)        1.048   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y34.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (2.575ns logic, 6.047ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  11.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.595ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X12Y40.A5      net (fanout=19)       1.355   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X12Y40.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.D3       net (fanout=1)        1.382   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.595ns (2.618ns logic, 5.977ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  11.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.587ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X13Y36.A3      net (fanout=19)       1.713   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X13Y36.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y34.C3       net (fanout=1)        1.048   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y34.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.587ns (2.624ns logic, 5.963ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  11.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.484ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y32.A3       net (fanout=19)       1.744   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y32.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y34.C2       net (fanout=1)        0.914   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y34.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.484ns (2.624ns logic, 5.860ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  12.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.356ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X7Y44.A3       net (fanout=20)       1.490   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X7Y44.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_12
    SLICE_X2Y43.C3       net (fanout=1)        1.051   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_12
    SLICE_X2Y43.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_G
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.356ns (2.575ns logic, 5.781ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  12.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.171ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X7Y42.A2       net (fanout=20)       1.412   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X7Y42.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_124
    SLICE_X2Y43.D4       net (fanout=1)        0.945   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_124
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.171ns (2.574ns logic, 5.597ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  12.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_32 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.193ns (Levels of Logic = 3)
  Clock Path Skew:      0.538ns (1.150 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_32 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/data_q_32
    SLICE_X12Y40.A3      net (fanout=1)        0.953   fifo_manager/serial_tx_TDC/data_q[32]
    SLICE_X12Y40.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.D3       net (fanout=1)        1.382   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (2.618ns logic, 5.575ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  12.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_24 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.138ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.150 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_24 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/data_q_24
    SLICE_X12Y34.A3      net (fanout=1)        0.953   fifo_manager/serial_tx_TDC/data_q[24]
    SLICE_X12Y34.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.D3       net (fanout=1)        1.365   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.138ns (2.618ns logic, 5.520ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  12.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.090ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y33.A3       net (fanout=20)       1.699   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y33.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[55]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y34.C5       net (fanout=1)        0.614   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y34.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.090ns (2.575ns logic, 5.515ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  12.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.049ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y32.A4       net (fanout=20)       1.358   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y32.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y34.C2       net (fanout=1)        0.914   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X6Y34.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.049ns (2.575ns logic, 5.474ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  12.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.015ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X7Y44.A5       net (fanout=19)       1.100   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X7Y44.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_12
    SLICE_X2Y43.C3       net (fanout=1)        1.051   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_12
    SLICE_X2Y43.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_G
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.015ns (2.624ns logic, 5.391ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  12.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_35 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.015ns (Levels of Logic = 3)
  Clock Path Skew:      0.538ns (1.150 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_35 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.DQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/data_q_35
    SLICE_X12Y40.A1      net (fanout=1)        0.775   fifo_manager/serial_tx_TDC/data_q[35]
    SLICE_X12Y40.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.D3       net (fanout=1)        1.382   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.015ns (2.618ns logic, 5.397ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  12.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.949ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y37.A3       net (fanout=20)       1.429   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y37.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[51]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y34.D4       net (fanout=1)        0.744   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_125
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.949ns (2.574ns logic, 5.375ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  12.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_27 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.960ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.150 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_27 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/data_q_27
    SLICE_X12Y34.A1      net (fanout=1)        0.775   fifo_manager/serial_tx_TDC/data_q[27]
    SLICE_X12Y34.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.D3       net (fanout=1)        1.365   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.960ns (2.618ns logic, 5.342ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  12.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_8 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.849ns (Levels of Logic = 3)
  Clock Path Skew:      0.482ns (1.150 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_8 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y45.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/data_q_8
    SLICE_X3Y45.D2       net (fanout=1)        1.154   fifo_manager/serial_tx_TDC/data_q[8]
    SLICE_X3Y45.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_111
    SLICE_X2Y43.D5       net (fanout=1)        0.927   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_111
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.849ns (2.528ns logic, 5.321ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  12.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_43 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.862ns (Levels of Logic = 3)
  Clock Path Skew:      0.496ns (1.150 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_43 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/data_q_43
    SLICE_X7Y42.A3       net (fanout=1)        1.149   fifo_manager/serial_tx_TDC/data_q[43]
    SLICE_X7Y42.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_124
    SLICE_X2Y43.D4       net (fanout=1)        0.945   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_124
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.862ns (2.528ns logic, 5.334ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  12.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.845ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X6Y34.B3       net (fanout=19)       1.496   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X6Y34.B        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
    SLICE_X6Y34.D1       net (fanout=1)        0.548   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.845ns (2.599ns logic, 5.246ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  12.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y33.A6       net (fanout=19)       1.310   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y33.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[55]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y34.C5       net (fanout=1)        0.614   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X6Y34.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (2.624ns logic, 5.126ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  12.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_59 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.736ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.238 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_59 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/data_q_59
    SLICE_X9Y29.A2       net (fanout=1)        0.751   fifo_manager/serial_tx_TDC/data_q[59]
    SLICE_X9Y29.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y34.D2       net (fanout=1)        1.255   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.736ns (2.528ns logic, 5.208ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  12.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.721ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X6Y34.A4       net (fanout=19)       1.381   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X6Y34.A        Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X6Y34.C1       net (fanout=1)        0.538   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X6Y34.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.721ns (2.600ns logic, 5.121ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  12.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_33 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.538ns (1.150 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_33 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/data_q_33
    SLICE_X12Y40.A2      net (fanout=1)        0.516   fifo_manager/serial_tx_TDC/data_q[33]
    SLICE_X12Y40.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.D3       net (fanout=1)        1.382   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.756ns (2.618ns logic, 5.138ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  12.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X3Y45.D3       net (fanout=19)       0.907   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X3Y45.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_111
    SLICE_X2Y43.D5       net (fanout=1)        0.927   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_111
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (2.623ns logic, 5.074ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  12.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.678ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X7Y42.A5       net (fanout=19)       0.870   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X7Y42.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_124
    SLICE_X2Y43.D4       net (fanout=1)        0.945   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_124
    SLICE_X2Y43.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D3       net (fanout=1)        1.047   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.678ns (2.623ns logic, 5.055ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  12.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_25 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.150 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_25 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/data_q_25
    SLICE_X12Y34.A2      net (fanout=1)        0.516   fifo_manager/serial_tx_TDC/data_q[25]
    SLICE_X12Y34.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.D3       net (fanout=1)        1.365   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X6Y34.CMUX     Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (2.618ns logic, 5.083ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  12.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_28 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 3)
  Clock Path Skew:      0.530ns (1.150 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_28 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_28
    SLICE_X13Y36.A5      net (fanout=1)        0.921   fifo_manager/serial_tx_TDC/data_q[28]
    SLICE_X13Y36.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y34.C3       net (fanout=1)        1.048   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X6Y34.CMUX     Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D4       net (fanout=1)        1.009   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X5Y42.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        2.193   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (2.529ns logic, 5.171ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q_0/CLK0
  Logical resource: FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/DP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/DP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/DP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem9/DP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/SP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/SP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/SP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem9/SP/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[63]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem61/DP/CLK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[63]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem62/DP/CLK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[63]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem63/DP/CLK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[63]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem64/DP/CLK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[63]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem61/SP/CLK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[63]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem62/SP/CLK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[63]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem63/SP/CLK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[63]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem64/SP/CLK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem53/DP/CLK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem54/DP/CLK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem55/DP/CLK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem56/DP/CLK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem53/SP/CLK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[4]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem54/SP/CLK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.832|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16515 paths, 0 nets, and 3658 connections

Design statistics:
   Minimum period:   8.832ns{1}   (Maximum frequency: 113.225MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 14 21:55:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



