<stg><name>feature_Loop_memcpy.featureh.featureHi</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="6">
<condition id="30">
<or_exp><and_exp><literal name="exitcond4_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="33">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="3">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="6" to="7">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="7" to="8">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="8" to="9">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="9" to="10">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %featureh1_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %featureh1)

]]></node>
<StgValue><ssdm name="featureh1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %featureh1_read, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="64" op_0_bw="31">
<![CDATA[
entry:5  %tmp_10 = zext i31 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
entry:6  %featureh_addr = getelementptr i16* %featureh, i64 %tmp_10

]]></node>
<StgValue><ssdm name="featureh_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i16* %featureh, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 5120, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %featureh1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i16* %featureh, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 5120, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:7  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %featureh_addr, i32 512)

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:8  br label %burst.wr.header.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.wr.header.i:0  %indvar1_i = phi i10 [ %indvar_next1_i, %burst.wr.body.i ], [ 0, %entry ]

]]></node>
<StgValue><ssdm name="indvar1_i"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header.i:1  %exitcond4_i = icmp eq i10 %indvar1_i, -512

]]></node>
<StgValue><ssdm name="exitcond4_i"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header.i:3  %indvar_next1_i = add i10 %indvar1_i, 1

]]></node>
<StgValue><ssdm name="indvar_next1_i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header.i:4  br i1 %exitcond4_i, label %.exit, label %burst.wr.body.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="10">
<![CDATA[
burst.wr.body.i:3  %tmp_4_i = zext i10 %indvar1_i to i64

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i:4  %featureHist_addr = getelementptr [512 x i16]* %featureHist, i64 0, i64 %tmp_4_i

]]></node>
<StgValue><ssdm name="featureHist_addr"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body.i:5  %featureHist_load = load i16* %featureHist_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body.i:5  %featureHist_load = load i16* %featureHist_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body.i:0  %burstwrite_rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin_i"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body.i:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_featureh_OC_featureH) nounwind

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
burst.wr.body.i:6  call void @_ssdm_op_Write.m_axi.i16P(i16* %featureh_addr, i16 %featureHist_load, i2 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body.i:7  %burstwrite_rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin_i) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend_i"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body.i:8  br label %burst.wr.header.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="36" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="37" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="39" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0">
<![CDATA[
.exit:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
