#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2065b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2065d00 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x204ed50 .functor NOT 1, L_0x20a6330, C4<0>, C4<0>, C4<0>;
L_0x20a6180 .functor XOR 10, L_0x20a5fb0, L_0x20a60e0, C4<0000000000>, C4<0000000000>;
L_0x20a6290 .functor XOR 10, L_0x20a6180, L_0x20a61f0, C4<0000000000>, C4<0000000000>;
v0x20a2370_0 .net *"_ivl_10", 9 0, L_0x20a61f0;  1 drivers
v0x20a2470_0 .net *"_ivl_12", 9 0, L_0x20a6290;  1 drivers
v0x20a2550_0 .net *"_ivl_2", 9 0, L_0x20a5f10;  1 drivers
v0x20a2610_0 .net *"_ivl_4", 9 0, L_0x20a5fb0;  1 drivers
v0x20a26f0_0 .net *"_ivl_6", 9 0, L_0x20a60e0;  1 drivers
v0x20a2820_0 .net *"_ivl_8", 9 0, L_0x20a6180;  1 drivers
v0x20a2900_0 .var "clk", 0 0;
v0x20a29a0_0 .net "in", 3 0, v0x209f9f0_0;  1 drivers
v0x20a2a40_0 .net "out_any_dut", 3 1, L_0x20a4c00;  1 drivers
v0x20a2b00_0 .net "out_any_ref", 3 1, L_0x204f310;  1 drivers
v0x20a2bd0_0 .net "out_both_dut", 2 0, L_0x20a40c0;  1 drivers
v0x20a2ca0_0 .net "out_both_ref", 2 0, L_0x204f040;  1 drivers
v0x20a2d70_0 .net "out_different_dut", 3 0, L_0x20a5510;  1 drivers
v0x20a2e40_0 .net "out_different_ref", 3 0, L_0x204f560;  1 drivers
v0x20a2f10_0 .var/2u "stats1", 287 0;
v0x20a2fd0_0 .var/2u "strobe", 0 0;
v0x20a3090_0 .net "tb_match", 0 0, L_0x20a6330;  1 drivers
v0x20a3160_0 .net "tb_mismatch", 0 0, L_0x204ed50;  1 drivers
v0x20a3200_0 .net "wavedrom_enable", 0 0, v0x209fb50_0;  1 drivers
v0x20a32d0_0 .net "wavedrom_title", 511 0, v0x209fbf0_0;  1 drivers
E_0x205f850/0 .event negedge, v0x209f930_0;
E_0x205f850/1 .event posedge, v0x209f930_0;
E_0x205f850 .event/or E_0x205f850/0, E_0x205f850/1;
L_0x20a5f10 .concat [ 4 3 3 0], L_0x204f560, L_0x204f310, L_0x204f040;
L_0x20a5fb0 .concat [ 4 3 3 0], L_0x204f560, L_0x204f310, L_0x204f040;
L_0x20a60e0 .concat [ 4 3 3 0], L_0x20a5510, L_0x20a4c00, L_0x20a40c0;
L_0x20a61f0 .concat [ 4 3 3 0], L_0x204f560, L_0x204f310, L_0x204f040;
L_0x20a6330 .cmp/eeq 10, L_0x20a5f10, L_0x20a6290;
S_0x2065e90 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x2065d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x204f040 .functor AND 3, L_0x20a33d0, L_0x20a3470, C4<111>, C4<111>;
L_0x204f310 .functor OR 3, L_0x20a3600, L_0x20a36a0, C4<000>, C4<000>;
L_0x204f560 .functor XOR 4, v0x209f9f0_0, L_0x20a3af0, C4<0000>, C4<0000>;
v0x204e540_0 .net *"_ivl_1", 2 0, L_0x20a33d0;  1 drivers
v0x204e880_0 .net *"_ivl_13", 0 0, L_0x20a3860;  1 drivers
v0x204eb50_0 .net *"_ivl_15", 2 0, L_0x20a3a10;  1 drivers
v0x204ee60_0 .net *"_ivl_16", 3 0, L_0x20a3af0;  1 drivers
v0x204f150_0 .net *"_ivl_3", 2 0, L_0x20a3470;  1 drivers
v0x204f420_0 .net *"_ivl_7", 2 0, L_0x20a3600;  1 drivers
v0x204f630_0 .net *"_ivl_9", 2 0, L_0x20a36a0;  1 drivers
v0x209ed00_0 .net "in", 3 0, v0x209f9f0_0;  alias, 1 drivers
v0x209ede0_0 .net "out_any", 3 1, L_0x204f310;  alias, 1 drivers
v0x209ef50_0 .net "out_both", 2 0, L_0x204f040;  alias, 1 drivers
v0x209f030_0 .net "out_different", 3 0, L_0x204f560;  alias, 1 drivers
L_0x20a33d0 .part v0x209f9f0_0, 0, 3;
L_0x20a3470 .part v0x209f9f0_0, 1, 3;
L_0x20a3600 .part v0x209f9f0_0, 0, 3;
L_0x20a36a0 .part v0x209f9f0_0, 1, 3;
L_0x20a3860 .part v0x209f9f0_0, 0, 1;
L_0x20a3a10 .part v0x209f9f0_0, 1, 3;
L_0x20a3af0 .concat [ 3 1 0 0], L_0x20a3a10, L_0x20a3860;
S_0x209f190 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x2065d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x209f930_0 .net "clk", 0 0, v0x20a2900_0;  1 drivers
v0x209f9f0_0 .var "in", 3 0;
v0x209fab0_0 .net "tb_match", 0 0, L_0x20a6330;  alias, 1 drivers
v0x209fb50_0 .var "wavedrom_enable", 0 0;
v0x209fbf0_0 .var "wavedrom_title", 511 0;
E_0x205f3e0 .event posedge, v0x209f930_0;
E_0x205fcd0 .event negedge, v0x209f930_0;
S_0x209f430 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x209f190;
 .timescale -12 -12;
v0x209f630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x209f730 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x209f190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x209fdc0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x2065d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x2066ad0 .functor AND 1, L_0x20a3cd0, L_0x20a3d70, C4<1>, C4<1>;
L_0x2077890 .functor AND 1, L_0x20a3eb0, L_0x20a3f50, C4<1>, C4<1>;
L_0x2077900 .functor AND 1, L_0x20a4250, L_0x20a4330, C4<1>, C4<1>;
L_0x20a4860 .functor OR 1, L_0x20a46d0, L_0x20a47c0, C4<0>, C4<0>;
L_0x20a4b40 .functor OR 1, L_0x20a49a0, L_0x20a4aa0, C4<0>, C4<0>;
L_0x20a4d90 .functor OR 1, L_0x20a4e00, L_0x20a4ea0, C4<0>, C4<0>;
L_0x20a52c0 .functor XOR 1, L_0x20a50f0, L_0x20a5190, C4<0>, C4<0>;
L_0x20a55b0 .functor XOR 1, L_0x20a53d0, L_0x20a5470, C4<0>, C4<0>;
L_0x20a5900 .functor XOR 1, L_0x20a5710, L_0x20a57b0, C4<0>, C4<0>;
L_0x20a5d50 .functor XOR 1, L_0x20a5b50, L_0x20a5cb0, C4<0>, C4<0>;
v0x20a0030_0 .net *"_ivl_11", 0 0, L_0x20a3eb0;  1 drivers
v0x20a0110_0 .net *"_ivl_13", 0 0, L_0x20a3f50;  1 drivers
v0x20a01f0_0 .net *"_ivl_14", 0 0, L_0x2077890;  1 drivers
v0x20a02e0_0 .net *"_ivl_20", 0 0, L_0x20a4250;  1 drivers
v0x20a03c0_0 .net *"_ivl_22", 0 0, L_0x20a4330;  1 drivers
v0x20a04f0_0 .net *"_ivl_23", 0 0, L_0x2077900;  1 drivers
v0x20a05d0_0 .net *"_ivl_28", 0 0, L_0x20a46d0;  1 drivers
v0x20a06b0_0 .net *"_ivl_3", 0 0, L_0x20a3cd0;  1 drivers
v0x20a0790_0 .net *"_ivl_30", 0 0, L_0x20a47c0;  1 drivers
v0x20a0900_0 .net *"_ivl_31", 0 0, L_0x20a4860;  1 drivers
v0x20a09e0_0 .net *"_ivl_36", 0 0, L_0x20a49a0;  1 drivers
v0x20a0ac0_0 .net *"_ivl_38", 0 0, L_0x20a4aa0;  1 drivers
v0x20a0ba0_0 .net *"_ivl_39", 0 0, L_0x20a4b40;  1 drivers
v0x20a0c80_0 .net *"_ivl_45", 0 0, L_0x20a4e00;  1 drivers
v0x20a0d60_0 .net *"_ivl_47", 0 0, L_0x20a4ea0;  1 drivers
v0x20a0e40_0 .net *"_ivl_48", 0 0, L_0x20a4d90;  1 drivers
v0x20a0f20_0 .net *"_ivl_5", 0 0, L_0x20a3d70;  1 drivers
v0x20a1000_0 .net *"_ivl_53", 0 0, L_0x20a50f0;  1 drivers
v0x20a10e0_0 .net *"_ivl_55", 0 0, L_0x20a5190;  1 drivers
v0x20a11c0_0 .net *"_ivl_56", 0 0, L_0x20a52c0;  1 drivers
v0x20a12a0_0 .net *"_ivl_6", 0 0, L_0x2066ad0;  1 drivers
v0x20a1380_0 .net *"_ivl_61", 0 0, L_0x20a53d0;  1 drivers
v0x20a1460_0 .net *"_ivl_63", 0 0, L_0x20a5470;  1 drivers
v0x20a1540_0 .net *"_ivl_64", 0 0, L_0x20a55b0;  1 drivers
v0x20a1620_0 .net *"_ivl_69", 0 0, L_0x20a5710;  1 drivers
v0x20a1700_0 .net *"_ivl_71", 0 0, L_0x20a57b0;  1 drivers
v0x20a17e0_0 .net *"_ivl_72", 0 0, L_0x20a5900;  1 drivers
v0x20a18c0_0 .net *"_ivl_78", 0 0, L_0x20a5b50;  1 drivers
v0x20a19a0_0 .net *"_ivl_80", 0 0, L_0x20a5cb0;  1 drivers
v0x20a1a80_0 .net *"_ivl_81", 0 0, L_0x20a5d50;  1 drivers
v0x20a1b60_0 .net "in", 3 0, v0x209f9f0_0;  alias, 1 drivers
v0x20a1c20_0 .net "out_any", 3 1, L_0x20a4c00;  alias, 1 drivers
v0x20a1d00_0 .net "out_both", 2 0, L_0x20a40c0;  alias, 1 drivers
v0x20a1ff0_0 .net "out_different", 3 0, L_0x20a5510;  alias, 1 drivers
L_0x20a3cd0 .part v0x209f9f0_0, 0, 1;
L_0x20a3d70 .part v0x209f9f0_0, 3, 1;
L_0x20a3eb0 .part v0x209f9f0_0, 1, 1;
L_0x20a3f50 .part v0x209f9f0_0, 0, 1;
L_0x20a40c0 .concat8 [ 1 1 1 0], L_0x2066ad0, L_0x2077890, L_0x2077900;
L_0x20a4250 .part v0x209f9f0_0, 2, 1;
L_0x20a4330 .part v0x209f9f0_0, 1, 1;
L_0x20a46d0 .part v0x209f9f0_0, 2, 1;
L_0x20a47c0 .part v0x209f9f0_0, 1, 1;
L_0x20a49a0 .part v0x209f9f0_0, 1, 1;
L_0x20a4aa0 .part v0x209f9f0_0, 0, 1;
L_0x20a4c00 .concat8 [ 1 1 1 0], L_0x20a4b40, L_0x20a4860, L_0x20a4d90;
L_0x20a4e00 .part v0x209f9f0_0, 3, 1;
L_0x20a4ea0 .part v0x209f9f0_0, 2, 1;
L_0x20a50f0 .part v0x209f9f0_0, 0, 1;
L_0x20a5190 .part v0x209f9f0_0, 3, 1;
L_0x20a53d0 .part v0x209f9f0_0, 1, 1;
L_0x20a5470 .part v0x209f9f0_0, 0, 1;
L_0x20a5710 .part v0x209f9f0_0, 2, 1;
L_0x20a57b0 .part v0x209f9f0_0, 1, 1;
L_0x20a5510 .concat8 [ 1 1 1 1], L_0x20a52c0, L_0x20a55b0, L_0x20a5900, L_0x20a5d50;
L_0x20a5b50 .part v0x209f9f0_0, 3, 1;
L_0x20a5cb0 .part v0x209f9f0_0, 0, 1;
S_0x20a2150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x2065d00;
 .timescale -12 -12;
E_0x2047a20 .event anyedge, v0x20a2fd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20a2fd0_0;
    %nor/r;
    %assign/vec4 v0x20a2fd0_0, 0;
    %wait E_0x2047a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x209f190;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x209f9f0_0, 0;
    %wait E_0x205fcd0;
    %wait E_0x205f3e0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x209f9f0_0, 0;
    %wait E_0x205f3e0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x209f9f0_0, 0;
    %wait E_0x205f3e0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x209f9f0_0, 0;
    %wait E_0x205f3e0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x209f9f0_0, 0;
    %wait E_0x205f3e0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x209f9f0_0, 0;
    %wait E_0x205fcd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x209f730;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x209f9f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x205fcd0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x209f9f0_0, 0;
    %wait E_0x205f3e0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x209f9f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2065d00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a2fd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2065d00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20a2900_0;
    %inv;
    %store/vec4 v0x20a2900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2065d00;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x209f930_0, v0x20a3160_0, v0x20a29a0_0, v0x20a2ca0_0, v0x20a2bd0_0, v0x20a2b00_0, v0x20a2a40_0, v0x20a2e40_0, v0x20a2d70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2065d00;
T_7 ;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2065d00;
T_8 ;
    %wait E_0x205f850;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a2f10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2f10_0, 4, 32;
    %load/vec4 v0x20a3090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2f10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a2f10_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2f10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20a2ca0_0;
    %load/vec4 v0x20a2ca0_0;
    %load/vec4 v0x20a2bd0_0;
    %xor;
    %load/vec4 v0x20a2ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2f10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2f10_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x20a2b00_0;
    %load/vec4 v0x20a2b00_0;
    %load/vec4 v0x20a2a40_0;
    %xor;
    %load/vec4 v0x20a2b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2f10_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2f10_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x20a2e40_0;
    %load/vec4 v0x20a2e40_0;
    %load/vec4 v0x20a2d70_0;
    %xor;
    %load/vec4 v0x20a2e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2f10_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x20a2f10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a2f10_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv/iter3/response1/top_module.sv";
