Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb  5 20:26:04 2024
| Host         : Philips-ASUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTONS[1]
                            (input port)
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 4.979ns (55.744%)  route 3.953ns (44.256%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  BUTTONS[1] (IN)
                         net (fo=0)                   0.000     0.000    BUTTONS[1]
    K14                  IBUF (Prop_ibuf_I_O)         1.405     1.405 r  BUTTONS_IBUF[1]_inst/O
                         net (fo=3, routed)           1.653     3.058    BUTTONS_IBUF[1]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.119     3.177 r  LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.300     5.477    LEDS_OBUF[0]
    F19                  OBUF (Prop_obuf_I_O)         3.455     8.932 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.932    LEDS[0]
    F19                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS[1]
                            (input port)
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 4.824ns (54.579%)  route 4.014ns (45.421%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  BUTTONS[1] (IN)
                         net (fo=0)                   0.000     0.000    BUTTONS[1]
    K14                  IBUF (Prop_ibuf_I_O)         1.405     1.405 r  BUTTONS_IBUF[1]_inst/O
                         net (fo=3, routed)           1.653     3.058    BUTTONS_IBUF[1]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.105     3.163 r  LEDS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.362     5.525    LEDS_OBUF[3]
    C20                  OBUF (Prop_obuf_I_O)         3.314     8.838 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.838    LEDS[3]
    C20                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS[1]
                            (input port)
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.762ns  (logic 4.995ns (57.008%)  route 3.767ns (42.992%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  BUTTONS[1] (IN)
                         net (fo=0)                   0.000     0.000    BUTTONS[1]
    K14                  IBUF (Prop_ibuf_I_O)         1.405     1.405 r  BUTTONS_IBUF[1]_inst/O
                         net (fo=3, routed)           1.661     3.066    BUTTONS_IBUF[1]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.119     3.185 r  LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.106     5.291    LEDS_OBUF[1]
    E21                  OBUF (Prop_obuf_I_O)         3.471     8.762 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.762    LEDS[1]
    E21                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS[2]
                            (input port)
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.509ns  (logic 4.832ns (56.785%)  route 3.677ns (43.215%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  BUTTONS[2] (IN)
                         net (fo=0)                   0.000     0.000    BUTTONS[2]
    K13                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  BUTTONS_IBUF[2]_inst/O
                         net (fo=3, routed)           1.519     2.941    BUTTONS_IBUF[2]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     3.046 r  LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.158     5.205    LEDS_OBUF[2]
    D20                  OBUF (Prop_obuf_I_O)         3.305     8.509 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.509    LEDS[2]
    D20                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTONS[3]
                            (input port)
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.932ns  (logic 1.552ns (52.937%)  route 1.380ns (47.063%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  BUTTONS[3] (IN)
                         net (fo=0)                   0.000     0.000    BUTTONS[3]
    L13                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUTTONS_IBUF[3]_inst/O
                         net (fo=2, routed)           0.678     0.925    BUTTONS_IBUF[3]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     0.970 r  LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.702     1.672    LEDS_OBUF[2]
    D20                  OBUF (Prop_obuf_I_O)         1.260     2.932 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.932    LEDS[2]
    D20                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS[0]
                            (input port)
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.986ns  (logic 1.618ns (54.189%)  route 1.368ns (45.811%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  BUTTONS[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTONS[0]
    M13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  BUTTONS_IBUF[0]_inst/O
                         net (fo=2, routed)           0.597     0.859    BUTTONS_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.049     0.908 r  LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.771     1.679    LEDS_OBUF[0]
    F19                  OBUF (Prop_obuf_I_O)         1.307     2.986 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.986    LEDS[0]
    F19                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS[0]
                            (input port)
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.989ns  (logic 1.575ns (52.712%)  route 1.413ns (47.288%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  BUTTONS[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTONS[0]
    M13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  BUTTONS_IBUF[0]_inst/O
                         net (fo=2, routed)           0.597     0.859    BUTTONS_IBUF[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.904 r  LEDS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.817     1.720    LEDS_OBUF[3]
    C20                  OBUF (Prop_obuf_I_O)         1.268     2.989 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.989    LEDS[3]
    C20                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTONS[2]
                            (input port)
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.041ns  (logic 1.629ns (53.573%)  route 1.412ns (46.427%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  BUTTONS[2] (IN)
                         net (fo=0)                   0.000     0.000    BUTTONS[2]
    K13                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  BUTTONS_IBUF[2]_inst/O
                         net (fo=3, routed)           0.726     0.985    BUTTONS_IBUF[2]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.044     1.029 r  LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.685     1.715    LEDS_OBUF[1]
    E21                  OBUF (Prop_obuf_I_O)         1.326     3.041 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.041    LEDS[1]
    E21                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------





