###############################################################
#  Generated by:      Cadence Innovus 18.11-s100_1
#  OS:                Linux x86_64(Host ID eda-host)
#  Generated on:      Tue Jan 10 03:44:21 2023
#  Design:            dsm_dem_top
#  Command:           write_text_timing_report -mtarpt top.mtarpt -report clock_tree_synthesis.tarpt
###############################################################
PATH 1 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[16]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[16]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.009000
  Other End Arrival Time            -0.006
+ Hold                               0.045
+ Phase Shift                        0.000
= Required Time                      0.038
- Arrival Time                       0.222
= Slack Time                         0.184
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.411    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.410    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.308    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.308    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.199    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.198    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[16]           | CK->Q     | DFFRHQX1  | 0.237     | 0.021     |           | 0.222     | 0.038     |
| dsm/I2_chan2_reg[16]               |           |           | 0.000     | 0.021     |           | 0.222     | 0.038     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.044    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.043    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.060     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.060     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.177     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.177     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 2 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[19]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[19]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.001000
  Other End Arrival Time             0.003
+ Hold                               0.046
+ Phase Shift                        0.000
= Required Time                      0.049
- Arrival Time                       0.238
= Slack Time                         0.189
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.417    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.416    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.314    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.314    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.187    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.187    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[19]           | CK->Q     | DFFRHQX1  | 0.236     | 0.022     |           | 0.238     | 0.049     |
| dsm/I3_chan2_reg[19]               |           |           | 0.000     | 0.022     |           | 0.238     | 0.049     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.038    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.037    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.065     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.065     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.193     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.193     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 3 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[27]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[27]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.003000
  Other End Arrival Time             0.003
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.236
= Slack Time                         0.190
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.417    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.416    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.314    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.314    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.190    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.190    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[27]           | CK->Q     | DFFRHQX1  | 0.236     | 0.025     |           | 0.236     | 0.046     |
| dsm/I3_chan2_reg[27]               |           |           | 0.000     | 0.025     | 0.001     | 0.236     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.038    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.037    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.066     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.066     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.192     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.193     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 4 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[21]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[21]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.046
+ Phase Shift                        0.000
= Required Time                      0.049
- Arrival Time                       0.240
= Slack Time                         0.191
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.419    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.418    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.315    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.315    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.188    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.188    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[21]           | CK->Q     | DFFRHQX1  | 0.237     | 0.021     |           | 0.240     | 0.049     |
| dsm/I2_chan2_reg[21]               |           |           | 0.000     | 0.021     |           | 0.240     | 0.049     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.036    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.035    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.067     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.067     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.194     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.194     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 5 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[22]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[22]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.045
+ Phase Shift                        0.000
= Required Time                      0.049
- Arrival Time                       0.240
= Slack Time                         0.192
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.419    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.418    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.316    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.316    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.189    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.188    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[22]           | CK->Q     | DFFRHQX1  | 0.237     | 0.022     |           | 0.240     | 0.049     |
| dsm/I2_chan2_reg[22]               |           |           | 0.000     | 0.022     |           | 0.240     | 0.049     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.036    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.035    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.068     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.068     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.195     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.195     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 6 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[21]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[21]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.044
+ Phase Shift                        0.000
= Required Time                      0.047
- Arrival Time                       0.240
= Slack Time                         0.193
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.420    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.419    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.317    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.317    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.190    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.190    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[21]           | CK->Q     | DFFRHQX1  | 0.237     | 0.023     |           | 0.240     | 0.047     |
| dsm/I1_chan2_reg[21]               |           |           | 0.000     | 0.023     |           | 0.240     | 0.047     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.035    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.034    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.068     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.068     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.195     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.195     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 7 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[7]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.027
- Arrival Time                       0.219
= Slack Time                         0.193
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.420    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.419    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.317    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.317    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.210    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.210    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[7]            | CK->Q     | DFFRHQX1  | 0.236     | 0.023     |           | 0.219     | 0.027     |
| dsm/I1_chan2_reg[7]                |           |           | 0.000     | 0.023     |           | 0.219     | 0.027     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.035    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.034    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.068     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.068     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.176     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.176     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 8 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[23]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[23]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.044
+ Phase Shift                        0.000
= Required Time                      0.047
- Arrival Time                       0.240
= Slack Time                         0.193
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.421    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.420    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.317    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.317    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.191    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.190    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[23]           | CK->Q     | DFFRHQX1  | 0.237     | 0.023     |           | 0.240     | 0.047     |
| dsm/I1_chan2_reg[23]               |           |           | 0.000     | 0.023     |           | 0.240     | 0.047     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.034    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.033    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.069     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.069     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.196     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.196     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 9 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[20]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[20]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.045
+ Phase Shift                        0.000
= Required Time                      0.048
- Arrival Time                       0.242
= Slack Time                         0.193
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.421    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.420    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.318    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.318    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.190    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.190    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[20]           | CK->Q     | DFFRHQX1  | 0.238     | 0.023     |           | 0.242     | 0.048     |
| dsm/I2_chan2_reg[20]               |           |           | 0.000     | 0.023     |           | 0.242     | 0.048     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.034    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.033    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.069     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.069     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.196     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.197     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 10 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[11]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.044
- Arrival Time                       0.238
= Slack Time                         0.193
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.421    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.420    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.317    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.317    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.192    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.192    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[11]           | CK->Q     | DFFRHQX1  | 0.236     | 0.024     |           | 0.238     | 0.044     |
| dsm/I1_chan2_reg[11]               |           |           | 0.000     | 0.024     |           | 0.238     | 0.044     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.034    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.033    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.070     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.070     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.195     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.195     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 11 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[14]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.044
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.240
= Slack Time                         0.194
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.421    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.420    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.318    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.318    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.192    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.192    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[14]           | CK->Q     | DFFRHQX1  | 0.237     | 0.024     |           | 0.240     | 0.046     |
| dsm/I2_chan2_reg[14]               |           |           | 0.000     | 0.024     |           | 0.240     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.034    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.033    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.070     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.070     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.196     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.196     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 12 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[27]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[27]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.240
= Slack Time                         0.194
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.422    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.421    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.318    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.318    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.192    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.191    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[27]           | CK->Q     | DFFRHQX1  | 0.237     | 0.024     |           | 0.240     | 0.046     |
| dsm/I2_chan2_reg[27]               |           |           | 0.000     | 0.024     |           | 0.240     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.034    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.033    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.070     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.070     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.196     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.197     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 13 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[12]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.044
- Arrival Time                       0.238
= Slack Time                         0.194
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.422    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.421    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.318    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.318    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.193    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.192    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[12]           | CK->Q     | DFFRHQX1  | 0.236     | 0.024     |           | 0.238     | 0.044     |
| dsm/I3_chan2_reg[12]               |           |           | 0.000     | 0.024     |           | 0.238     | 0.044     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.033    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.033    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.070     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.070     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.196     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.196     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 14 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[15]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.044
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.240
= Slack Time                         0.194
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.422    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.421    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.318    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.318    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.192    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.192    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[15]           | CK->Q     | DFFRHQX1  | 0.238     | 0.024     |           | 0.240     | 0.046     |
| dsm/I3_chan2_reg[15]               |           |           | 0.000     | 0.024     |           | 0.240     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.033    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.032    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.070     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.070     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.196     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.196     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 15 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[25]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[25]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.236
= Slack Time                         0.194
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.422    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.421    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.319    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.319    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.195    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[25]           | CK->Q     | DFFRHQX1  | 0.236     | 0.025     |           | 0.236     | 0.041     |
| dsm/I1_chan2_reg[25]               |           |           | 0.000     | 0.025     | 0.001     | 0.236     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.033    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.032    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.070     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.070     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.194     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.194     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 16 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[6]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.037
- Arrival Time                       0.231
= Slack Time                         0.194
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.422    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.421    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.318    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.318    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.201    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.201    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[6]            | CK->Q     | DFFRHQX1  | 0.237     | 0.025     |           | 0.231     | 0.037     |
| dsm/I3_chan2_reg[6]                |           |           | 0.000     | 0.025     | 0.001     | 0.231     | 0.037     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.033    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.032    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.070     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.070     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.188     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.188     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 17 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[18]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[18]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.231
= Slack Time                         0.195
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.422    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.422    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.319    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.319    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.201    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.201    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[18]           | CK->Q     | DFFRHQX1  | 0.237     | 0.025     |           | 0.231     | 0.036     |
| dsm/I2_chan2_reg[18]               |           |           | 0.000     | 0.025     | 0.001     | 0.231     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.033    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.032    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.071     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.071     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.188     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.188     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 18 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[18]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[18]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.240
= Slack Time                         0.195
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.422    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.421    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.319    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.319    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.193    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.192    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[18]           | CK->Q     | DFFRHQX1  | 0.238     | 0.025     |           | 0.240     | 0.046     |
| dsm/I1_chan2_reg[18]               |           |           | 0.000     | 0.025     | 0.001     | 0.240     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.033    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.032    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.071     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.071     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.197     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.197     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 19 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[20]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[20]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.044
+ Phase Shift                        0.000
= Required Time                      0.048
- Arrival Time                       0.243
= Slack Time                         0.195
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.423    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.422    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.319    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.319    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.192    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.192    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[20]           | CK->Q     | DFFRHQX1  | 0.239     | 0.025     |           | 0.243     | 0.048     |
| dsm/I1_chan2_reg[20]               |           |           | 0.000     | 0.025     | 0.001     | 0.243     | 0.048     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.033    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.032    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.071     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.071     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.198     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.198     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 20 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[18]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[18]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.240
= Slack Time                         0.195
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.423    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.422    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.319    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.319    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.193    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.193    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[18]           | CK->Q     | DFFRHQX1  | 0.238     | 0.025     |           | 0.240     | 0.045     |
| dsm/I3_chan2_reg[18]               |           |           | 0.000     | 0.025     | 0.001     | 0.240     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.032    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.031    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.071     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.071     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.197     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.197     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 21 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[8]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.231
= Slack Time                         0.195
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.423    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.422    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.319    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.319    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.202    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.202    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[8]            | CK->Q     | DFFRHQX1  | 0.238     | 0.025     |           | 0.231     | 0.036     |
| dsm/I3_chan2_reg[8]                |           |           | 0.000     | 0.025     | 0.001     | 0.231     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.032    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.032    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.071     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.071     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.189     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.189     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 22 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[9]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.005000
  Other End Arrival Time             0.005
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.241
= Slack Time                         0.195
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.423    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.422    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.319    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.319    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.195    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.000     | -0.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[9]            | CK->Q     | DFFRHQX1  | 0.241     | 0.035     |           | 0.241     | 0.046     |
| dsm/I3_chan2_reg[9]                |           |           | 0.000     | 0.035     | 0.001     | 0.241     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.032    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.031    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.071     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.071     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.200     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.200     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 23 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[5]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.025
- Arrival Time                       0.221
= Slack Time                         0.196
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.423    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.422    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.320    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.320    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.213    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.213    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[5]            | CK->Q     | DFFRHQX1  | 0.238     | 0.026     |           | 0.221     | 0.025     |
| dsm/I2_chan2_reg[5]                |           |           | 0.000     | 0.026     | 0.001     | 0.221     | 0.025     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.032    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.031    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.071     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.071     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.179     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.179     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 24 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[25]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[25]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.241
= Slack Time                         0.196
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.424    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.423    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.320    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.320    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.194    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.194    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[25]           | CK->Q     | DFFRHQX1  | 0.238     | 0.027     |           | 0.241     | 0.045     |
| dsm/I2_chan2_reg[25]               |           |           | 0.000     | 0.027     | 0.001     | 0.241     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.031    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.031    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.072     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.072     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.199     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.199     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 25 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[17]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[17]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.044
+ Phase Shift                        0.000
= Required Time                      0.029
- Arrival Time                       0.225
= Slack Time                         0.196
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.424    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.423    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.321    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.321    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.211    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.211    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[17]           | CK->Q     | DFFRHQX1  | 0.240     | 0.027     |           | 0.225     | 0.029     |
| dsm/I3_chan2_reg[17]               |           |           | 0.000     | 0.027     | 0.001     | 0.225     | 0.029     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.031    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.030    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.072     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.072     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.181     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.181     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 26 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[11]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.239
= Slack Time                         0.196
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.424    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.423    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.320    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.320    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.195    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[11]           | CK->Q     | DFFRHQX1  | 0.237     | 0.027     |           | 0.239     | 0.043     |
| dsm/I2_chan2_reg[11]               |           |           | 0.000     | 0.027     | 0.001     | 0.239     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.031    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.031    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.072     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.072     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.198     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.198     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 27 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[16]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[16]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.241
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.424    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.423    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.321    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.321    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.195    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.194    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[16]           | CK->Q     | DFFRHQX1  | 0.239     | 0.027     |           | 0.241     | 0.045     |
| dsm/I3_chan2_reg[16]               |           |           | 0.000     | 0.027     | 0.001     | 0.241     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.031    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.030    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.072     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.072     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.199     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.199     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 28 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[5]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.237
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.424    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.321    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.321    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.196    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.196    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[5]            | CK->Q     | DFFRHQX1  | 0.237     | 0.027     |           | 0.237     | 0.041     |
| dsm/I1_chan2_reg[5]                |           |           | 0.000     | 0.027     | 0.001     | 0.237     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.031    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.030    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.073     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.073     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.197     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.197     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 29 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[22]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[22]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.242
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.424    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.423    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.321    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.321    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.194    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.194    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[22]           | CK->Q     | DFFRHQX1  | 0.240     | 0.027     |           | 0.242     | 0.045     |
| dsm/I1_chan2_reg[22]               |           |           | 0.000     | 0.027     | 0.001     | 0.242     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.031    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.030    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.073     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.073     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.199     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.200     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 30 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[6]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.025
- Arrival Time                       0.222
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.322    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.322    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.214    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.214    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[6]            | CK->Q     | DFFRHQX1  | 0.239     | 0.027     |           | 0.222     | 0.025     |
| dsm/I1_chan2_reg[6]                |           |           | 0.000     | 0.027     | 0.001     | 0.222     | 0.025     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.072     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.072     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.180     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.180     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 31 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[25]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[25]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.243
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.321    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.321    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.194    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.194    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[25]           | CK->Q     | DFFRHQX1  | 0.240     | 0.027     |           | 0.243     | 0.046     |
| dsm/I3_chan2_reg[25]               |           |           | 0.000     | 0.027     | 0.001     | 0.243     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.073     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.073     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.200     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.200     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 32 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[17]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[17]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.028
- Arrival Time                       0.225
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.322    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.322    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.212    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.212    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[17]           | CK->Q     | DFFRHQX1  | 0.240     | 0.027     |           | 0.225     | 0.028     |
| dsm/I1_chan2_reg[17]               |           |           | 0.000     | 0.027     | 0.001     | 0.225     | 0.028     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.072     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.072     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.182     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.182     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 33 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[23]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[23]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.243
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.321    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.321    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.194    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.194    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[23]           | CK->Q     | DFFRHQX1  | 0.240     | 0.028     |           | 0.243     | 0.046     |
| dsm/I2_chan2_reg[23]               |           |           | 0.000     | 0.028     | 0.001     | 0.243     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.073     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.073     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.200     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.200     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 34 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[13]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.025
- Arrival Time                       0.222
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.322    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.322    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.214    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.214    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[13]           | CK->Q     | DFFRHQX1  | 0.239     | 0.028     |           | 0.222     | 0.025     |
| dsm/I1_chan2_reg[13]               |           |           | 0.000     | 0.028     | 0.001     | 0.222     | 0.025     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.072     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.072     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.180     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.180     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 35 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[12]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.240
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.321    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.321    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.196    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[12]           | CK->Q     | DFFRHQX1  | 0.238     | 0.028     |           | 0.240     | 0.043     |
| dsm/I1_chan2_reg[12]               |           |           | 0.000     | 0.028     | 0.001     | 0.240     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.030    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.073     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.073     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.199     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.199     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 36 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[14]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.025
- Arrival Time                       0.222
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.322    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.322    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.214    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.214    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[14]           | CK->Q     | DFFRHQX1  | 0.239     | 0.028     |           | 0.222     | 0.025     |
| dsm/I1_chan2_reg[14]               |           |           | 0.000     | 0.028     | 0.001     | 0.222     | 0.025     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.073     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.073     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.180     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.180     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 37 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[6]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.025
- Arrival Time                       0.222
= Slack Time                         0.197
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.322    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.322    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.214    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.214    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[6]            | CK->Q     | DFFRHQX1  | 0.239     | 0.028     |           | 0.222     | 0.025     |
| dsm/I2_chan2_reg[6]                |           |           | 0.000     | 0.028     | 0.001     | 0.222     | 0.025     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.073     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.073     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.180     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.180     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 38 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[7]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.024
- Arrival Time                       0.222
= Slack Time                         0.198
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.323    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.323    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.215    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.215    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[7]            | CK->Q     | DFFRHQX1  | 0.239     | 0.028     |           | 0.222     | 0.024     |
| dsm/I2_chan2_reg[7]                |           |           | 0.000     | 0.028     | 0.001     | 0.222     | 0.024     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.073     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.073     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.181     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.181     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 39 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[24]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[24]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.244
= Slack Time                         0.198
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.424    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.322    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.322    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.195    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[24]           | CK->Q     | DFFRHQX1  | 0.241     | 0.028     |           | 0.244     | 0.046     |
| dsm/I3_chan2_reg[24]               |           |           | 0.000     | 0.028     | 0.001     | 0.244     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.074     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.074     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.201     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.201     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 40 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.035
- Arrival Time                       0.233
= Slack Time                         0.198
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.425    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.425    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.322    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.322    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.204    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.204    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[4]            | CK->Q     | DFFRHQX1  | 0.239     | 0.028     |           | 0.233     | 0.035     |
| dsm/I3_chan2_reg[4]                |           |           | 0.000     | 0.028     | 0.001     | 0.233     | 0.035     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.030    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.029    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.074     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.074     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.191     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.191     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 41 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[22]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[22]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.243
= Slack Time                         0.199
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.426    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.425    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.323    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.323    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.196    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.196    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[22]           | CK->Q     | DFFRHQX1  | 0.241     | 0.029     |           | 0.243     | 0.045     |
| dsm/I3_chan2_reg[22]               |           |           | 0.000     | 0.029     | 0.001     | 0.243     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.029    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.028    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.074     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.074     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.201     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.201     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 42 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[27]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[27]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.238
= Slack Time                         0.199
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.426    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.425    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.323    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.323    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.199    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.199    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[27]           | CK->Q     | DFFRHQX1  | 0.238     | 0.029     |           | 0.238     | 0.039     |
| dsm/I1_chan2_reg[27]               |           |           | 0.000     | 0.029     | 0.001     | 0.238     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.029    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.028    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.074     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.074     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.198     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.198     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 43 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.048
- Arrival Time                       0.247
= Slack Time                         0.199
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.426    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.426    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.323    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.323    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.194    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.194    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[0]            | CK->Q     | DFFRHQX1  | 0.242     | 0.029     |           | 0.247     | 0.048     |
| dsm/I2_chan2_reg[0]                |           |           | 0.000     | 0.029     | 0.001     | 0.247     | 0.048     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.029    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.028    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.075     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.075     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.204     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.204     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 44 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[10]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.042
- Arrival Time                       0.241
= Slack Time                         0.199
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.426    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.426    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.323    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.323    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.197    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.197    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[10]           | CK->Q     | DFFRHQX1  | 0.239     | 0.030     |           | 0.241     | 0.042     |
| dsm/I1_chan2_reg[10]               |           |           | 0.000     | 0.030     | 0.001     | 0.241     | 0.042     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.029    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.028    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.075     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.075     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.200     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.201     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 45 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.040
- Arrival Time                       0.239
= Slack Time                         0.199
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.426    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.426    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.323    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.323    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.199    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.198    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[3]            | CK->Q     | DFFRHQX1  | 0.238     | 0.030     |           | 0.239     | 0.040     |
| dsm/I2_chan2_reg[3]                |           |           | 0.000     | 0.030     | 0.001     | 0.239     | 0.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.029    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.028    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.075     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.075     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.199     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.200     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 46 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.042
- Arrival Time                       0.241
= Slack Time                         0.199
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.427    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.426    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.323    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.323    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.198    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.198    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[0]            | CK->Q     | DFFRHQX1  | 0.239     | 0.030     |           | 0.241     | 0.042     |
| dsm/I1_chan2_reg[0]                |           |           | 0.000     | 0.030     | 0.001     | 0.241     | 0.042     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.028    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.028    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.075     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.075     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.201     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.201     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 47 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[8]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.040
- Arrival Time                       0.239
= Slack Time                         0.199
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.427    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.426    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.323    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.323    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.199    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.199    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[8]            | CK->Q     | DFFRHQX1  | 0.238     | 0.030     |           | 0.239     | 0.040     |
| dsm/I2_chan2_reg[8]                |           |           | 0.000     | 0.030     | 0.001     | 0.239     | 0.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.028    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.028    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.075     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.075     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.200     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.200     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 48 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[9]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.239
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.427    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.426    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.324    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.324    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.199    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.199    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[9]            | CK->Q     | DFFRHQX1  | 0.238     | 0.030     |           | 0.239     | 0.039     |
| dsm/I2_chan2_reg[9]                |           |           | 0.000     | 0.030     | 0.001     | 0.239     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.028    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.027    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.076     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.200     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.200     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 49 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[15]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.024
- Arrival Time                       0.223
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.427    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.426    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.324    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.324    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.217    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.217    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[15]           | CK->Q     | DFFRHQX1  | 0.240     | 0.030     |           | 0.223     | 0.024     |
| dsm/I1_chan2_reg[15]               |           |           | 0.000     | 0.030     | 0.001     | 0.223     | 0.024     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.028    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.027    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.075     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.075     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.183     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.183     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 50 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.048
- Arrival Time                       0.248
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.427    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.324    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.324    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.195    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[3]            | CK->Q     | DFFRHQX1  | 0.243     | 0.030     |           | 0.248     | 0.048     |
| dsm/I1_chan2_reg[3]                |           |           | 0.000     | 0.030     | 0.001     | 0.248     | 0.048     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.028    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.027    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.076     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.205     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.205     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 51 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.048
- Arrival Time                       0.248
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.427    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.324    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.324    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.195    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[1]            | CK->Q     | DFFRHQX1  | 0.243     | 0.031     |           | 0.248     | 0.048     |
| dsm/I3_chan2_reg[1]                |           |           | 0.000     | 0.031     | 0.001     | 0.248     | 0.048     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.028    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.027    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.076     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.205     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.205     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 52 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[23]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[23]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.245
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.324    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.324    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.197    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.197    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[23]           | CK->Q     | DFFRHQX1  | 0.242     | 0.031     |           | 0.245     | 0.045     |
| dsm/I3_chan2_reg[23]               |           |           | 0.000     | 0.031     | 0.001     | 0.245     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.028    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.027    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.076     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.203     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.203     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 53 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.048
- Arrival Time                       0.248
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.324    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.324    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.195    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[1]            | CK->Q     | DFFRHQX1  | 0.243     | 0.031     |           | 0.248     | 0.048     |
| dsm/I1_chan2_reg[1]                |           |           | 0.000     | 0.031     | 0.001     | 0.248     | 0.048     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.027    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.076     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.205     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.205     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 54 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[5]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.034
- Arrival Time                       0.234
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.324    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.324    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.207    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.207    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[5]            | CK->Q     | DFFRHQX1  | 0.241     | 0.031     |           | 0.234     | 0.034     |
| dsm/I3_chan2_reg[5]                |           |           | 0.000     | 0.031     | 0.001     | 0.234     | 0.034     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.027    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.076     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.194     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.194     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 55 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[13]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.245
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.325    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.325    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.197    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.197    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[13]           | CK->Q     | DFFRHQX1  | 0.242     | 0.031     |           | 0.245     | 0.045     |
| dsm/I2_chan2_reg[13]               |           |           | 0.000     | 0.031     | 0.001     | 0.245     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.076     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.203     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.204     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 56 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[13]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.245
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.325    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.325    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.197    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.197    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[13]           | CK->Q     | DFFRHQX1  | 0.242     | 0.031     |           | 0.245     | 0.045     |
| dsm/I3_chan2_reg[13]               |           |           | 0.000     | 0.031     | 0.001     | 0.245     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.076     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.203     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.204     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 57 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[10]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.048
- Arrival Time                       0.248
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.324    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.324    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.196    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.195    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[10]           | CK->Q     | DFFRHQX1  | 0.243     | 0.031     |           | 0.248     | 0.048     |
| dsm/I3_chan2_reg[10]               |           |           | 0.000     | 0.031     | 0.001     | 0.248     | 0.048     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.076     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.205     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.205     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 58 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[7]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.034
- Arrival Time                       0.234
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.324    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.324    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.207    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.207    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[7]            | CK->Q     | DFFRHQX1  | 0.241     | 0.031     |           | 0.234     | 0.034     |
| dsm/I3_chan2_reg[7]                |           |           | 0.000     | 0.031     | 0.001     | 0.234     | 0.034     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.076     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.076     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.194     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.194     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 59 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[21]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[21]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.245
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.325    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.325    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.198    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.198    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[21]           | CK->Q     | DFFRHQX1  | 0.242     | 0.032     |           | 0.245     | 0.045     |
| dsm/I3_chan2_reg[21]               |           |           | 0.000     | 0.032     | 0.001     | 0.245     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.076     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.076     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.204     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.204     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 60 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.240
= Slack Time                         0.200
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.324    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.324    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.200    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.200    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[4]            | CK->Q     | DFFRHQX1  | 0.239     | 0.031     |           | 0.240     | 0.039     |
| dsm/I2_chan2_reg[4]                |           |           | 0.000     | 0.031     | 0.001     | 0.240     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.077     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.077     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.201     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.201     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 61 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[10]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.242
= Slack Time                         0.201
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.325    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.325    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.199    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.199    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[10]           | CK->Q     | DFFRHQX1  | 0.240     | 0.031     |           | 0.242     | 0.041     |
| dsm/I2_chan2_reg[10]               |           |           | 0.000     | 0.031     | 0.001     | 0.242     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.077     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.077     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.202     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.202     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 62 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.240
= Slack Time                         0.201
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.325    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.325    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.200    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.200    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[4]            | CK->Q     | DFFRHQX1  | 0.239     | 0.031     |           | 0.240     | 0.039     |
| dsm/I1_chan2_reg[4]                |           |           | 0.000     | 0.031     | 0.001     | 0.240     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.077     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.077     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.201     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.201     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 63 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[19]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[19]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.244
= Slack Time                         0.201
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.325    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.325    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.199    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.198    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[19]           | CK->Q     | DFFRHQX1  | 0.241     | 0.031     |           | 0.244     | 0.043     |
| dsm/I2_chan2_reg[19]               |           |           | 0.000     | 0.031     | 0.001     | 0.244     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.076     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.076     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.203     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.203     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 64 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[16]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[16]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.027
- Arrival Time                       0.227
= Slack Time                         0.201
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.427    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.325    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.325    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.216    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.216    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[16]           | CK->Q     | DFFRHQX1  | 0.242     | 0.031     |           | 0.227     | 0.027     |
| dsm/I1_chan2_reg[16]               |           |           | 0.000     | 0.031     | 0.001     | 0.227     | 0.027     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.076     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.076     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.186     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.186     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 65 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[11]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.244
= Slack Time                         0.201
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.428    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.325    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.325    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.198    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.198    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[11]           | CK->Q     | DFFRHQX1  | 0.241     | 0.032     |           | 0.244     | 0.043     |
| dsm/I3_chan2_reg[11]               |           |           | 0.000     | 0.032     | 0.001     | 0.244     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.077     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.077     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.203     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.203     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 66 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[26]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[26]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.244
= Slack Time                         0.201
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.428    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.428    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.325    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.325    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.198    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.198    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[26]           | CK->Q     | DFFRHQX1  | 0.241     | 0.032     |           | 0.244     | 0.043     |
| dsm/I2_chan2_reg[26]               |           |           | 0.000     | 0.032     | 0.001     | 0.244     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.027    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.077     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.077     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.203     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.204     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 67 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[8]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.240
= Slack Time                         0.201
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.429    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.428    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.325    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.325    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.201    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.201    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[8]            | CK->Q     | DFFRHQX1  | 0.239     | 0.032     |           | 0.240     | 0.039     |
| dsm/I1_chan2_reg[8]                |           |           | 0.000     | 0.032     | 0.001     | 0.240     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.026    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.026    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.077     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.077     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.202     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.202     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 68 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[20]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[20]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.246
= Slack Time                         0.201
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.429    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.428    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.325    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.325    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.198    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.198    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[20]           | CK->Q     | DFFRHQX1  | 0.243     | 0.032     |           | 0.246     | 0.045     |
| dsm/I3_chan2_reg[20]               |           |           | 0.000     | 0.032     | 0.001     | 0.246     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.026    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.025    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.077     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.077     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.204     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.205     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 69 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[26]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[26]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.244
= Slack Time                         0.201
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.429    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.428    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.325    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.325    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.199    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.199    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[26]           | CK->Q     | DFFRHQX1  | 0.241     | 0.032     |           | 0.244     | 0.043     |
| dsm/I3_chan2_reg[26]               |           |           | 0.000     | 0.032     | 0.001     | 0.244     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.026    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.025    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.077     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.077     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.204     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.204     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 70 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[19]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[19]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.244
= Slack Time                         0.202
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.429    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.428    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.326    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.326    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.200    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.199    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[19]           | CK->Q     | DFFRHQX1  | 0.242     | 0.032     |           | 0.244     | 0.043     |
| dsm/I1_chan2_reg[19]               |           |           | 0.000     | 0.032     | 0.001     | 0.244     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.026    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.025    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.077     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.077     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.204     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.204     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 71 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[24]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[24]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.042
- Arrival Time                       0.244
= Slack Time                         0.202
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.429    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.429    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.326    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.326    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.199    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.199    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[24]           | CK->Q     | DFFRHQX1  | 0.242     | 0.033     |           | 0.244     | 0.042     |
| dsm/I2_chan2_reg[24]               |           |           | 0.000     | 0.033     | 0.001     | 0.244     | 0.042     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.026    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.025    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.078     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.078     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.204     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.205     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 72 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[14]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.044
- Arrival Time                       0.247
= Slack Time                         0.202
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.430    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.429    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.327    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.327    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.199    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.199    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[14]           | CK->Q     | DFFRHQX1  | 0.243     | 0.033     |           | 0.247     | 0.044     |
| dsm/I3_chan2_reg[14]               |           |           | 0.000     | 0.033     | 0.001     | 0.247     | 0.044     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.025    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.024    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.078     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.078     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.206     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.206     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 73 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.047
- Arrival Time                       0.249
= Slack Time                         0.203
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.430    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.429    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.326    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.326    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.198    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.197    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[1]            | CK->Q     | DFFRHQX1  | 0.244     | 0.033     |           | 0.249     | 0.047     |
| dsm/I2_chan2_reg[1]                |           |           | 0.000     | 0.033     | 0.001     | 0.249     | 0.047     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.025    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.024    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.079     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.079     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.207     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.207     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 74 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[15]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.033
- Arrival Time                       0.236
= Slack Time                         0.203
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.430    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.429    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.327    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.327    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.209    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.209    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[15]           | CK->Q     | DFFRHQX1  | 0.242     | 0.033     |           | 0.236     | 0.033     |
| dsm/I2_chan2_reg[15]               |           |           | 0.000     | 0.033     | 0.001     | 0.236     | 0.033     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.025    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.024    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.079     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.079     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.196     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.196     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 75 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[17]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[17]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.026
- Arrival Time                       0.229
= Slack Time                         0.203
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.430    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.429    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.328    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.328    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.218    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.218    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[17]           | CK->Q     | DFFRHQX1  | 0.244     | 0.034     |           | 0.229     | 0.026     |
| dsm/I2_chan2_reg[17]               |           |           | 0.000     | 0.034     | 0.001     | 0.229     | 0.026     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.025    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.024    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.078     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.078     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.188     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.188     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 76 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[9]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.038
- Arrival Time                       0.241
= Slack Time                         0.204
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.431    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.431    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.328    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.328    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.203    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.203    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[9]            | CK->Q     | DFFRHQX1  | 0.241     | 0.035     |           | 0.241     | 0.038     |
| dsm/I1_chan2_reg[9]                |           |           | 0.000     | 0.035     | 0.001     | 0.241     | 0.038     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.024    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.023    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.080     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.080     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.204     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.204     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 77 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.000
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.037
- Arrival Time                       0.242
= Slack Time                         0.204
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.432    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.431    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.328    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.328    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.204    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.000     | -0.204    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[3]            | CK->Q     | DFFRHQX1  | 0.241     | 0.035     |           | 0.242     | 0.037     |
| dsm/I3_chan2_reg[3]                |           |           | 0.000     | 0.035     | 0.001     | 0.242     | 0.037     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.023    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.023    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.080     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.080     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.204     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.000     | 0.205     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 78 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.250
= Slack Time                         0.204
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.432    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.431    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.328    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.328    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.200    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.199    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[2]            | CK->Q     | DFFRHQX1  | 0.245     | 0.035     |           | 0.250     | 0.046     |
| dsm/I1_chan2_reg[2]                |           |           | 0.000     | 0.035     | 0.001     | 0.250     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.023    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.022    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.080     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.080     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.209     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.209     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 79 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[24]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[24]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.037
- Arrival Time                       0.241
= Slack Time                         0.204
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.432    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.431    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.329    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.329    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.205    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.205    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[24]           | CK->Q     | DFFRHQX1  | 0.242     | 0.035     |           | 0.241     | 0.037     |
| dsm/I1_chan2_reg[24]               |           |           | 0.000     | 0.035     | 0.001     | 0.241     | 0.037     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.023    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.022    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.080     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.080     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.204     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.204     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 80 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.003000
  Other End Arrival Time             0.005
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.248
= Slack Time                         0.205
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.432    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.432    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.329    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.329    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.203    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.203    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[0]            | CK->Q     | DFFRHQX1  | 0.246     | 0.043     |           | 0.248     | 0.043     |
| dsm/I3_chan2_reg[0]                |           |           | 0.000     | 0.043     | 0.001     | 0.248     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.023    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.022    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.081     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.081     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.209     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.210     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 81 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.251
= Slack Time                         0.205
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.433    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.432    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.329    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.329    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.200    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.200    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[2]            | CK->Q     | DFFRHQX1  | 0.246     | 0.036     |           | 0.251     | 0.046     |
| dsm/I2_chan2_reg[2]                |           |           | 0.000     | 0.036     | 0.001     | 0.251     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.023    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.022    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.081     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.081     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.210     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.210     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 82 MET Hold Check
Beginpoint: dsm/I1_chan2_reg_reg[26]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan1_reg_reg[26]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.037
- Arrival Time                       0.242
= Slack Time                         0.205
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.433    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.432    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.330    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.330    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.206    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.205    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan2_reg_reg[26]           | CK->Q     | DFFRHQX1  | 0.242     | 0.036     |           | 0.242     | 0.037     |
| dsm/I1_chan2_reg[26]               |           |           | 0.000     | 0.036     | 0.001     | 0.242     | 0.037     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.022    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.021    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.081     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.081     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.205     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.205     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 83 MET Hold Check
Beginpoint: dsm/I3_chan2_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan1_reg_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.251
= Slack Time                         0.205
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.433    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.432    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.329    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.329    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.201    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.200    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan2_reg_reg[2]            | CK->Q     | DFFRHQX1  | 0.246     | 0.036     |           | 0.251     | 0.045     |
| dsm/I3_chan2_reg[2]                |           |           | 0.000     | 0.036     | 0.001     | 0.251     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.022    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.021    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.081     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.081     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.210     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.210     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 84 MET Hold Check
Beginpoint: dsm/I2_chan2_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan1_reg_reg[12]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.042
- Arrival Time                       0.250
= Slack Time                         0.208
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.435    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.434    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.332    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.332    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.205    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.204    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan2_reg_reg[12]           | CK->Q     | DFFRHQX1  | 0.246     | 0.039     |           | 0.250     | 0.042     |
| dsm/I2_chan2_reg[12]               |           |           | 0.000     | 0.039     | 0.001     | 0.250     | 0.042     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.020    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.019    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.083     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.083     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.211     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.211     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 85 MET Hold Check
Beginpoint: dsm/I5_chan2_out_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I5_chan1_out_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.040
- Arrival Time                       0.250
= Slack Time                         0.210
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.438    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.437    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.334    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.334    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.207    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.207    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I5_chan2_out_reg[0]            | CK->Q     | DFFRHQX1  | 0.247     | 0.040     |           | 0.250     | 0.040     |
| dsm_reg[0]                         |           |           | 0.000     | 0.040     | 0.001     | 0.250     | 0.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.018    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.017    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.086     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.086     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.212     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.213     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 86 MET Hold Check
Beginpoint: dsm/I5_chan2_out_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I5_chan1_out_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.027
+ Phase Shift                        0.000
= Required Time                      0.030
- Arrival Time                       0.255
= Slack Time                         0.225
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.452    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.451    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.349    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.349    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.222    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.221    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I5_chan2_out_reg[2]            | CK->Q     | DFFRHQX1  | 0.252     | 0.049     |           | 0.255     | 0.030     |
| dsm_reg[2]                         |           |           | 0.000     | 0.049     | 0.001     | 0.255     | 0.030     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.003    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.002    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.101     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.101     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.228     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.228     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 87 MET Hold Check
Beginpoint: dsm/I5_chan2_out_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I5_chan1_out_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.031
+ Phase Shift                        0.000
= Required Time                      0.034
- Arrival Time                       0.261
= Slack Time                         0.226
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.454    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.453    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.351    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.351    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.224    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.224    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I5_chan2_out_reg[4]            | CK->Q     | DFFRHQX1  | 0.258     | 0.061     |           | 0.261     | 0.034     |
| dsm_reg[4]                         |           |           | 0.000     | 0.061     | 0.002     | 0.261     | 0.034     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.001    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.000    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.102     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.102     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.230     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.230     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 88 MET Hold Check
Beginpoint: dsm/I5_chan2_out_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I5_chan1_out_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.002
+ Hold                               0.026
+ Phase Shift                        0.000
= Required Time                      0.028
- Arrival Time                       0.255
= Slack Time                         0.227
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.455    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.454    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.351    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.351    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.224    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.224    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I5_chan2_out_reg[1]            | CK->Q     | DFFRHQX1  | 0.252     | 0.049     |           | 0.255     | 0.028     |
| dsm_reg[1]                         |           |           | 0.000     | 0.049     | 0.001     | 0.255     | 0.028     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.001    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.000     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.103     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.103     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.229     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.229     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 89 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[15]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.024
+ Phase Shift                        0.000
= Required Time                     -0.021
- Arrival Time                       0.249
= Slack Time                         0.270
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.498    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.497    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.394    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.394    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.267    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.267    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[15]          | CK->Q     | SDFFRHQX1 | 0.246     | 0.039     |           | 0.249     | -0.021    |
| dsm/I7_dither_reg[15]              |           |           | 0.000     | 0.039     | 0.001     | 0.249     | -0.021    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.043     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.043     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.146     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.146     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.273     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.273     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 90 MET Hold Check
Beginpoint: dsm/I5_chan2_out_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.023
+ Phase Shift                        0.000
= Required Time                     -0.020
- Arrival Time                       0.250
= Slack Time                         0.270
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.498    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.497    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.395    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.395    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.267    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.267    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I5_chan2_out_reg[0]            | CK->Q     | DFFRHQX1  | 0.247     | 0.040     |           | 0.250     | -0.020    |
| dsm_reg[0]                         |           |           | 0.000     | 0.040     | 0.001     | 0.250     | -0.020    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.043     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.044     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.146     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.146     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.274     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.274     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 91 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[16]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[16]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.249
= Slack Time                         0.271
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.499    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.498    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.395    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.395    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.269    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.268    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[16]          | CK->Q     | SDFFRHQX1 | 0.246     | 0.040     |           | 0.249     | -0.022    |
| dsm/I7_dither_reg[16]              |           |           | 0.000     | 0.040     | 0.001     | 0.249     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.044     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.044     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.147     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.147     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.274     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.274     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 92 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[10]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.021
- Arrival Time                       0.250
= Slack Time                         0.271
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.499    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.498    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.395    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.395    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.268    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.268    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[10]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.040     |           | 0.250     | -0.021    |
| dsm/I7_dither_reg[10]              |           |           | 0.000     | 0.040     | 0.001     | 0.250     | -0.021    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.044     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.044     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.147     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.147     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.274     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.275     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 93 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[9]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.021
- Arrival Time                       0.250
= Slack Time                         0.271
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.499    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.498    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.395    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.395    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.268    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.268    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[9]           | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.021    |
| dsm/I7_dither_reg[9]               |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.021    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.044     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.045     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.147     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.147     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.274     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.275     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 94 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[6]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.021
- Arrival Time                       0.250
= Slack Time                         0.272
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.499    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.498    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.396    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.396    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.269    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.268    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[6]           | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.021    |
| dsm/I7_dither_reg[6]               |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.021    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.044     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.045     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.148     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.148     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.275     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.275     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 95 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[22]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[22]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.250
= Slack Time                         0.272
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.499    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.499    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.396    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.396    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.269    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.268    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[22]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.022    |
| dsm/I7_dither_reg[22]              |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.044     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.045     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.148     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.148     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.275     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.275     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 96 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[8]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.250
= Slack Time                         0.272
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.499    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.499    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.396    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.396    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.269    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.269    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[8]           | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.022    |
| dsm/I7_dither_reg[8]               |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.044     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.045     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.148     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.148     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.275     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.275     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 97 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[25]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[25]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.250
= Slack Time                         0.272
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.500    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.499    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.396    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.396    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.269    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.269    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[25]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.022    |
| dsm/I7_dither_reg[25]              |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.045     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.045     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.148     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.148     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.275     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.275     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 98 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[5]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.251
= Slack Time                         0.272
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.500    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.499    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.396    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.396    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.269    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.269    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[5]           | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.251     | -0.022    |
| dsm/I7_dither_reg[5]               |           |           | 0.000     | 0.041     | 0.001     | 0.251     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.045     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.045     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.148     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.148     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.275     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.276     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 99 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[13]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.251
= Slack Time                         0.272
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.500    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.499    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.396    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.396    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.269    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.269    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[13]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.042     |           | 0.251     | -0.022    |
| dsm/I7_dither_reg[13]              |           |           | 0.000     | 0.042     | 0.001     | 0.251     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.045     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.046     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.149     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.149     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.276     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.276     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 100 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[14]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.027
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.249
= Slack Time                         0.273
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.500    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.500    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.397    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.397    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.270    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.269    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[15]          | CK->Q     | SDFFRHQX1 | 0.246     | 0.039     |           | 0.249     | -0.023    |
| dsm/I7_dither_reg[15]              |           |           | 0.000     | 0.039     | 0.001     | 0.249     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.045     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.046     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.149     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.149     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.276     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.276     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 101 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[16]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[15]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.027
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.249
= Slack Time                         0.273
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.500    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.500    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.397    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.397    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.270    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.270    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[16]          | CK->Q     | SDFFRHQX1 | 0.246     | 0.040     |           | 0.249     | -0.024    |
| dsm/I7_dither_reg[16]              |           |           | 0.000     | 0.040     | 0.001     | 0.249     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.045     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.046     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.149     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.149     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.276     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.276     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 102 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[11]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.251
= Slack Time                         0.273
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.500    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.500    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.397    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.397    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.270    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.269    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[11]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.042     |           | 0.251     | -0.022    |
| dsm/I7_dither_reg[11]              |           |           | 0.000     | 0.042     | 0.001     | 0.251     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.045     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.046     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.149     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.149     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.276     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.276     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 103 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[20]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[20]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.250
= Slack Time                         0.273
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.500    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.500    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.397    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.397    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.270    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.270    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[20]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.042     |           | 0.250     | -0.023    |
| dsm/I7_dither_reg[20]              |           |           | 0.000     | 0.042     | 0.001     | 0.250     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.045     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.046     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.149     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.149     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.275     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.276     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 104 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[14]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.251
= Slack Time                         0.273
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.501    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.500    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.397    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.397    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.270    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.270    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[14]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.251     | -0.022    |
| dsm/I7_dither_reg[14]              |           |           | 0.000     | 0.043     | 0.001     | 0.251     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.046     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.046     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.149     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.149     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.276     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.277     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 105 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[18]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[18]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.250
= Slack Time                         0.273
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.501    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.500    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.397    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.397    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.271    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[18]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.043     |           | 0.250     | -0.023    |
| dsm/I7_dither_reg[18]              |           |           | 0.000     | 0.043     | 0.001     | 0.250     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.046     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.047     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.149     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.149     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.276     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.276     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 106 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[27]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[27]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.251
= Slack Time                         0.274
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.501    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.500    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.397    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.397    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.270    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.270    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[27]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.251     | -0.022    |
| dsm/I7_dither_reg[27]              |           |           | 0.000     | 0.043     | 0.001     | 0.251     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.046     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.047     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.150     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.150     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.277     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.277     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 107 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[7]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.251
= Slack Time                         0.274
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.501    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.500    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.397    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.397    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.270    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.270    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[7]           | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.251     | -0.022    |
| dsm/I7_dither_reg[7]               |           |           | 0.000     | 0.043     | 0.001     | 0.251     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.046     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.047     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.150     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.150     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.277     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.277     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 108 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[9]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.027
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.250
= Slack Time                         0.274
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.501    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.398    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.398    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.271    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.270    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[10]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.040     |           | 0.250     | -0.024    |
| dsm/I7_dither_reg[10]              |           |           | 0.000     | 0.040     | 0.001     | 0.250     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.046     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.047     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.150     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.150     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.277     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.277     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 109 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[19]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[19]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.250
= Slack Time                         0.274
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.398    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.398    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.272    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[19]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.250     | -0.024    |
| dsm/I7_dither_reg[19]              |           |           | 0.000     | 0.043     | 0.001     | 0.250     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.046     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.047     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.150     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.150     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.276     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.277     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 110 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[8]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.027
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.250
= Slack Time                         0.274
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.398    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.398    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.271    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[9]           | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.024    |
| dsm/I7_dither_reg[9]               |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.047     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.150     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.150     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.277     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.277     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 111 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[12]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.252
= Slack Time                         0.274
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.398    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.398    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.271    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[12]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.252     | -0.023    |
| dsm/I7_dither_reg[12]              |           |           | 0.000     | 0.043     | 0.001     | 0.252     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.047     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.150     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.150     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.277     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.277     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 112 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[5]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.027
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.250
= Slack Time                         0.274
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.398    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.398    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.271    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[6]           | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.024    |
| dsm/I7_dither_reg[6]               |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.047     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.150     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.150     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.277     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 113 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[23]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[23]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.252
= Slack Time                         0.274
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.398    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.398    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.271    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[23]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.044     |           | 0.252     | -0.023    |
| dsm/I7_dither_reg[23]              |           |           | 0.000     | 0.044     | 0.001     | 0.252     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.047     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.150     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.150     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.277     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 114 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[17]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[17]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.251
= Slack Time                         0.274
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.398    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.398    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.272    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.272    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[17]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.044     |           | 0.251     | -0.024    |
| dsm/I7_dither_reg[17]              |           |           | 0.000     | 0.044     | 0.001     | 0.251     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.048     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.151     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.151     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.277     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.277     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 115 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[22]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[21]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.250
= Slack Time                         0.275
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.398    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.398    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.271    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[22]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.024    |
| dsm/I7_dither_reg[22]              |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.048     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.151     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.151     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.278     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 116 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.252
= Slack Time                         0.275
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.399    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.399    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.272    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[4]           | CK->Q     | SDFFRHQX1 | 0.249     | 0.044     |           | 0.252     | -0.023    |
| dsm/I7_dither_reg[4]               |           |           | 0.000     | 0.044     | 0.001     | 0.252     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.048     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.151     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.151     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.278     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 117 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[7]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.250
= Slack Time                         0.275
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.501    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.399    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.399    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.272    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[8]           | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.024    |
| dsm/I7_dither_reg[8]               |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.048     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.151     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.151     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.278     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 118 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[26]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[26]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.252
= Slack Time                         0.275
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.502    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.399    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.399    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.272    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[26]          | CK->Q     | SDFFRHQX1 | 0.249     | 0.044     |           | 0.252     | -0.023    |
| dsm/I7_dither_reg[26]              |           |           | 0.000     | 0.044     | 0.001     | 0.252     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.048     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.151     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.151     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.278     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 119 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[25]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[24]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.250
= Slack Time                         0.275
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.502    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.399    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.399    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.272    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.271    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[25]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.250     | -0.024    |
| dsm/I7_dither_reg[25]              |           |           | 0.000     | 0.041     | 0.001     | 0.250     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.048     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.151     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.151     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.278     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 120 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[4]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.251
= Slack Time                         0.275
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.502    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.502    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.399    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.399    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.272    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.272    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[5]           | CK->Q     | SDFFRHQX1 | 0.247     | 0.041     |           | 0.251     | -0.024    |
| dsm/I7_dither_reg[5]               |           |           | 0.000     | 0.041     | 0.001     | 0.251     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.047     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.048     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.151     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.151     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.278     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 121 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[12]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.251
= Slack Time                         0.275
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.503    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.502    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.399    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.399    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.272    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.272    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[13]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.042     |           | 0.251     | -0.024    |
| dsm/I7_dither_reg[13]              |           |           | 0.000     | 0.042     | 0.001     | 0.251     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.048     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.048     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.151     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.151     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.278     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 122 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[10]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.025
- Arrival Time                       0.251
= Slack Time                         0.275
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.503    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.502    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.399    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.399    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.272    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.272    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[11]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.042     |           | 0.251     | -0.025    |
| dsm/I7_dither_reg[11]              |           |           | 0.000     | 0.042     | 0.001     | 0.251     | -0.025    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.048     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.049     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.152     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.152     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.279     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.279     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 123 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[20]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[19]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.026
- Arrival Time                       0.250
= Slack Time                         0.276
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.503    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.502    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.400    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.400    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.273    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.273    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[20]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.042     |           | 0.250     | -0.026    |
| dsm/I7_dither_reg[20]              |           |           | 0.000     | 0.042     | 0.001     | 0.250     | -0.026    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.048     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.049     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.152     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.152     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.278     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.278     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 124 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[13]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.025
- Arrival Time                       0.251
= Slack Time                         0.276
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.503    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.503    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.400    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.400    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.273    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.273    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[14]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.251     | -0.025    |
| dsm/I7_dither_reg[14]              |           |           | 0.000     | 0.043     | 0.001     | 0.251     | -0.025    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.048     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.049     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.152     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.152     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.279     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.279     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 125 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[18]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[17]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.029
+ Phase Shift                        0.000
= Required Time                     -0.026
- Arrival Time                       0.250
= Slack Time                         0.276
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.504    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.503    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.400    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.400    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.274    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.273    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[18]          | CK->Q     | SDFFRHQX1 | 0.247     | 0.043     |           | 0.250     | -0.026    |
| dsm/I7_dither_reg[18]              |           |           | 0.000     | 0.043     | 0.001     | 0.250     | -0.026    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.049     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.049     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.152     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.152     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.279     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.279     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 126 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[27]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[26]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.025
- Arrival Time                       0.251
= Slack Time                         0.276
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.504    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.503    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.400    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.400    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.273    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.273    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[27]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.251     | -0.025    |
| dsm/I7_dither_reg[27]              |           |           | 0.000     | 0.043     | 0.001     | 0.251     | -0.025    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.049     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.049     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.152     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.152     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.279     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.279     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 127 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[6]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.028
+ Phase Shift                        0.000
= Required Time                     -0.025
- Arrival Time                       0.251
= Slack Time                         0.276
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.504    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.503    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.400    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.400    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.273    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.273    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[7]           | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.251     | -0.025    |
| dsm/I7_dither_reg[7]               |           |           | 0.000     | 0.043     | 0.001     | 0.251     | -0.025    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.049     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.049     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.152     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.152     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.279     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.280     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 128 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[19]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[18]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.029
+ Phase Shift                        0.000
= Required Time                     -0.026
- Arrival Time                       0.250
= Slack Time                         0.277
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.504    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.503    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.401    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.401    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.274    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.274    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[19]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.250     | -0.026    |
| dsm/I7_dither_reg[19]              |           |           | 0.000     | 0.043     | 0.001     | 0.250     | -0.026    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.049     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.050     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.153     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.153     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.279     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.279     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 129 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[11]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.029
+ Phase Shift                        0.000
= Required Time                     -0.025
- Arrival Time                       0.252
= Slack Time                         0.277
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.504    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.504    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.401    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.401    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.274    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.273    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[12]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.043     |           | 0.252     | -0.025    |
| dsm/I7_dither_reg[12]              |           |           | 0.000     | 0.043     | 0.001     | 0.252     | -0.025    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.049     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.050     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.153     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.153     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.280     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.280     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 130 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[23]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[22]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.029
+ Phase Shift                        0.000
= Required Time                     -0.025
- Arrival Time                       0.252
= Slack Time                         0.277
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.505    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.504    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.401    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.401    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.274    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.274    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[23]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.044     |           | 0.252     | -0.025    |
| dsm/I7_dither_reg[23]              |           |           | 0.000     | 0.044     | 0.001     | 0.252     | -0.025    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.049     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.050     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.153     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.153     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.280     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.280     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 131 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[17]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[16]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.029
+ Phase Shift                        0.000
= Required Time                     -0.026
- Arrival Time                       0.251
= Slack Time                         0.277
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.505    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.504    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.401    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.401    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.275    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.274    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[17]          | CK->Q     | SDFFRHQX1 | 0.248     | 0.044     |           | 0.251     | -0.026    |
| dsm/I7_dither_reg[17]              |           |           | 0.000     | 0.044     | 0.001     | 0.251     | -0.026    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.050     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.050     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.153     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.153     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.280     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.280     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 132 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[26]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[25]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.029
+ Phase Shift                        0.000
= Required Time                     -0.025
- Arrival Time                       0.252
= Slack Time                         0.277
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.505    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.504    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.401    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.401    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.274    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.274    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[26]          | CK->Q     | SDFFRHQX1 | 0.249     | 0.044     |           | 0.252     | -0.025    |
| dsm/I7_dither_reg[26]              |           |           | 0.000     | 0.044     | 0.001     | 0.252     | -0.025    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.050     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.050     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.153     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.153     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.280     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.281     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 133 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.029
+ Phase Shift                        0.000
= Required Time                     -0.027
- Arrival Time                       0.250
= Slack Time                         0.277
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.505    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.504    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.401    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.401    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.276    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.276    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[1]           | CK->Q     | SDFFRHQX1 | 0.249     | 0.047     |           | 0.250     | -0.027    |
| dsm/I7_dither_reg[1]               |           |           | 0.000     | 0.047     | 0.001     | 0.250     | -0.027    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.050     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.051     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.153     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.153     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.279     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.279     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 134 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.029
+ Phase Shift                        0.000
= Required Time                     -0.028
- Arrival Time                       0.251
= Slack Time                         0.279
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.506    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.506    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.403    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.403    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.277    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.277    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[2]           | CK->Q     | SDFFRHQX1 | 0.250     | 0.049     |           | 0.251     | -0.028    |
| dsm/I7_dither_reg[2]               |           |           | 0.000     | 0.049     | 0.001     | 0.251     | -0.028    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.051     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.052     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.155     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.155     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.280     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.281     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 135 MET Hold Check
Beginpoint: dsm/I5_chan2_out_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.027
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.255
= Slack Time                         0.279
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.507    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.506    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.403    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.403    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.276    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.276    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I5_chan2_out_reg[2]            | CK->Q     | DFFRHQX1  | 0.252     | 0.049     |           | 0.255     | -0.024    |
| dsm_reg[2]                         |           |           | 0.000     | 0.049     | 0.001     | 0.255     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.052     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.053     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.155     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.155     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.282     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.283     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 136 MET Hold Check
Beginpoint: dsm/I5_chan2_out_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.027
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.255
= Slack Time                         0.279
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.507    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.506    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.404    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.404    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.276    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.276    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I5_chan2_out_reg[1]            | CK->Q     | DFFRHQX1  | 0.252     | 0.049     |           | 0.255     | -0.024    |
| dsm_reg[1]                         |           |           | 0.000     | 0.049     | 0.001     | 0.255     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.052     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.053     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.155     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.155     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.283     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.283     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 137 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[3]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.002
+ Hold                              -0.030
+ Phase Shift                        0.000
= Required Time                     -0.028
- Arrival Time                       0.252
= Slack Time                         0.280
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.508    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.507    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.404    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.404    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.277    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.277    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[4]           | CK->Q     | SDFFRHQX1 | 0.249     | 0.044     |           | 0.252     | -0.028    |
| dsm/I7_dither_reg[4]               |           |           | 0.000     | 0.044     | 0.001     | 0.252     | -0.028    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.053     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.053     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.156     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.156     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.282     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.282     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 138 MET Hold Check
Beginpoint: dem_inR_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_inR_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.030
+ Phase Shift                        0.000
= Required Time                     -0.027
- Arrival Time                       0.253
= Slack Time                         0.281
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.508    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.507    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.405    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.405    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.278    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.278    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[0]                     | CK->Q     | SDFFRHQX1 | 0.251     | 0.047     |           | 0.253     | -0.027    |
| dem_inR[0]                         |           |           | 0.000     | 0.047     | 0.001     | 0.253     | -0.027    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.053     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.054     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.156     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.156     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.283     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.283     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 139 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[24]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[24]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.029
+ Phase Shift                        0.000
= Required Time                     -0.026
- Arrival Time                       0.255
= Slack Time                         0.281
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.508    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.508    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.405    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.405    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.278    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.277    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[24]          | CK->Q     | SDFFRHQX1 | 0.252     | 0.050     |           | 0.255     | -0.026    |
| dsm/I7_dither_reg[24]              |           |           | 0.000     | 0.050     | 0.002     | 0.255     | -0.026    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.053     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.054     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.157     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.157     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.284     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.284     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 140 MET Hold Check
Beginpoint: dem_inL_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.030
+ Phase Shift                        0.000
= Required Time                     -0.026
- Arrival Time                       0.255
= Slack Time                         0.281
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.508    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.507    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.405    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.405    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.278    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.277    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inL_reg[0]                     | CK->Q     | SDFFRHQX1 | 0.251     | 0.047     |           | 0.255     | -0.026    |
| dem_inL[0]                         |           |           | 0.000     | 0.047     | 0.001     | 0.255     | -0.026    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.053     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.054     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.157     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.157     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.284     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.284     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 141 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.032
+ Phase Shift                        0.000
= Required Time                     -0.030
- Arrival Time                       0.251
= Slack Time                         0.282
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.509    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.508    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.405    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.405    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.280    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.280    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[2]           | CK->Q     | SDFFRHQX1 | 0.250     | 0.049     |           | 0.251     | -0.030    |
| dsm/I7_dither_reg[2]               |           |           | 0.000     | 0.049     | 0.001     | 0.251     | -0.030    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.054     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.055     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.158     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.158     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.283     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.283     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 142 MET Hold Check
Beginpoint: dem_inR_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dem_inR_reg[2]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.031
+ Phase Shift                        0.000
= Required Time                     -0.027
- Arrival Time                       0.256
= Slack Time                         0.283
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.511    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.510    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.408    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.408    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.280    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.280    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[2]                     | CK->Q     | SDFFRHQX1 | 0.253     | 0.050     |           | 0.256     | -0.027    |
| dem_inR[2]                         |           |           | 0.000     | 0.050     | 0.002     | 0.256     | -0.027    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.056     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.057     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.159     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.159     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.287     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.287     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 143 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[24]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[23]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.032
+ Phase Shift                        0.000
= Required Time                     -0.028
- Arrival Time                       0.255
= Slack Time                         0.283
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.511    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.510    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.407    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.407    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.280    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.280    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[24]          | CK->Q     | SDFFRHQX1 | 0.252     | 0.050     |           | 0.255     | -0.028    |
| dsm/I7_dither_reg[24]              |           |           | 0.000     | 0.050     | 0.002     | 0.255     | -0.028    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.056     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.057     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.159     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.159     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.286     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.287     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 144 MET Hold Check
Beginpoint: dem_inL_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[4]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.031
+ Phase Shift                        0.000
= Required Time                     -0.029
- Arrival Time                       0.255
= Slack Time                         0.284
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.511    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.510    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.408    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.408    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.281    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.281    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inL_reg[4]                     | CK->Q     | SDFFRHQX1 | 0.252     | 0.050     |           | 0.255     | -0.029    |
| dem_inL[4]                         |           |           | 0.000     | 0.050     | 0.002     | 0.255     | -0.029    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.056     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.057     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.159     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.159     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.286     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.286     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 145 MET Hold Check
Beginpoint: dem_inL_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[3]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.032
+ Phase Shift                        0.000
= Required Time                     -0.029
- Arrival Time                       0.255
= Slack Time                         0.284
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.512    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.511    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.408    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.408    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.282    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.281    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inL_reg[3]                     | CK->Q     | SDFFRHQX1 | 0.252     | 0.051     |           | 0.255     | -0.029    |
| dem_inL[3]                         |           |           | 0.000     | 0.051     | 0.002     | 0.255     | -0.029    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.057     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.058     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.160     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.160     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.287     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.287     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 146 MET Hold Check
Beginpoint: dem_inL_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[2]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.031
+ Phase Shift                        0.000
= Required Time                     -0.028
- Arrival Time                       0.257
= Slack Time                         0.284
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.512    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.511    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.409    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.409    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.281    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.281    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inL_reg[2]                     | CK->Q     | SDFFRHQX1 | 0.253     | 0.051     |           | 0.257     | -0.028    |
| dem_inL[2]                         |           |           | 0.000     | 0.051     | 0.002     | 0.257     | -0.028    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.057     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.058     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.160     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.160     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.288     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.288     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 147 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[21]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[21]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.032
+ Phase Shift                        0.000
= Required Time                     -0.028
- Arrival Time                       0.259
= Slack Time                         0.287
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.515    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.514    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.411    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.411    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.284    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.284    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[21]          | CK->Q     | SDFFRHQX1 | 0.255     | 0.056     |           | 0.259     | -0.028    |
| dsm/I7_dither_reg[21]              |           |           | 0.000     | 0.056     | 0.002     | 0.259     | -0.028    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.059     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.060     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.163     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.163     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.290     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.290     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 148 MET Hold Check
Beginpoint: dem_inR_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dem_inR_reg[3]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.033
+ Phase Shift                        0.000
= Required Time                     -0.030
- Arrival Time                       0.257
= Slack Time                         0.288
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.515    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.514    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.412    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.412    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.285    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.285    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[3]                     | CK->Q     | SDFFRHQX1 | 0.255     | 0.054     |           | 0.257     | -0.030    |
| dem_inR[3]                         |           |           | 0.000     | 0.054     | 0.002     | 0.257     | -0.030    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.060     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.061     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.163     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.163     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.290     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.290     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 149 MET Hold Check
Beginpoint: dem_inR_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dem_inR_reg[4]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.033
+ Phase Shift                        0.000
= Required Time                     -0.031
- Arrival Time                       0.258
= Slack Time                         0.288
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.516    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.515    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.413    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.413    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.286    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.286    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[4]                     | CK->Q     | SDFFRHQX1 | 0.255     | 0.055     |           | 0.258     | -0.031    |
| dem_inR[4]                         |           |           | 0.000     | 0.055     | 0.002     | 0.258     | -0.031    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.061     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.062     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.164     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.164     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.291     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.291     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 150 MET Hold Check
Beginpoint: dem_inR_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_inR_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.034
+ Phase Shift                        0.000
= Required Time                     -0.030
- Arrival Time                       0.260
= Slack Time                         0.290
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.518    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.517    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.414    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.414    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.287    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.287    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[1]                     | CK->Q     | SDFFRHQX1 | 0.257     | 0.057     |           | 0.260     | -0.030    |
| dem_inR[1]                         |           |           | 0.000     | 0.057     | 0.002     | 0.260     | -0.030    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.063     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.064     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.166     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.166     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.293     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.294     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 151 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[21]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[20]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.035
+ Phase Shift                        0.000
= Required Time                     -0.032
- Arrival Time                       0.259
= Slack Time                         0.290
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.518    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.517    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.414    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.414    |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | -0.287    |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | -0.287    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[21]          | CK->Q     | SDFFRHQX1 | 0.255     | 0.056     |           | 0.259     | -0.032    |
| dsm/I7_dither_reg[21]              |           |           | 0.000     | 0.056     | 0.002     | 0.259     | -0.032    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.063     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.064     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.167     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.167     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.293     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.293     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 152 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.036
+ Phase Shift                        0.000
= Required Time                     -0.035
- Arrival Time                       0.260
= Slack Time                         0.294
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.522    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.521    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.418    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.418    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.293    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.293    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[3]           | CK->Q     | SDFFRHQX1 | 0.258     | 0.064     |           | 0.260     | -0.035    |
| dsm/I7_dither_reg[3]               |           |           | 0.000     | 0.064     | 0.002     | 0.260     | -0.035    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.067     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.068     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.170     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.170     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.296     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.296     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 153 MET Hold Check
Beginpoint: dem_l/t3_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_1_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.039
+ Phase Shift                        0.000
= Required Time                     -0.038
- Arrival Time                       0.258
= Slack Time                         0.296
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.524    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.523    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.420    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.420    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.296    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.296    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.257     | 0.063     |           | 0.258     | -0.038    |
| dem_l/t3_1_1_I1[0]                 |           |           | 0.000     | 0.063     | 0.002     | 0.258     | -0.038    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.069     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.070     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.172     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.172     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.296     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.297     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 154 MET Hold Check
Beginpoint: dem_r/t3_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_2_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                              -0.036
+ Phase Shift                        0.000
= Required Time                     -0.051
- Arrival Time                       0.245
= Slack Time                         0.296
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.524    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.523    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.421    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.421    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.312    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.311    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.260     | 0.063     |           | 0.245     | -0.051    |
| dem_r/t3_2_1_I1[0]                 |           |           | 0.000     | 0.063     | 0.002     | 0.245     | -0.051    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.069     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.070     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.172     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.172     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.281     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.282     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 155 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[2]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.039
+ Phase Shift                        0.000
= Required Time                     -0.037
- Arrival Time                       0.260
= Slack Time                         0.297
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.525    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.524    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.421    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.421    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.296    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.295    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[3]           | CK->Q     | SDFFRHQX1 | 0.258     | 0.064     |           | 0.260     | -0.037    |
| dsm/I7_dither_reg[3]               |           |           | 0.000     | 0.064     | 0.002     | 0.260     | -0.037    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.069     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.070     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.173     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.173     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.298     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.299     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 156 MET Hold Check
Beginpoint: dem_r/t3_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_1_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.039
+ Phase Shift                        0.000
= Required Time                     -0.039
- Arrival Time                       0.259
= Slack Time                         0.298
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.525    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.524    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.422    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.422    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.297    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.297    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.258     | 0.065     |           | 0.259     | -0.039    |
| dem_r/t3_1_1_I1[0]                 |           |           | 0.000     | 0.065     | 0.002     | 0.259     | -0.039    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.070     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.071     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.173     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.173     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.298     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.298     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 157 MET Hold Check
Beginpoint: dem_inL_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.037
+ Phase Shift                        0.000
= Required Time                     -0.034
- Arrival Time                       0.264
= Slack Time                         0.298
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.526    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.525    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.422    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.422    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.295    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.295    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inL_reg[1]                     | CK->Q     | SDFFRHQX1 | 0.261     | 0.065     |           | 0.264     | -0.034    |
| dem_inL[1]                         |           |           | 0.000     | 0.065     | 0.002     | 0.264     | -0.034    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.070     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.071     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.174     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.174     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.301     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.301     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 158 MET Hold Check
Beginpoint: dem_l/t3_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_2_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.039
+ Phase Shift                        0.000
= Required Time                     -0.036
- Arrival Time                       0.264
= Slack Time                         0.301
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.528    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.527    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.425    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.425    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.298    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.298    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.262     | 0.068     |           | 0.264     | -0.036    |
| dem_l/t3_2_1_I1[0]                 |           |           | 0.000     | 0.068     | 0.002     | 0.264     | -0.036    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.073     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.074     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.176     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.176     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.303     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.303     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 159 MET Hold Check
Beginpoint: dem_r/t4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I2_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.041
+ Phase Shift                        0.000
= Required Time                     -0.041
- Arrival Time                       0.261
= Slack Time                         0.302
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.529    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.528    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.426    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.426    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.301    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.301    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t4_1_I2_reg[0]               | CK->Q     | SDFFRHQX1 | 0.261     | 0.069     |           | 0.261     | -0.041    |
| dem_r/t4_1_I2[0]                   |           |           | 0.000     | 0.069     | 0.002     | 0.261     | -0.041    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.074     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.075     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.178     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.178     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.302     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.302     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 160 MET Hold Check
Beginpoint: dem_l/t1_8_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_8_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.042
+ Phase Shift                        0.000
= Required Time                     -0.041
- Arrival Time                       0.263
= Slack Time                         0.304
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.531    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.530    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.428    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.428    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.303    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.303    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_8_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.261     | 0.071     |           | 0.263     | -0.041    |
| dem_l/t1_8_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.002     | 0.263     | -0.041    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.076     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.077     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.180     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.180     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.305     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.305     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 161 MET Hold Check
Beginpoint: dem_r/t1_8_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_8_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.040
+ Phase Shift                        0.000
= Required Time                     -0.035
- Arrival Time                       0.269
= Slack Time                         0.304
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.532    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.531    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.428    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.428    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.300    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.300    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_8_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.265     | 0.071     |           | 0.269     | -0.035    |
| dem_r/t1_8_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.002     | 0.269     | -0.035    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.077     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.078     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.181     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.181     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.309     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.309     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 162 MET Hold Check
Beginpoint: dem_r/t3_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_1_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.042
+ Phase Shift                        0.000
= Required Time                     -0.042
- Arrival Time                       0.263
= Slack Time                         0.305
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.532    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.531    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.429    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.429    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.304    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.304    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.262     | 0.072     |           | 0.263     | -0.042    |
| dem_r/t3_1_1_I1[1]                 |           |           | 0.000     | 0.072     | 0.002     | 0.263     | -0.042    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.077     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.078     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.180     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.180     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.305     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.305     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 163 MET Hold Check
Beginpoint: dem_l/t2_3_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_3_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.043
+ Phase Shift                        0.000
= Required Time                     -0.042
- Arrival Time                       0.264
= Slack Time                         0.306
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.534    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.533    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.430    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.430    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.305    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.305    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_3_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.263     | 0.074     |           | 0.264     | -0.042    |
| dem_l/t2_3_1_I1[0]                 |           |           | 0.000     | 0.074     | 0.002     | 0.264     | -0.042    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.079     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.080     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.182     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.182     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.307     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.307     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 164 MET Hold Check
Beginpoint: dem_r/t1_7_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_7_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.041
+ Phase Shift                        0.000
= Required Time                     -0.036
- Arrival Time                       0.271
= Slack Time                         0.306
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.534    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.533    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.430    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.430    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.302    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.302    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_7_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.073     |           | 0.271     | -0.036    |
| dem_r/t1_7_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.002     | 0.271     | -0.036    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.079     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.080     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.182     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.182     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.311     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.311     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 165 MET Hold Check
Beginpoint: dem_l/t1_7_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_7_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.043
+ Phase Shift                        0.000
= Required Time                     -0.041
- Arrival Time                       0.266
= Slack Time                         0.308
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.535    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.534    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.431    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.431    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.306    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.306    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_7_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.264     | 0.075     |           | 0.266     | -0.041    |
| dem_l/t1_7_1_I1[0]                 |           |           | 0.000     | 0.075     | 0.003     | 0.266     | -0.041    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.080     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.081     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.184     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.184     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.309     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.309     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 166 MET Hold Check
Beginpoint: dem_l/t4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.043
+ Phase Shift                        0.000
= Required Time                     -0.041
- Arrival Time                       0.266
= Slack Time                         0.308
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.535    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.534    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.432    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.432    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.306    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.306    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t4_1_I1_reg[0]               | CK->Q     | SDFFRHQX1 | 0.264     | 0.075     |           | 0.266     | -0.041    |
| dem_l/t4_1_I1[0]                   |           |           | 0.000     | 0.075     | 0.003     | 0.266     | -0.041    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.080     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.081     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.184     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.184     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.310     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.310     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 167 MET Hold Check
Beginpoint: dem_r/t1_3_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_3_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.044
+ Phase Shift                        0.000
= Required Time                     -0.043
- Arrival Time                       0.265
= Slack Time                         0.308
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.536    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.535    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.432    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.432    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.307    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.307    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_3_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.264     | 0.076     |           | 0.265     | -0.043    |
| dem_r/t1_3_1_I1[0]                 |           |           | 0.000     | 0.076     | 0.003     | 0.265     | -0.043    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.080     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.081     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.184     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.184     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.309     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.309     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 168 MET Hold Check
Beginpoint: dem_l/t2_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_1_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.042
+ Phase Shift                        0.000
= Required Time                     -0.049
- Arrival Time                       0.259
= Slack Time                         0.308
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.536    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.535    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.433    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.433    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.315    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.315    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.076     |           | 0.259     | -0.049    |
| dem_l/t2_1_1_I1[0]                 |           |           | 0.000     | 0.076     | 0.003     | 0.259     | -0.049    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.081     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.082     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.184     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.184     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.301     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.301     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 169 MET Hold Check
Beginpoint: dem_l/t2_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_2_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.044
+ Phase Shift                        0.000
= Required Time                     -0.042
- Arrival Time                       0.267
= Slack Time                         0.308
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.536    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.535    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.432    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.432    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.307    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.307    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.265     | 0.076     |           | 0.267     | -0.042    |
| dem_l/t2_2_1_I1[0]                 |           |           | 0.000     | 0.076     | 0.003     | 0.267     | -0.042    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.081     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.082     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.185     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.185     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.310     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.310     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 170 MET Hold Check
Beginpoint: dem_l/t1_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_4_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.044
+ Phase Shift                        0.000
= Required Time                     -0.042
- Arrival Time                       0.267
= Slack Time                         0.308
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.536    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.535    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.432    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.432    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.307    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.307    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.265     | 0.076     |           | 0.267     | -0.042    |
| dem_l/t1_4_1_I1[0]                 |           |           | 0.000     | 0.076     | 0.003     | 0.267     | -0.042    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.081     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.082     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.185     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.185     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.310     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.310     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 171 MET Hold Check
Beginpoint: dem_l/t1_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_2_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.043
+ Phase Shift                        0.000
= Required Time                     -0.049
- Arrival Time                       0.259
= Slack Time                         0.309
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.536    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.535    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.433    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.433    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.316    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.316    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.076     |           | 0.259     | -0.049    |
| dem_l/t1_2_1_I1[0]                 |           |           | 0.000     | 0.076     | 0.003     | 0.259     | -0.049    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.081     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.082     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.184     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.184     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.301     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.302     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 172 MET Hold Check
Beginpoint: dem_r/t1_5_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_5_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.044
- Arrival Time                       0.265
= Slack Time                         0.309
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.537    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.536    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.433    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.433    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.308    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.308    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_5_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.264     | 0.077     |           | 0.265     | -0.044    |
| dem_r/t1_5_1_I1[0]                 |           |           | 0.000     | 0.077     | 0.003     | 0.265     | -0.044    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.082     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.083     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.185     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.185     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.310     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.310     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 173 MET Hold Check
Beginpoint: dem_l/t1_5_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_5_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.044
+ Phase Shift                        0.000
= Required Time                     -0.043
- Arrival Time                       0.267
= Slack Time                         0.309
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.537    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.536    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.433    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.433    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.308    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.308    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_5_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.265     | 0.077     |           | 0.267     | -0.043    |
| dem_l/t1_5_1_I1[0]                 |           |           | 0.000     | 0.077     | 0.003     | 0.267     | -0.043    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.082     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.083     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.186     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.186     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.311     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.311     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 174 MET Hold Check
Beginpoint: dem_r/t1_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_1_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.044
- Arrival Time                       0.266
= Slack Time                         0.310
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.538    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.537    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.434    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.434    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.309    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.309    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.265     | 0.078     |           | 0.266     | -0.044    |
| dem_r/t1_1_1_I1[0]                 |           |           | 0.000     | 0.078     | 0.003     | 0.266     | -0.044    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.083     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.084     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.186     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.186     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.311     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.311     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 175 MET Hold Check
Beginpoint: dem_r/t2_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_1_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.046
- Arrival Time                       0.265
= Slack Time                         0.310
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.538    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.537    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.435    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.435    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.311    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.310    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.265     | 0.078     |           | 0.265     | -0.046    |
| dem_r/t2_1_1_I1[0]                 |           |           | 0.000     | 0.078     | 0.003     | 0.265     | -0.046    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.083     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.084     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.186     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.186     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.310     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.310     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 176 MET Hold Check
Beginpoint: dem_r/t2_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_2_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.000
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.045
- Arrival Time                       0.266
= Slack Time                         0.310
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.538    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.537    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.435    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.435    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.310    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.000     | -0.310    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.265     | 0.078     |           | 0.266     | -0.045    |
| dem_r/t2_2_1_I1[0]                 |           |           | 0.000     | 0.078     | 0.003     | 0.266     | -0.045    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.083     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.084     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.186     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.186     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.311     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.000     | 0.311     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 177 MET Hold Check
Beginpoint: dem_r/t4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.045
- Arrival Time                       0.266
= Slack Time                         0.311
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.538    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.537    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.435    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.435    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.310    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.310    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t4_1_I1_reg[0]               | CK->Q     | SDFFRHQX1 | 0.266     | 0.078     |           | 0.266     | -0.045    |
| dem_r/t4_1_I1[0]                   |           |           | 0.000     | 0.078     | 0.003     | 0.266     | -0.045    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.083     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.084     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.186     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.186     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.311     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.311     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 178 MET Hold Check
Beginpoint: dem_l/t2_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_4_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.043
- Arrival Time                       0.268
= Slack Time                         0.311
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.538    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.537    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.435    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.435    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.309    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.309    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.078     |           | 0.268     | -0.043    |
| dem_l/t2_4_1_I1[0]                 |           |           | 0.000     | 0.078     | 0.003     | 0.268     | -0.043    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.083     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.084     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.187     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.187     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.312     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.313     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 179 MET Hold Check
Beginpoint: dem_l/t1_6_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_6_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.043
- Arrival Time                       0.268
= Slack Time                         0.311
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.538    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.537    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.435    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.435    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.309    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.309    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_6_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.078     |           | 0.268     | -0.043    |
| dem_l/t1_6_1_I1[0]                 |           |           | 0.000     | 0.078     | 0.003     | 0.268     | -0.043    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.083     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.084     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.187     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.187     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.313     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.313     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 180 MET Hold Check
Beginpoint: dem_r/t1_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_2_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.046
+ Phase Shift                        0.000
= Required Time                     -0.045
- Arrival Time                       0.267
= Slack Time                         0.311
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.539    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.538    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.435    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.435    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.311    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.310    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.079     |           | 0.267     | -0.045    |
| dem_r/t1_2_1_I1[0]                 |           |           | 0.000     | 0.079     | 0.003     | 0.267     | -0.045    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.084     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.085     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.188     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.188     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.312     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.312     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 181 MET Hold Check
Beginpoint: dem_l/t1_3_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_3_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.046
+ Phase Shift                        0.000
= Required Time                     -0.045
- Arrival Time                       0.267
= Slack Time                         0.311
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.539    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.538    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.435    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.435    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.311    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.310    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_3_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.079     |           | 0.267     | -0.045    |
| dem_l/t1_3_1_I1[0]                 |           |           | 0.000     | 0.079     | 0.003     | 0.267     | -0.045    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.084     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.085     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.188     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.188     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.312     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.313     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 182 MET Hold Check
Beginpoint: dem_r/t1_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_4_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.046
+ Phase Shift                        0.000
= Required Time                     -0.045
- Arrival Time                       0.266
= Slack Time                         0.312
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.539    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.538    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.436    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.436    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.311    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.311    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.079     |           | 0.266     | -0.045    |
| dem_r/t1_4_1_I1[0]                 |           |           | 0.000     | 0.079     | 0.003     | 0.266     | -0.045    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.084     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.085     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.188     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.188     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.312     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.313     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 183 MET Hold Check
Beginpoint: dem_l/t3_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_1_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.046
+ Phase Shift                        0.000
= Required Time                     -0.045
- Arrival Time                       0.267
= Slack Time                         0.312
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.540    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.539    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.436    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.436    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.312    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.312    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.080     |           | 0.267     | -0.045    |
| dem_l/t3_1_1_I1[1]                 |           |           | 0.000     | 0.080     | 0.003     | 0.267     | -0.045    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.085     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.086     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.188     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.188     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.313     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.313     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 184 MET Hold Check
Beginpoint: dem_r/t1_8_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_8_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.044
+ Phase Shift                        0.000
= Required Time                     -0.039
- Arrival Time                       0.275
= Slack Time                         0.314
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.541    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.540    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.437    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.437    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.309    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.309    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_8_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.270     | 0.081     |           | 0.275     | -0.039    |
| dem_r/t1_8_1_I1[1]                 |           |           | 0.000     | 0.081     | 0.003     | 0.275     | -0.039    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.086     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.087     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.190     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.190     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.318     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.318     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 185 MET Hold Check
Beginpoint: dem_l/t3_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_2_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.047
+ Phase Shift                        0.000
= Required Time                     -0.046
- Arrival Time                       0.268
= Slack Time                         0.314
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.541    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.540    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.438    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.438    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.313    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.313    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.267     | 0.082     |           | 0.268     | -0.046    |
| dem_l/t3_2_1_I1[1]                 |           |           | 0.000     | 0.082     | 0.003     | 0.268     | -0.046    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.086     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.087     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.190     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.190     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.315     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.315     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 186 MET Hold Check
Beginpoint: dem_l/t1_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_1_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.052
- Arrival Time                       0.262
= Slack Time                         0.315
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.542    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.541    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.439    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.439    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.322    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.322    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.269     | 0.082     |           | 0.262     | -0.052    |
| dem_l/t1_1_1_I1[0]                 |           |           | 0.000     | 0.082     | 0.003     | 0.262     | -0.052    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.087     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.088     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.190     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.190     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.307     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.308     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 187 MET Hold Check
Beginpoint: dem_r/t2_3_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_3_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.052
- Arrival Time                       0.263
= Slack Time                         0.315
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.542    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.541    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.440    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.440    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.322    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.322    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_3_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.270     | 0.082     |           | 0.263     | -0.052    |
| dem_r/t2_3_1_I1[0]                 |           |           | 0.000     | 0.082     | 0.003     | 0.263     | -0.052    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.087     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.088     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.190     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.190     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.308     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.308     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 188 MET Hold Check
Beginpoint: dem_r/t1_3_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_3_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.047
+ Phase Shift                        0.000
= Required Time                     -0.046
- Arrival Time                       0.269
= Slack Time                         0.315
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.543    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.542    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.439    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.439    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.314    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.314    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_3_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.268     | 0.083     |           | 0.269     | -0.046    |
| dem_r/t1_3_1_I1[1]                 |           |           | 0.000     | 0.083     | 0.003     | 0.269     | -0.046    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.088     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.089     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.191     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.191     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.316     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.316     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 189 MET Hold Check
Beginpoint: dem_l/t4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I2_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.047
+ Phase Shift                        0.000
= Required Time                     -0.046
- Arrival Time                       0.269
= Slack Time                         0.315
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.543    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.542    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.439    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.439    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.315    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.314    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t4_1_I2_reg[0]               | CK->Q     | SDFFRHQX1 | 0.268     | 0.083     |           | 0.269     | -0.046    |
| dem_l/t4_1_I2[0]                   |           |           | 0.000     | 0.083     | 0.003     | 0.269     | -0.046    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.088     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.089     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.192     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.192     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.316     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.317     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 190 MET Hold Check
Beginpoint: dem_r/t2_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_4_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.046
+ Phase Shift                        0.000
= Required Time                     -0.053
- Arrival Time                       0.263
= Slack Time                         0.316
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.543    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.542    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.440    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.440    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.323    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.322    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.270     | 0.083     |           | 0.263     | -0.053    |
| dem_r/t2_4_1_I1[0]                 |           |           | 0.000     | 0.083     | 0.003     | 0.263     | -0.053    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.088     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.089     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.191     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.191     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.308     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.309     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 191 MET Hold Check
Beginpoint: dem_r/t1_6_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_6_1_I1_reg[0]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.045
+ Phase Shift                        0.000
= Required Time                     -0.040
- Arrival Time                       0.276
= Slack Time                         0.316
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.543    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.542    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.440    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.440    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.311    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.311    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_6_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.271     | 0.083     |           | 0.276     | -0.040    |
| dem_r/t1_6_1_I1[0]                 |           |           | 0.000     | 0.083     | 0.003     | 0.276     | -0.040    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.088     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.089     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.192     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.192     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.320     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.320     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 192 MET Hold Check
Beginpoint: dem_r/t1_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_1_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.048
+ Phase Shift                        0.000
= Required Time                     -0.047
- Arrival Time                       0.270
= Slack Time                         0.317
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.544    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.543    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.440    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.440    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.316    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.316    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.269     | 0.084     |           | 0.270     | -0.047    |
| dem_r/t1_1_1_I1[1]                 |           |           | 0.000     | 0.084     | 0.003     | 0.270     | -0.047    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.089     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.090     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.193     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.193     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.317     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.318     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 193 MET Hold Check
Beginpoint: dem_l/t2_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_1_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.048
+ Phase Shift                        0.000
= Required Time                     -0.047
- Arrival Time                       0.269
= Slack Time                         0.317
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.544    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.543    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.441    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.441    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.316    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.316    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.269     | 0.084     |           | 0.269     | -0.047    |
| dem_l/t2_1_1_I1[1]                 |           |           | 0.000     | 0.084     | 0.003     | 0.269     | -0.047    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.089     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.090     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.193     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.193     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.317     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.317     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 194 MET Hold Check
Beginpoint: dem_l/t1_4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_4_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.048
+ Phase Shift                        0.000
= Required Time                     -0.046
- Arrival Time                       0.272
= Slack Time                         0.318
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.546    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.545    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.442    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.442    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.316    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.316    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_4_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.270     | 0.086     |           | 0.272     | -0.046    |
| dem_l/t1_4_1_I1[1]                 |           |           | 0.000     | 0.086     | 0.003     | 0.272     | -0.046    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.090     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.091     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.194     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.194     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.320     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.320     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 195 MET Hold Check
Beginpoint: dem_l/t1_8_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_8_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.050
+ Phase Shift                        0.000
= Required Time                     -0.048
- Arrival Time                       0.272
= Slack Time                         0.320
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.548    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.547    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.444    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.444    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.319    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.319    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_8_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.271     | 0.088     |           | 0.272     | -0.048    |
| dem_l/t1_8_1_I1[1]                 |           |           | 0.000     | 0.088     | 0.003     | 0.272     | -0.048    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.093     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.094     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.196     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.196     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.321     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.321     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 196 MET Hold Check
Beginpoint: dem_r/t2_4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_4_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.048
+ Phase Shift                        0.000
= Required Time                     -0.055
- Arrival Time                       0.266
= Slack Time                         0.321
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.549    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.548    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.446    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.446    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.328    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_4_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.273     | 0.089     |           | 0.266     | -0.055    |
| dem_r/t2_4_1_I1[1]                 |           |           | 0.000     | 0.089     | 0.003     | 0.266     | -0.055    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.094     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.095     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.196     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.196     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.314     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.314     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 197 MET Hold Check
Beginpoint: dem_r/t2_3_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_3_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.048
+ Phase Shift                        0.000
= Required Time                     -0.055
- Arrival Time                       0.266
= Slack Time                         0.321
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.549    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.548    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.446    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.446    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.328    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_3_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.273     | 0.089     |           | 0.266     | -0.055    |
| dem_r/t2_3_1_I1[1]                 |           |           | 0.000     | 0.089     | 0.003     | 0.266     | -0.055    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.094     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.095     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.197     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.197     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.314     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.314     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 198 MET Hold Check
Beginpoint: dem_r/t1_7_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_7_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.048
+ Phase Shift                        0.000
= Required Time                     -0.043
- Arrival Time                       0.279
= Slack Time                         0.322
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.550    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.549    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.446    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.446    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.318    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.318    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_7_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.275     | 0.090     |           | 0.279     | -0.043    |
| dem_r/t1_7_1_I1[1]                 |           |           | 0.000     | 0.090     | 0.003     | 0.279     | -0.043    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.095     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.096     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.199     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.199     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.327     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.327     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 199 MET Hold Check
Beginpoint: dem_l/t2_3_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_3_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.051
+ Phase Shift                        0.000
= Required Time                     -0.050
- Arrival Time                       0.273
= Slack Time                         0.323
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.550    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.549    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.447    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.447    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.322    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.322    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_3_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.272     | 0.091     |           | 0.273     | -0.050    |
| dem_l/t2_3_1_I1[1]                 |           |           | 0.000     | 0.091     | 0.003     | 0.273     | -0.050    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.095     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.096     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.199     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.199     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.324     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.324     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 200 MET Hold Check
Beginpoint: dem_r/t1_5_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_5_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.048
+ Phase Shift                        0.000
= Required Time                     -0.044
- Arrival Time                       0.280
= Slack Time                         0.324
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.551    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.550    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.448    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.448    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.319    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.319    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_5_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.275     | 0.091     |           | 0.280     | -0.044    |
| dem_r/t1_5_1_I1[1]                 |           |           | 0.000     | 0.091     | 0.003     | 0.280     | -0.044    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.096     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.097     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.200     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.200     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.328     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.328     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 201 MET Hold Check
Beginpoint: dem_l/t1_5_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_5_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.051
+ Phase Shift                        0.000
= Required Time                     -0.049
- Arrival Time                       0.275
= Slack Time                         0.325
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.552    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.551    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.448    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.448    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.323    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.323    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_5_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.274     | 0.092     |           | 0.275     | -0.049    |
| dem_l/t1_5_1_I1[1]                 |           |           | 0.000     | 0.092     | 0.003     | 0.275     | -0.049    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.097     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.098     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.201     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.201     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.326     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.326     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 202 MET Hold Check
Beginpoint: dem_l/t1_3_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_3_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.052
+ Phase Shift                        0.000
= Required Time                     -0.050
- Arrival Time                       0.274
= Slack Time                         0.325
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.552    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.551    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.449    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.449    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.324    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.324    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_3_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.273     | 0.093     |           | 0.274     | -0.050    |
| dem_l/t1_3_1_I1[1]                 |           |           | 0.000     | 0.093     | 0.003     | 0.274     | -0.050    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.097     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.098     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.201     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.201     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.326     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.326     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 203 MET Hold Check
Beginpoint: dem_r/t3_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_2_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.050
+ Phase Shift                        0.000
= Required Time                     -0.048
- Arrival Time                       0.277
= Slack Time                         0.325
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.552    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.551    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.449    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.449    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.323    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.323    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.275     | 0.093     |           | 0.277     | -0.048    |
| dem_r/t3_2_1_I1[1]                 |           |           | 0.000     | 0.093     | 0.003     | 0.277     | -0.048    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.097     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.098     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.201     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.201     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.327     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.327     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 204 MET Hold Check
Beginpoint: dem_r/t1_4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_4_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.052
+ Phase Shift                        0.000
= Required Time                     -0.052
- Arrival Time                       0.274
= Slack Time                         0.326
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.553    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.552    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.450    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.450    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.325    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.325    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_4_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.273     | 0.094     |           | 0.274     | -0.052    |
| dem_r/t1_4_1_I1[1]                 |           |           | 0.000     | 0.094     | 0.003     | 0.274     | -0.052    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.098     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.099     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.202     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.202     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.326     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.327     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 205 MET Hold Check
Beginpoint: dem_r/t2_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_1_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                              -0.052
+ Phase Shift                        0.000
= Required Time                     -0.053
- Arrival Time                       0.273
= Slack Time                         0.326
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.553    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.552    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.450    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.450    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.326    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.326    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.273     | 0.094     |           | 0.273     | -0.053    |
| dem_r/t2_1_1_I1[1]                 |           |           | 0.000     | 0.094     | 0.003     | 0.273     | -0.053    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.098     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.099     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.202     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.202     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.326     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.326     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 206 MET Hold Check
Beginpoint: dem_l/t1_6_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_6_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.051
+ Phase Shift                        0.000
= Required Time                     -0.050
- Arrival Time                       0.277
= Slack Time                         0.326
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.554    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.553    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.450    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.450    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.324    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.324    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_6_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.275     | 0.094     |           | 0.277     | -0.050    |
| dem_l/t1_6_1_I1[1]                 |           |           | 0.000     | 0.094     | 0.003     | 0.277     | -0.050    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.099     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.100     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.202     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.202     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.328     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.328     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 207 MET Hold Check
Beginpoint: dem_r/t1_6_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_6_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.049
+ Phase Shift                        0.000
= Required Time                     -0.045
- Arrival Time                       0.282
= Slack Time                         0.326
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.554    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.553    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.450    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.450    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.322    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.322    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_6_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.277     | 0.094     |           | 0.282     | -0.045    |
| dem_r/t1_6_1_I1[1]                 |           |           | 0.000     | 0.094     | 0.003     | 0.282     | -0.045    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.099     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.100     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.203     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.203     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.331     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.331     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 208 MET Hold Check
Beginpoint: dem_l/t1_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_1_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.051
+ Phase Shift                        0.000
= Required Time                     -0.057
- Arrival Time                       0.269
= Slack Time                         0.327
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.554    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.553    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.451    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.451    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.334    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.333    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.276     | 0.094     |           | 0.269     | -0.057    |
| dem_l/t1_1_1_I1[1]                 |           |           | 0.000     | 0.094     | 0.003     | 0.269     | -0.057    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.099     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.100     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.202     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.202     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.319     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.320     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 209 MET Hold Check
Beginpoint: dem_r/t1_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_2_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.052
+ Phase Shift                        0.000
= Required Time                     -0.051
- Arrival Time                       0.275
= Slack Time                         0.327
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.554    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.553    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.450    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.450    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.326    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.326    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.274     | 0.094     |           | 0.275     | -0.051    |
| dem_r/t1_2_1_I1[1]                 |           |           | 0.000     | 0.094     | 0.003     | 0.275     | -0.051    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.099     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.100     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.203     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.203     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.327     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.328     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 210 MET Hold Check
Beginpoint: dem_l/t1_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_2_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.051
+ Phase Shift                        0.000
= Required Time                     -0.058
- Arrival Time                       0.270
= Slack Time                         0.329
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.556    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.555    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.453    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.453    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.336    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.336    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.277     | 0.096     |           | 0.270     | -0.058    |
| dem_l/t1_2_1_I1[1]                 |           |           | 0.000     | 0.096     | 0.003     | 0.270     | -0.058    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.101     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.102     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.204     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.204     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.321     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.322     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 211 MET Hold Check
Beginpoint: dem_r/t4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.053
+ Phase Shift                        0.000
= Required Time                     -0.053
- Arrival Time                       0.276
= Slack Time                         0.329
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.557    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.556    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.453    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.453    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.329    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.329    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t4_1_I1_reg[1]               | CK->Q     | SDFFRHQX1 | 0.276     | 0.097     |           | 0.276     | -0.053    |
| dem_r/t4_1_I1[1]                   |           |           | 0.000     | 0.097     | 0.003     | 0.276     | -0.053    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.102     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.103     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.205     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.205     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.330     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.330     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 212 MET Hold Check
Beginpoint: dem_l/t2_4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_4_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.053
+ Phase Shift                        0.000
= Required Time                     -0.051
- Arrival Time                       0.278
= Slack Time                         0.330
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.557    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.556    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.454    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.454    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.328    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_4_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.277     | 0.098     |           | 0.278     | -0.051    |
| dem_l/t2_4_1_I1[1]                 |           |           | 0.000     | 0.098     | 0.003     | 0.278     | -0.051    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.102     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.103     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.206     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.206     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.331     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.332     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 213 MET Hold Check
Beginpoint: dem_l/t2_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_2_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.053
+ Phase Shift                        0.000
= Required Time                     -0.051
- Arrival Time                       0.279
= Slack Time                         0.330
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.558    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.557    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.454    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.454    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.329    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.328    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.277     | 0.098     |           | 0.279     | -0.051    |
| dem_l/t2_2_1_I1[1]                 |           |           | 0.000     | 0.098     | 0.003     | 0.279     | -0.051    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.103     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.104     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.207     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.207     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.332     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.332     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 214 MET Hold Check
Beginpoint: dem_r/t2_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_2_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.000
+ Hold                              -0.055
+ Phase Shift                        0.000
= Required Time                     -0.055
- Arrival Time                       0.278
= Slack Time                         0.333
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.560    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.559    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.457    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.457    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.332    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.000     | -0.332    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.278     | 0.101     |           | 0.278     | -0.055    |
| dem_r/t2_2_1_I1[1]                 |           |           | 0.000     | 0.101     | 0.004     | 0.278     | -0.055    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.105     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.106     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.209     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.209     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.333     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.000     | 0.333     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 215 MET Hold Check
Beginpoint: dem_l/t1_7_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_7_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.057
+ Phase Shift                        0.000
= Required Time                     -0.056
- Arrival Time                       0.281
= Slack Time                         0.336
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.564    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.563    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.460    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.460    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.335    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.335    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_7_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.279     | 0.104     |           | 0.281     | -0.056    |
| dem_l/t1_7_1_I1[1]                 |           |           | 0.000     | 0.104     | 0.004     | 0.281     | -0.056    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.109     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.110     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.212     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.212     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.337     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.337     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 216 MET Hold Check
Beginpoint: dem_r/t4_1_I2_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.028
+ Phase Shift                        0.000
= Required Time                      0.029
- Arrival Time                       0.365
= Slack Time                         0.336
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.564    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.563    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.461    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.461    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.336    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.336    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t4_1_I2_reg[1]               | CK->Q     | DFFRHQX1  | 0.256     | 0.062     |           | 0.257     | -0.080    |
| dem_r/t4_1_I2[1]                   |           |           | 0.000     | 0.062     | 0.002     | 0.257     | -0.080    |
| dem_r/g14235__2250                 | A0N->Y    | OAI2BB1X1 | 0.109     | 0.059     |           | 0.365     | 0.029     |
| dem_r/n_219                        |           |           | 0.000     | 0.059     |           | 0.365     | 0.029     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.109     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.110     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.212     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.212     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.337     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.337     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 217 MET Hold Check
Beginpoint: dsm/I5_chan2_out_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.319
= Slack Time                         0.342
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.570    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.569    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.467    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.467    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.340    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.340    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I5_chan2_out_reg[3]            | CK->Q     | DFFRHQX1  | 0.271     | 0.033     |           | 0.274     | -0.069    |
| dsm_reg[3]                         |           |           | 0.000     | 0.033     | 0.001     | 0.274     | -0.069    |
| g550                               | A->Y      | INVX1     | 0.046     | 0.044     |           | 0.319     | -0.023    |
| n_0                                |           |           | 0.000     | 0.044     | 0.001     | 0.319     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.115     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.116     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.218     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.218     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.345     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.345     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 218 MET Hold Check
Beginpoint: dem_l/t4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I1_reg[1]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.059
+ Phase Shift                        0.000
= Required Time                     -0.057
- Arrival Time                       0.286
= Slack Time                         0.343
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.570    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.569    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.466    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.466    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.341    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.341    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t4_1_I1_reg[1]               | CK->Q     | SDFFRHQX1 | 0.284     | 0.111     |           | 0.286     | -0.057    |
| dem_l/t4_1_I1[1]                   |           |           | 0.000     | 0.111     | 0.004     | 0.286     | -0.057    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.115     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.116     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.219     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.219     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.344     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.345     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 219 MET Hold Check
Beginpoint: dem_l/t4_1_I2_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.028
+ Phase Shift                        0.000
= Required Time                      0.031
- Arrival Time                       0.375
= Slack Time                         0.344
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.572    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.571    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.468    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.468    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.342    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.341    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t4_1_I2_reg[1]               | CK->Q     | DFFRHQX1  | 0.259     | 0.063     |           | 0.262     | -0.082    |
| dem_l/t4_1_I2[1]                   |           |           | 0.000     | 0.063     | 0.002     | 0.262     | -0.082    |
| dem_l/g14235__1309                 | A0N->Y    | OAI2BB1X1 | 0.113     | 0.065     |           | 0.375     | 0.031     |
| dem_l/n_219                        |           |           | 0.000     | 0.065     | 0.001     | 0.375     | 0.031     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.116     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.117     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.220     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.220     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.346     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.347     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 220 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.033
+ Phase Shift                        0.000
= Required Time                      0.035
- Arrival Time                       0.389
= Slack Time                         0.354
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.581    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.581    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.478    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.478    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.352    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.352    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[1]           | CK->Q     | SDFFRHQX1 | 0.249     | 0.047     |           | 0.250     | -0.104    |
| dsm/I7_dither_reg[1]               |           |           | 0.000     | 0.047     | 0.001     | 0.250     | -0.104    |
| dsm/g4585__1840                    | B->Y      | MX2XL     | 0.138     | 0.036     |           | 0.389     | 0.035     |
| dsm/n_4                            |           |           | 0.000     | 0.036     |           | 0.389     | 0.035     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.126     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.127     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.230     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.230     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.355     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.356     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 221 MET Hold Check
Beginpoint: dem_l/t1_8_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_8_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.033
+ Phase Shift                        0.000
= Required Time                     -0.032
- Arrival Time                       0.358
= Slack Time                         0.390
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.617    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.616    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.514    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.514    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.389    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.389    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_8_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.288     | 0.068     |           | 0.289     | -0.101    |
| dem_l/t1_8_1_I1[0]                 |           |           | 0.000     | 0.068     | 0.003     | 0.289     | -0.101    |
| dem_l/g14454                       | A->Y      | INVX1     | 0.069     | 0.055     |           | 0.358     | -0.032    |
| dem_l/n_1                          |           |           | 0.000     | 0.055     | 0.001     | 0.358     | -0.032    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.162     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.163     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.266     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.266     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.391     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.391     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 222 MET Hold Check
Beginpoint: dem_r/t1_8_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_8_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.030
+ Phase Shift                        0.000
= Required Time                     -0.026
- Arrival Time                       0.365
= Slack Time                         0.391
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.618    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.617    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.515    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.515    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.387    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.386    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_8_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.068     |           | 0.296     | -0.095    |
| dem_r/t1_8_1_I1[0]                 |           |           | 0.000     | 0.068     | 0.003     | 0.296     | -0.095    |
| dem_r/g14454                       | A->Y      | INVX1     | 0.069     | 0.056     |           | 0.365     | -0.026    |
| dem_r/n_1                          |           |           | 0.000     | 0.056     | 0.001     | 0.365     | -0.026    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.163     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.164     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.267     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.267     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.395     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.396     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 223 MET Hold Check
Beginpoint: dem_l/t3_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_1_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.037
+ Phase Shift                        0.000
= Required Time                     -0.036
- Arrival Time                       0.355
= Slack Time                         0.392
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.619    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.618    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.516    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.516    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.391    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.391    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.284     | 0.060     |           | 0.285     | -0.107    |
| dem_l/t3_1_1_I1[0]                 |           |           | 0.000     | 0.060     | 0.002     | 0.285     | -0.107    |
| dem_l/g14433                       | A->Y      | INVX1     | 0.071     | 0.065     |           | 0.355     | -0.036    |
| dem_l/n_22                         |           |           | 0.000     | 0.065     | 0.002     | 0.355     | -0.036    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.164     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.165     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.268     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.268     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.392     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.392     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 224 MET Hold Check
Beginpoint: dem_l/t1_7_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_7_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.032
+ Phase Shift                        0.000
= Required Time                     -0.030
- Arrival Time                       0.363
= Slack Time                         0.393
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.621    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.620    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.517    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.517    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.391    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.391    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_7_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.290     | 0.071     |           | 0.292     | -0.101    |
| dem_l/t1_7_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.003     | 0.292     | -0.101    |
| dem_l/g14440                       | A->Y      | INVX1     | 0.071     | 0.055     |           | 0.363     | -0.030    |
| dem_l/n_15                         |           |           | 0.000     | 0.055     | 0.001     | 0.363     | -0.030    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.166     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.167     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.269     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.269     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.395     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.395     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 225 MET Hold Check
Beginpoint: dem_l/t2_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_1_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.031
+ Phase Shift                        0.000
= Required Time                     -0.038
- Arrival Time                       0.356
= Slack Time                         0.394
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.621    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.620    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.519    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.519    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.401    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.401    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.071     |           | 0.285     | -0.109    |
| dem_l/t2_1_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.003     | 0.285     | -0.109    |
| dem_l/g14435                       | A->Y      | INVX1     | 0.071     | 0.055     |           | 0.356     | -0.038    |
| dem_l/n_20                         |           |           | 0.000     | 0.055     | 0.001     | 0.356     | -0.038    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.166     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.167     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.269     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.269     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.387     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.387     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 226 MET Hold Check
Beginpoint: dem_l/t4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.032
+ Phase Shift                        0.000
= Required Time                     -0.030
- Arrival Time                       0.364
= Slack Time                         0.394
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.622    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.621    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.518    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.518    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.393    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.392    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t4_1_I1_reg[0]               | CK->Q     | SDFFRHQX1 | 0.291     | 0.071     |           | 0.293     | -0.102    |
| dem_l/t4_1_I1[0]                   |           |           | 0.000     | 0.071     | 0.003     | 0.293     | -0.102    |
| dem_l/g14453                       | A->Y      | INVX1     | 0.071     | 0.056     |           | 0.364     | -0.030    |
| dem_l/n_2                          |           |           | 0.000     | 0.056     | 0.001     | 0.364     | -0.030    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.167     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.168     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.271     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.271     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.396     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.396     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 227 MET Hold Check
Beginpoint: dem_r/t3_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_1_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.038
+ Phase Shift                        0.000
= Required Time                     -0.037
- Arrival Time                       0.358
= Slack Time                         0.395
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.622    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.621    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.519    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.519    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.394    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.394    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.285     | 0.062     |           | 0.285     | -0.109    |
| dem_r/t3_1_1_I1[0]                 |           |           | 0.000     | 0.062     | 0.002     | 0.285     | -0.109    |
| dem_r/g14433                       | A->Y      | INVX1     | 0.072     | 0.067     |           | 0.358     | -0.037    |
| dem_r/n_22                         |           |           | 0.000     | 0.067     | 0.002     | 0.358     | -0.037    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.167     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.168     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.270     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.270     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.395     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.395     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 228 MET Hold Check
Beginpoint: dem_l/t2_3_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_3_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.034
+ Phase Shift                        0.000
= Required Time                     -0.033
- Arrival Time                       0.362
= Slack Time                         0.395
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.622    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.621    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.519    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.519    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.394    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.394    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_3_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.289     | 0.070     |           | 0.290     | -0.105    |
| dem_l/t2_3_1_I1[0]                 |           |           | 0.000     | 0.070     | 0.003     | 0.290     | -0.105    |
| dem_l/g14443                       | A->Y      | INVX1     | 0.072     | 0.058     |           | 0.362     | -0.033    |
| dem_l/n_12                         |           |           | 0.000     | 0.058     | 0.001     | 0.362     | -0.033    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.167     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.168     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.271     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.271     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.396     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.396     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 229 MET Hold Check
Beginpoint: dem_r/t4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I2_reg[0]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.053
+ Phase Shift                        0.000
= Required Time                     -0.053
- Arrival Time                       0.342
= Slack Time                         0.395
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.623    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.622    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.519    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.519    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.395    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.395    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t4_1_I1_reg[0]               | CK->Q     | SDFFRHQX1 | 0.266     | 0.078     |           | 0.266     | -0.129    |
| dem_r/t4_1_I1[0]                   |           |           | 0.000     | 0.078     | 0.003     | 0.266     | -0.129    |
| dem_r/g14407__2391                 | A->Y      | NAND2X1   | 0.076     | 0.059     |           | 0.342     | -0.053    |
| dem_r/n_59                         |           |           | 0.000     | 0.059     | 0.001     | 0.342     | -0.053    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.168     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.169     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.271     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.271     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.395     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.396     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 230 MET Hold Check
Beginpoint: dem_l/t1_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_2_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.032
+ Phase Shift                        0.000
= Required Time                     -0.039
- Arrival Time                       0.358
= Slack Time                         0.397
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.625    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.624    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.522    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.522    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.404    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.404    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.071     |           | 0.285     | -0.112    |
| dem_l/t1_2_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.003     | 0.285     | -0.112    |
| dem_l/g14430                       | A->Y      | INVX1     | 0.073     | 0.058     |           | 0.358     | -0.039    |
| dem_l/n_25                         |           |           | 0.000     | 0.058     | 0.001     | 0.358     | -0.039    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.170     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.171     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.272     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.272     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.390     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.390     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 231 MET Hold Check
Beginpoint: dem_r/t1_7_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_7_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.032
+ Phase Shift                        0.000
= Required Time                     -0.027
- Arrival Time                       0.370
= Slack Time                         0.397
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.625    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.624    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.521    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.521    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.393    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.392    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_7_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.069     |           | 0.297     | -0.100    |
| dem_r/t1_7_1_I1[0]                 |           |           | 0.000     | 0.069     | 0.003     | 0.297     | -0.100    |
| dem_r/g14440                       | A->Y      | INVX1     | 0.073     | 0.060     |           | 0.370     | -0.027    |
| dem_r/n_15                         |           |           | 0.000     | 0.060     | 0.002     | 0.370     | -0.027    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.170     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.171     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.273     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.273     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.401     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.402     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 232 MET Hold Check
Beginpoint: dem_r/t3_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_2_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                              -0.037
+ Phase Shift                        0.000
= Required Time                     -0.052
- Arrival Time                       0.345
= Slack Time                         0.397
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.625    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.624    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.522    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.522    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.412    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.412    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.287     | 0.060     |           | 0.272     | -0.125    |
| dem_r/t3_2_1_I1[0]                 |           |           | 0.000     | 0.060     | 0.002     | 0.272     | -0.125    |
| dem_r/g14450                       | A->Y      | INVX1     | 0.074     | 0.070     |           | 0.345     | -0.052    |
| dem_r/n_5                          |           |           | 0.000     | 0.070     | 0.002     | 0.345     | -0.052    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.170     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.171     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.272     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.272     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.382     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.382     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 233 MET Hold Check
Beginpoint: dem_r/t2_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_2_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.000
+ Hold                              -0.033
+ Phase Shift                        0.000
= Required Time                     -0.033
- Arrival Time                       0.365
= Slack Time                         0.397
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.625    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.624    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.522    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.522    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.397    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.000     | -0.397    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.073     |           | 0.292     | -0.106    |
| dem_r/t2_2_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.292     | -0.106    |
| dem_r/g14428                       | A->Y      | INVX1     | 0.073     | 0.057     |           | 0.365     | -0.033    |
| dem_r/n_27                         |           |           | 0.000     | 0.057     | 0.001     | 0.365     | -0.033    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.170     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.171     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.273     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.273     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.398     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.000     | 0.398     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 234 MET Hold Check
Beginpoint: dem_r/t1_3_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_3_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.034
+ Phase Shift                        0.000
= Required Time                     -0.033
- Arrival Time                       0.364
= Slack Time                         0.397
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.625    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.624    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.521    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.521    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.397    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.396    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_3_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.290     | 0.071     |           | 0.291     | -0.106    |
| dem_r/t1_3_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.003     | 0.291     | -0.106    |
| dem_r/g14447                       | A->Y      | INVX1     | 0.073     | 0.059     |           | 0.364     | -0.033    |
| dem_r/n_8                          |           |           | 0.000     | 0.059     | 0.002     | 0.364     | -0.033    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.170     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.171     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.274     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.274     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.398     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.399     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 235 MET Hold Check
Beginpoint: dem_r/t1_5_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_5_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.035
+ Phase Shift                        0.000
= Required Time                     -0.034
- Arrival Time                       0.365
= Slack Time                         0.399
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.626    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.625    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.523    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.523    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.398    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.398    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_5_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.290     | 0.072     |           | 0.291     | -0.108    |
| dem_r/t1_5_1_I1[0]                 |           |           | 0.000     | 0.072     | 0.003     | 0.291     | -0.108    |
| dem_r/g14451                       | A->Y      | INVX1     | 0.074     | 0.060     |           | 0.365     | -0.034    |
| dem_r/n_4                          |           |           | 0.000     | 0.060     | 0.002     | 0.365     | -0.034    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.171     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.172     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.275     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.275     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.399     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.400     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 236 MET Hold Check
Beginpoint: dem_l/t1_3_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_3_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.034
+ Phase Shift                        0.000
= Required Time                     -0.033
- Arrival Time                       0.367
= Slack Time                         0.400
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.627    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.626    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.523    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.523    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.399    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.398    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_3_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.074     |           | 0.293     | -0.107    |
| dem_l/t1_3_1_I1[0]                 |           |           | 0.000     | 0.074     | 0.003     | 0.293     | -0.107    |
| dem_l/g14447                       | A->Y      | INVX1     | 0.074     | 0.058     |           | 0.367     | -0.033    |
| dem_l/n_8                          |           |           | 0.000     | 0.058     | 0.001     | 0.367     | -0.033    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.172     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.173     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.276     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.276     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.400     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.401     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 237 MET Hold Check
Beginpoint: dsm/I7_dither_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I7_dither_reg_reg[27]/SI
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.001000
  Other End Arrival Time             0.003
+ Hold                              -0.026
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.377
= Slack Time                         0.400
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.627    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.626    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.524    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.524    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.398    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.398    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I7_dither_reg_reg[3]           | CK->Q     | SDFFRHQX1 | 0.258     | 0.064     |           | 0.260     | -0.140    |
| dsm/I7_dither_reg[3]               |           |           | 0.000     | 0.064     | 0.002     | 0.260     | -0.140    |
| dsm/g4586__5019                    | B->Y      | XOR2XL    | 0.117     | 0.038     |           | 0.377     | -0.023    |
| dsm/n_3                            |           |           | 0.000     | 0.038     | 0.001     | 0.377     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.172     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.173     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.276     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.276     |
| dsm/CTS_ccl_a_buf_00134            | A->Y      | CLKBUFX4  | 0.127     | 0.064     |           | 0.003     | 0.403     |
| dsm/CTS_5                          |           |           | 0.000     | 0.064     | 0.009     | 0.003     | 0.403     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 238 MET Hold Check
Beginpoint: dem_l/t1_6_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_6_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.034
+ Phase Shift                        0.000
= Required Time                     -0.032
- Arrival Time                       0.368
= Slack Time                         0.400
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.627    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.626    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.524    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.524    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.398    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.398    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_6_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.073     |           | 0.294     | -0.106    |
| dem_l/t1_6_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.294     | -0.106    |
| dem_l/g14431                       | A->Y      | INVX1     | 0.074     | 0.059     |           | 0.368     | -0.032    |
| dem_l/n_24                         |           |           | 0.000     | 0.059     | 0.001     | 0.368     | -0.032    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.172     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.173     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.276     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.276     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.402     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.402     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 239 MET Hold Check
Beginpoint: dem_l/t3_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_2_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.037
+ Phase Shift                        0.000
= Required Time                     -0.034
- Arrival Time                       0.365
= Slack Time                         0.400
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.627    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.626    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.524    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.524    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.397    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.397    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.288     | 0.064     |           | 0.291     | -0.109    |
| dem_l/t3_2_1_I1[0]                 |           |           | 0.000     | 0.064     | 0.002     | 0.291     | -0.109    |
| dem_l/g14450                       | A->Y      | INVX1     | 0.075     | 0.069     |           | 0.365     | -0.034    |
| dem_l/n_5                          |           |           | 0.000     | 0.069     | 0.002     | 0.365     | -0.034    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.172     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.173     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.276     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.276     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.402     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.403     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 240 MET Hold Check
Beginpoint: dem_r/t1_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_2_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.034
+ Phase Shift                        0.000
= Required Time                     -0.033
- Arrival Time                       0.367
= Slack Time                         0.400
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.628    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.627    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.524    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.524    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.399    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.399    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.074     |           | 0.293     | -0.108    |
| dem_r/t1_2_1_I1[0]                 |           |           | 0.000     | 0.074     | 0.003     | 0.293     | -0.108    |
| dem_r/g14430                       | A->Y      | INVX1     | 0.074     | 0.059     |           | 0.367     | -0.033    |
| dem_r/n_25                         |           |           | 0.000     | 0.059     | 0.001     | 0.367     | -0.033    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.173     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.174     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.276     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.276     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.401     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.401     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 241 MET Hold Check
Beginpoint: dem_l/t1_5_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_5_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.035
+ Phase Shift                        0.000
= Required Time                     -0.033
- Arrival Time                       0.368
= Slack Time                         0.401
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.629    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.628    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.525    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.525    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.399    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.399    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_5_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.072     |           | 0.293     | -0.108    |
| dem_l/t1_5_1_I1[0]                 |           |           | 0.000     | 0.072     | 0.003     | 0.293     | -0.108    |
| dem_l/g14451                       | A->Y      | INVX1     | 0.075     | 0.062     |           | 0.368     | -0.033    |
| dem_l/n_4                          |           |           | 0.000     | 0.062     | 0.002     | 0.368     | -0.033    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.173     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.174     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.277     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.277     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.403     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.403     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 242 MET Hold Check
Beginpoint: dem_r/t1_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_1_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.035
+ Phase Shift                        0.000
= Required Time                     -0.034
- Arrival Time                       0.367
= Slack Time                         0.401
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.629    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.628    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.525    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.525    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.401    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.400    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.073     |           | 0.292     | -0.109    |
| dem_r/t1_1_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.292     | -0.109    |
| dem_r/g14441                       | A->Y      | INVX1     | 0.075     | 0.061     |           | 0.367     | -0.034    |
| dem_r/n_14                         |           |           | 0.000     | 0.061     | 0.002     | 0.367     | -0.034    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.174     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.175     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.278     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.278     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.402     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.402     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 243 MET Hold Check
Beginpoint: dem_r/t1_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_4_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.035
+ Phase Shift                        0.000
= Required Time                     -0.035
- Arrival Time                       0.367
= Slack Time                         0.402
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.629    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.628    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.526    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.526    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.401    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.401    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.074     |           | 0.292     | -0.110    |
| dem_r/t1_4_1_I1[0]                 |           |           | 0.000     | 0.074     | 0.003     | 0.292     | -0.110    |
| dem_r/g14425                       | A->Y      | INVX1     | 0.075     | 0.060     |           | 0.367     | -0.035    |
| dem_r/n_30                         |           |           | 0.000     | 0.060     | 0.002     | 0.367     | -0.035    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.174     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.175     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.278     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.278     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.402     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.403     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 244 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.043
+ Phase Shift                        0.000
= Required Time                      0.048
- Arrival Time                       0.450
= Slack Time                         0.403
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.630    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.629    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.526    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.526    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.398    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.397    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[0]            | CK->Q     | DFFRHQX1  | 0.255     | 0.054     |           | 0.260     | -0.142    |
| dsm/int2_out[0]                    |           |           | 0.000     | 0.054     | 0.002     | 0.260     | -0.142    |
| dsm/addinc_I2_adder1_add_37_20_g681| A0N->Y    | AOI2BB1XL | 0.118     | 0.039     |           | 0.378     | -0.025    |
| __8780                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[0]                |           |           | 0.000     | 0.039     |           | 0.378     | -0.025    |
| dsm/g3434__1786                    | AN->Y     | NOR2BX1   | 0.072     | 0.030     |           | 0.450     | 0.048     |
| dsm/n_152                          |           |           | 0.000     | 0.030     |           | 0.450     | 0.048     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.175     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.176     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.279     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.279     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.407     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.408     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 245 MET Hold Check
Beginpoint: dem_l/t2_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_2_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.036
+ Phase Shift                        0.000
= Required Time                     -0.034
- Arrival Time                       0.369
= Slack Time                         0.403
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.631    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.630    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.527    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.527    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.401    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.401    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.071     |           | 0.293     | -0.110    |
| dem_l/t2_2_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.003     | 0.293     | -0.110    |
| dem_l/g14428                       | A->Y      | INVX1     | 0.076     | 0.065     |           | 0.369     | -0.034    |
| dem_l/n_27                         |           |           | 0.000     | 0.065     | 0.002     | 0.369     | -0.034    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.176     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.177     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.279     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.279     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.405     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.405     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 246 MET Hold Check
Beginpoint: dem_l/t1_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_4_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.037
+ Phase Shift                        0.000
= Required Time                     -0.035
- Arrival Time                       0.369
= Slack Time                         0.404
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.632    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.631    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.528    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.528    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.402    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.402    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.071     |           | 0.293     | -0.111    |
| dem_l/t1_4_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.003     | 0.293     | -0.111    |
| dem_l/g14425                       | A->Y      | INVX1     | 0.077     | 0.066     |           | 0.369     | -0.035    |
| dem_l/n_30                         |           |           | 0.000     | 0.066     | 0.002     | 0.369     | -0.035    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.177     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.178     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.280     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.280     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.406     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.406     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 247 MET Hold Check
Beginpoint: dem_r/t4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.036
+ Phase Shift                        0.000
= Required Time                     -0.036
- Arrival Time                       0.368
= Slack Time                         0.404
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.632    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.631    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.528    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.528    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.404    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.404    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t4_1_I1_reg[0]               | CK->Q     | SDFFRHQX1 | 0.291     | 0.073     |           | 0.292     | -0.112    |
| dem_r/t4_1_I1[0]                   |           |           | 0.000     | 0.073     | 0.003     | 0.292     | -0.112    |
| dem_r/g14453                       | A->Y      | INVX1     | 0.077     | 0.064     |           | 0.368     | -0.036    |
| dem_r/n_2                          |           |           | 0.000     | 0.064     | 0.002     | 0.368     | -0.036    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.177     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.178     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.280     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.280     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.405     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.405     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 248 MET Hold Check
Beginpoint: dem_r/t2_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_1_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                              -0.037
+ Phase Shift                        0.000
= Required Time                     -0.037
- Arrival Time                       0.368
= Slack Time                         0.405
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.632    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.631    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.529    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.529    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.405    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.405    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.073     |           | 0.291     | -0.114    |
| dem_r/t2_1_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.291     | -0.114    |
| dem_r/g14435                       | A->Y      | INVX1     | 0.077     | 0.065     |           | 0.368     | -0.037    |
| dem_r/n_20                         |           |           | 0.000     | 0.065     | 0.002     | 0.368     | -0.037    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.177     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.178     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.281     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.281     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.405     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.405     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 249 MET Hold Check
Beginpoint: dem_l/t4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I2_reg[0]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.001
+ Hold                              -0.060
+ Phase Shift                        0.000
= Required Time                     -0.058
- Arrival Time                       0.348
= Slack Time                         0.407
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.634    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.633    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.530    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.530    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.405    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.405    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t4_1_I1_reg[0]               | CK->Q     | SDFFRHQX1 | 0.264     | 0.075     |           | 0.266     | -0.140    |
| dem_l/t4_1_I1[0]                   |           |           | 0.000     | 0.075     | 0.003     | 0.266     | -0.140    |
| dem_l/g14407__1857                 | A->Y      | NAND2X1   | 0.082     | 0.071     |           | 0.348     | -0.058    |
| dem_l/n_59                         |           |           | 0.000     | 0.071     | 0.002     | 0.348     | -0.058    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.179     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.180     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.283     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.283     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.407     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.408     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 250 MET Hold Check
Beginpoint: dem_l/t2_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_4_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.038
+ Phase Shift                        0.000
= Required Time                     -0.036
- Arrival Time                       0.373
= Slack Time                         0.408
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.636    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.635    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.532    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.532    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.407    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.406    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.073     |           | 0.294     | -0.115    |
| dem_l/t2_4_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.294     | -0.115    |
| dem_l/g14423                       | A->Y      | INVX1     | 0.079     | 0.068     |           | 0.373     | -0.036    |
| dem_l/n_32                         |           |           | 0.000     | 0.068     | 0.002     | 0.373     | -0.036    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.181     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.182     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.284     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.284     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.410     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.410     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 251 MET Hold Check
Beginpoint: dem_r/t2_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_4_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.035
+ Phase Shift                        0.000
= Required Time                     -0.041
- Arrival Time                       0.367
= Slack Time                         0.408
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.636    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.635    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.533    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.533    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.415    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.415    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.295     | 0.077     |           | 0.288     | -0.120    |
| dem_r/t2_4_1_I1[0]                 |           |           | 0.000     | 0.077     | 0.003     | 0.288     | -0.120    |
| dem_r/g14423                       | A->Y      | INVX1     | 0.078     | 0.063     |           | 0.367     | -0.041    |
| dem_r/n_32                         |           |           | 0.000     | 0.063     | 0.002     | 0.367     | -0.041    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.181     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.182     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.284     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.284     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.401     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.401     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 252 MET Hold Check
Beginpoint: dem_r/t2_3_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_3_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.035
+ Phase Shift                        0.000
= Required Time                     -0.042
- Arrival Time                       0.367
= Slack Time                         0.409
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.636    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.635    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.533    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.533    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.416    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.416    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_3_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.295     | 0.077     |           | 0.288     | -0.120    |
| dem_r/t2_3_1_I1[0]                 |           |           | 0.000     | 0.077     | 0.003     | 0.288     | -0.120    |
| dem_r/g14443                       | A->Y      | INVX1     | 0.079     | 0.064     |           | 0.367     | -0.042    |
| dem_r/n_12                         |           |           | 0.000     | 0.064     | 0.002     | 0.367     | -0.042    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.181     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.182     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.284     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.284     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.401     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.402     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 253 MET Hold Check
Beginpoint: dem_l/t3_1_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_1_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.021
+ Phase Shift                        0.000
= Required Time                      0.021
- Arrival Time                       0.431
= Slack Time                         0.410
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.637    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.636    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.533    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.533    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.409    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.409    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_1_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.249     | 0.049     |           | 0.250     | -0.160    |
| dem_l/t3_1_1_I2[0]                 |           |           | 0.000     | 0.049     | 0.002     | 0.250     | -0.160    |
| dem_l/g14379__4296                 | B->Y      | NOR2BX1   | 0.064     | 0.055     |           | 0.314     | -0.096    |
| dem_l/n_86                         |           |           | 0.000     | 0.055     | 0.001     | 0.314     | -0.096    |
| dem_l/g14255__5266                 | A0->Y     | OAI21XL   | 0.117     | 0.078     |           | 0.431     | 0.021     |
| dem_l/n_184                        |           |           | 0.000     | 0.078     |           | 0.431     | 0.021     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.182     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.183     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.286     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.286     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.410     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.410     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 254 MET Hold Check
Beginpoint: dem_l/t1_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_1_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.036
+ Phase Shift                        0.000
= Required Time                     -0.043
- Arrival Time                       0.369
= Slack Time                         0.412
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.640    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.639    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.537    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.537    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.419    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.419    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.296     | 0.078     |           | 0.288     | -0.124    |
| dem_l/t1_1_1_I1[0]                 |           |           | 0.000     | 0.078     | 0.003     | 0.288     | -0.124    |
| dem_l/g14441                       | A->Y      | INVX1     | 0.081     | 0.067     |           | 0.369     | -0.043    |
| dem_l/n_14                         |           |           | 0.000     | 0.067     | 0.002     | 0.369     | -0.043    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.185     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.186     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.287     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.287     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.405     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.405     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 255 MET Hold Check
Beginpoint: dem_r/t1_6_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_6_1_I1_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.035
+ Phase Shift                        0.000
= Required Time                     -0.031
- Arrival Time                       0.382
= Slack Time                         0.412
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.640    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.639    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.536    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.536    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.408    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.408    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_6_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.297     | 0.078     |           | 0.301     | -0.111    |
| dem_r/t1_6_1_I1[0]                 |           |           | 0.000     | 0.078     | 0.003     | 0.301     | -0.111    |
| dem_r/g14431                       | A->Y      | INVX1     | 0.081     | 0.067     |           | 0.382     | -0.031    |
| dem_r/n_24                         |           |           | 0.000     | 0.067     | 0.002     | 0.382     | -0.031    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.185     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.186     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.288     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.288     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.417     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.417     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 256 MET Hold Check
Beginpoint: dem_r/t3_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_1_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.002000
  Other End Arrival Time             0.003
+ Hold                               0.024
+ Phase Shift                        0.000
= Required Time                      0.028
- Arrival Time                       0.441
= Slack Time                         0.413
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.641    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.640    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.538    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.538    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.413    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.413    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.262     | 0.072     |           | 0.263     | -0.151    |
| dem_r/t3_1_1_I1[1]                 |           |           | 0.000     | 0.072     | 0.002     | 0.263     | -0.151    |
| dem_r/g14283__4296                 | B->Y      | NAND3BXL  | 0.079     | 0.058     |           | 0.342     | -0.072    |
| dem_r/n_173                        |           |           | 0.000     | 0.058     | 0.001     | 0.342     | -0.072    |
| dem_r/g14255__3772                 | A1->Y     | OAI21XL   | 0.099     | 0.076     |           | 0.441     | 0.028     |
| dem_r/n_184                        |           |           | 0.000     | 0.076     |           | 0.441     | 0.028     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.186     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.187     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.289     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.289     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.417     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.417     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 257 MET Hold Check
Beginpoint: dem_l/t1_8_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_8_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.021
+ Phase Shift                        0.000
= Required Time                      0.023
- Arrival Time                       0.437
= Slack Time                         0.414
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.642    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.641    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.538    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.538    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.412    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.412    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_8_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.253     | 0.055     |           | 0.255     | -0.159    |
| dem_l/t1_8_1_I2[0]                 |           |           | 0.000     | 0.055     | 0.002     | 0.255     | -0.159    |
| dem_l/g14372__5795                 | B->Y      | NOR2BX1   | 0.066     | 0.053     |           | 0.321     | -0.093    |
| dem_l/n_93                         |           |           | 0.000     | 0.053     | 0.001     | 0.321     | -0.093    |
| dem_l/g14242__1786                 | A0->Y     | OAI21XL   | 0.116     | 0.078     |           | 0.437     | 0.023     |
| dem_l/n_212                        |           |           | 0.000     | 0.078     |           | 0.437     | 0.023     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.186     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.187     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.290     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.290     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.416     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.416     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 258 MET Hold Check
Beginpoint: dem_r/t1_3_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_3_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.001000
  Other End Arrival Time             0.002
+ Hold                               0.022
+ Phase Shift                        0.000
= Required Time                      0.024
- Arrival Time                       0.439
= Slack Time                         0.415
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.642    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.641    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.539    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.539    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.414    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.414    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_3_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.249     | 0.049     |           | 0.250     | -0.164    |
| dem_r/t1_3_1_I2[0]                 |           |           | 0.000     | 0.049     | 0.001     | 0.250     | -0.164    |
| dem_r/g14382__5703                 | B->Y      | NOR2BX1   | 0.068     | 0.062     |           | 0.318     | -0.096    |
| dem_r/n_83                         |           |           | 0.000     | 0.062     | 0.001     | 0.318     | -0.096    |
| dem_r/g14259__2683                 | A0->Y     | OAI21XL   | 0.120     | 0.076     |           | 0.439     | 0.024     |
| dem_r/n_180                        |           |           | 0.000     | 0.076     |           | 0.439     | 0.024     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.187     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.188     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.291     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.291     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.416     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.417     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 259 MET Hold Check
Beginpoint: dem_r/t2_3_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_3_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.020
+ Phase Shift                        0.000
= Required Time                      0.021
- Arrival Time                       0.437
= Slack Time                         0.416
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.643    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.642    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.540    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.540    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.415    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.415    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_3_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.252     | 0.054     |           | 0.253     | -0.163    |
| dem_r/t2_3_1_I2[0]                 |           |           | 0.000     | 0.054     | 0.002     | 0.253     | -0.163    |
| dem_r/g14405__6877                 | B->Y      | NOR2BX1   | 0.066     | 0.054     |           | 0.319     | -0.097    |
| dem_r/n_61                         |           |           | 0.000     | 0.054     | 0.001     | 0.319     | -0.097    |
| dem_r/g14245__4296                 | A0->Y     | OAI21XL   | 0.118     | 0.079     |           | 0.437     | 0.021     |
| dem_r/n_209                        |           |           | 0.000     | 0.079     |           | 0.437     | 0.021     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.188     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.189     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.291     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.291     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.416     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.416     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 260 MET Hold Check
Beginpoint: dem_l/t1_3_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_3_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.019
+ Phase Shift                        0.000
= Required Time                      0.019
- Arrival Time                       0.435
= Slack Time                         0.416
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.643    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.642    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.540    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.540    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.415    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.415    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_3_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.248     | 0.047     |           | 0.248     | -0.168    |
| dem_l/t1_3_1_I2[0]                 |           |           | 0.000     | 0.047     | 0.001     | 0.248     | -0.168    |
| dem_l/g14382__4547                 | B->Y      | NOR2BX1   | 0.065     | 0.059     |           | 0.313     | -0.103    |
| dem_l/n_83                         |           |           | 0.000     | 0.059     | 0.001     | 0.313     | -0.103    |
| dem_l/g14259__5795                 | A0->Y     | OAI21XL   | 0.122     | 0.082     |           | 0.435     | 0.019     |
| dem_l/n_180                        |           |           | 0.000     | 0.082     |           | 0.435     | 0.019     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.188     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.189     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.292     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.292     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.416     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.417     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 261 MET Hold Check
Beginpoint: dem_r/t1_8_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_8_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.012000
  Other End Arrival Time            -0.007
+ Hold                               0.023
+ Phase Shift                        0.000
= Required Time                      0.016
- Arrival Time                       0.433
= Slack Time                         0.417
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.644    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.643    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.541    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.541    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.413    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.412    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_8_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.047     |           | 0.256     | -0.161    |
| dem_r/t1_8_1_I2[0]                 |           |           | 0.000     | 0.047     | 0.001     | 0.256     | -0.161    |
| dem_r/g14372__2683                 | B->Y      | NOR2BX1   | 0.062     | 0.053     |           | 0.318     | -0.099    |
| dem_r/n_93                         |           |           | 0.000     | 0.053     | 0.001     | 0.318     | -0.099    |
| dem_r/g14242__1857                 | A0->Y     | OAI21XL   | 0.116     | 0.077     |           | 0.433     | 0.016     |
| dem_r/n_212                        |           |           | 0.000     | 0.077     |           | 0.433     | 0.016     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.189     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.190     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.292     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.292     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.410     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.410     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 262 MET Hold Check
Beginpoint: dem_l/t1_5_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_5_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.017
+ Phase Shift                        0.000
= Required Time                      0.019
- Arrival Time                       0.436
= Slack Time                         0.418
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.645    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.644    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.542    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.542    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.416    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.416    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_5_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.249     | 0.047     |           | 0.250     | -0.167    |
| dem_l/t1_5_1_I2[0]                 |           |           | 0.000     | 0.047     | 0.001     | 0.250     | -0.167    |
| dem_l/g14366__5703                 | B->Y      | NOR2BX1   | 0.062     | 0.054     |           | 0.313     | -0.105    |
| dem_l/n_99                         |           |           | 0.000     | 0.054     | 0.001     | 0.313     | -0.105    |
| dem_l/g14239__7675                 | A0->Y     | OAI21XL   | 0.123     | 0.090     |           | 0.436     | 0.019     |
| dem_l/n_215                        |           |           | 0.000     | 0.090     | 0.001     | 0.436     | 0.019     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.190     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.191     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.294     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.294     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.419     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.420     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 263 MET Hold Check
Beginpoint: dem_l/t1_2_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_2_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                               0.020
+ Phase Shift                        0.000
= Required Time                      0.013
- Arrival Time                       0.431
= Slack Time                         0.418
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.646    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.645    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.543    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.543    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.425    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.425    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_2_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.049     |           | 0.244     | -0.174    |
| dem_l/t1_2_1_I2[0]                 |           |           | 0.000     | 0.049     | 0.001     | 0.244     | -0.174    |
| dem_l/g14398__7114                 | B->Y      | NOR2BX1   | 0.065     | 0.057     |           | 0.309     | -0.109    |
| dem_l/n_68                         |           |           | 0.000     | 0.057     | 0.001     | 0.309     | -0.109    |
| dem_l/g14258__2703                 | A0->Y     | OAI21XL   | 0.122     | 0.084     |           | 0.431     | 0.013     |
| dem_l/n_181                        |           |           | 0.000     | 0.084     |           | 0.431     | 0.013     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.191     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.192     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.293     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.293     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.411     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.411     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 264 MET Hold Check
Beginpoint: dem_r/t2_4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_4_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.023
+ Phase Shift                        0.000
= Required Time                      0.008
- Arrival Time                       0.427
= Slack Time                         0.418
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.646    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.645    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.543    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.543    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.434    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.433    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_4_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.257     | 0.058     |           | 0.242     | -0.177    |
| dem_r/t2_4_1_I2[0]                 |           |           | 0.000     | 0.058     | 0.002     | 0.242     | -0.177    |
| dem_r/g14370__4547                 | B->Y      | NOR2BX1   | 0.068     | 0.054     |           | 0.310     | -0.109    |
| dem_r/n_95                         |           |           | 0.000     | 0.054     | 0.001     | 0.310     | -0.109    |
| dem_r/g14261__6877                 | A0->Y     | OAI21XL   | 0.117     | 0.078     |           | 0.427     | 0.008     |
| dem_r/n_178                        |           |           | 0.000     | 0.078     |           | 0.427     | 0.008     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.191     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.192     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.294     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.294     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.403     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.404     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 265 MET Hold Check
Beginpoint: dem_r/t2_2_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_2_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.019
+ Phase Shift                        0.000
= Required Time                      0.020
- Arrival Time                       0.440
= Slack Time                         0.421
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.648    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.647    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.545    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.545    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.420    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.420    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_2_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.253     | 0.056     |           | 0.254     | -0.167    |
| dem_r/t2_2_1_I2[0]                 |           |           | 0.000     | 0.056     | 0.002     | 0.254     | -0.167    |
| dem_r/g14381__5953                 | B->Y      | NOR2BX1   | 0.067     | 0.054     |           | 0.321     | -0.099    |
| dem_r/n_84                         |           |           | 0.000     | 0.054     | 0.001     | 0.321     | -0.099    |
| dem_r/g14244__8780                 | A0->Y     | OAI21XL   | 0.119     | 0.081     |           | 0.440     | 0.020     |
| dem_r/n_210                        |           |           | 0.000     | 0.081     |           | 0.440     | 0.020     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.193     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.194     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.297     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.297     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.421     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.421     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 266 MET Hold Check
Beginpoint: dem_l/t1_6_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_6_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.001000
  Other End Arrival Time             0.002
+ Hold                               0.020
+ Phase Shift                        0.000
= Required Time                      0.022
- Arrival Time                       0.445
= Slack Time                         0.423
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.651    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.650    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.547    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.547    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.422    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.422    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_6_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.254     | 0.057     |           | 0.255     | -0.168    |
| dem_l/t1_6_1_I2[0]                 |           |           | 0.000     | 0.057     | 0.002     | 0.255     | -0.168    |
| dem_l/g14401__6083                 | B->Y      | NOR2BX1   | 0.069     | 0.057     |           | 0.324     | -0.099    |
| dem_l/n_65                         |           |           | 0.000     | 0.057     | 0.001     | 0.324     | -0.099    |
| dem_l/g14240__7118                 | A0->Y     | OAI21XL   | 0.121     | 0.082     |           | 0.445     | 0.022     |
| dem_l/n_214                        |           |           | 0.000     | 0.082     |           | 0.445     | 0.022     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.195     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.196     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.299     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.299     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.425     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.425     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 267 MET Hold Check
Beginpoint: dem_l/t2_2_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_2_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.020
+ Phase Shift                        0.000
= Required Time                      0.022
- Arrival Time                       0.445
= Slack Time                         0.423
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.651    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.650    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.547    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.547    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.421    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.421    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_2_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.051     |           | 0.253     | -0.170    |
| dem_l/t2_2_1_I2[0]                 |           |           | 0.000     | 0.051     | 0.002     | 0.253     | -0.170    |
| dem_l/g14381__1474                 | B->Y      | NOR2BX1   | 0.068     | 0.061     |           | 0.321     | -0.102    |
| dem_l/n_84                         |           |           | 0.000     | 0.061     | 0.001     | 0.321     | -0.102    |
| dem_l/g14244__5703                 | A0->Y     | OAI21XL   | 0.124     | 0.082     |           | 0.445     | 0.022     |
| dem_l/n_210                        |           |           | 0.000     | 0.082     |           | 0.445     | 0.022     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.196     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.197     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.299     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.299     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.425     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.425     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 268 MET Hold Check
Beginpoint: dsm/ovfl_reg_reg/Q
triggered with leading edge of mclk512
Endpoint: dsm/ovfl_reg_reg/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.040
- Arrival Time                       0.465
= Slack Time                         0.425
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.652    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.651    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.549    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.549    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.422    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.422    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/ovfl_reg_reg                   | CK->Q     | DFFRHQX1  | 0.304     | 0.147     |           | 0.306     | -0.118    |
| dsm_ovfl                           |           |           | 0.000     | 0.147     | 0.005     | 0.306     | -0.118    |
| dsm/g3904__1857                    | A->Y      | OR2XL     | 0.158     | 0.039     |           | 0.465     | 0.040     |
| dsm/n_2                            |           |           | 0.000     | 0.039     | 0.001     | 0.465     | 0.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.197     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.198     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.301     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.301     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.427     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.427     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 269 MET Hold Check
Beginpoint: dem_r/t1_2_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_2_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.018
+ Phase Shift                        0.000
= Required Time                      0.020
- Arrival Time                       0.445
= Slack Time                         0.425
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.653    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.652    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.549    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.549    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.424    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.424    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_2_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.252     | 0.054     |           | 0.253     | -0.172    |
| dem_r/t1_2_1_I2[0]                 |           |           | 0.000     | 0.054     | 0.002     | 0.253     | -0.172    |
| dem_r/g14398__4296                 | B->Y      | NOR2BX1   | 0.069     | 0.058     |           | 0.322     | -0.103    |
| dem_r/n_68                         |           |           | 0.000     | 0.058     | 0.001     | 0.322     | -0.103    |
| dem_r/g14258__9682                 | A0->Y     | OAI21XL   | 0.123     | 0.084     |           | 0.445     | 0.020     |
| dem_r/n_181                        |           |           | 0.000     | 0.084     |           | 0.445     | 0.020     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.197     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.198     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.301     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.301     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.426     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.426     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 270 MET Hold Check
Beginpoint: dem_r/t1_6_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_6_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                               0.018
+ Phase Shift                        0.000
= Required Time                      0.012
- Arrival Time                       0.437
= Slack Time                         0.426
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.653    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.652    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.551    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.551    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.433    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.433    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_6_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.255     | 0.056     |           | 0.248     | -0.178    |
| dem_r/t1_6_1_I2[0]                 |           |           | 0.000     | 0.056     | 0.002     | 0.248     | -0.178    |
| dem_r/g14401__4547                 | B->Y      | NOR2BX1   | 0.066     | 0.053     |           | 0.315     | -0.111    |
| dem_r/n_65                         |           |           | 0.000     | 0.053     | 0.001     | 0.315     | -0.111    |
| dem_r/g14240__1840                 | A0->Y     | OAI21XL   | 0.123     | 0.089     |           | 0.437     | 0.012     |
| dem_r/n_214                        |           |           | 0.000     | 0.089     | 0.001     | 0.437     | 0.012     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.198     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.199     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.301     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.301     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.419     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.419     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 271 MET Hold Check
Beginpoint: dem_l/t2_3_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_3_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.019
+ Phase Shift                        0.000
= Required Time                      0.020
- Arrival Time                       0.446
= Slack Time                         0.426
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.654    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.653    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.550    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.550    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.425    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.425    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_3_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.252     | 0.054     |           | 0.253     | -0.173    |
| dem_l/t2_3_1_I2[0]                 |           |           | 0.000     | 0.054     | 0.002     | 0.253     | -0.173    |
| dem_l/g14405__1840                 | B->Y      | NOR2BX1   | 0.070     | 0.061     |           | 0.323     | -0.103    |
| dem_l/n_61                         |           |           | 0.000     | 0.061     | 0.001     | 0.323     | -0.103    |
| dem_l/g14245__7114                 | A0->Y     | OAI21XL   | 0.123     | 0.082     |           | 0.446     | 0.020     |
| dem_l/n_209                        |           |           | 0.000     | 0.082     |           | 0.446     | 0.020     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.198     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.199     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.302     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.302     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.427     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.427     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 272 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.003000
  Other End Arrival Time             0.002
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.466
= Slack Time                         0.427
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.655    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.654    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.551    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.551    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.422    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.422    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[0]            | CK->Q     | DFFRHQX1  | 0.256     | 0.054     |           | 0.261     | -0.166    |
| dsm/int3_out[0]                    |           |           | 0.000     | 0.054     | 0.002     | 0.261     | -0.166    |
| dsm/addinc_I3_adder1_add_37_20_g681| A0N->Y    | AOI2BB1XL | 0.124     | 0.051     |           | 0.385     | -0.042    |
| dsm/I3_adder_out[0]                |           |           | 0.000     | 0.051     | 0.001     | 0.385     | -0.042    |
| dsm/g3407__5953                    | AN->Y     | NOR2BX1   | 0.081     | 0.036     |           | 0.466     | 0.039     |
| dsm/n_179                          |           |           | 0.000     | 0.036     | 0.001     | 0.466     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.199     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.200     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.303     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.303     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.428     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.429     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 273 MET Hold Check
Beginpoint: dem_l/t2_4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_4_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.015
+ Phase Shift                        0.000
= Required Time                      0.016
- Arrival Time                       0.444
= Slack Time                         0.428
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.656    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.655    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.552    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.552    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.427    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.427    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_4_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.052     |           | 0.252     | -0.176    |
| dem_l/t2_4_1_I2[0]                 |           |           | 0.000     | 0.052     | 0.002     | 0.252     | -0.176    |
| dem_l/g14370__6083                 | B->Y      | NOR2BX1   | 0.066     | 0.056     |           | 0.318     | -0.110    |
| dem_l/n_95                         |           |           | 0.000     | 0.056     | 0.001     | 0.318     | -0.110    |
| dem_l/g14261__1840                 | A0->Y     | OAI21XL   | 0.126     | 0.092     |           | 0.444     | 0.016     |
| dem_l/n_178                        |           |           | 0.000     | 0.092     | 0.001     | 0.444     | 0.016     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.201     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.202     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.304     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.304     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.429     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.429     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 274 MET Hold Check
Beginpoint: dem_l/t3_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_2_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time            -0.000
+ Hold                               0.018
+ Phase Shift                        0.000
= Required Time                      0.017
- Arrival Time                       0.446
= Slack Time                         0.429
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.656    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.655    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.553    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.553    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.428    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.428    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.267     | 0.082     |           | 0.268     | -0.161    |
| dem_l/t3_2_1_I1[1]                 |           |           | 0.000     | 0.082     | 0.003     | 0.268     | -0.161    |
| dem_l/g14291__5019                 | B->Y      | NAND3BX1  | 0.078     | 0.052     |           | 0.346     | -0.083    |
| dem_l/n_165                        |           |           | 0.000     | 0.052     | 0.001     | 0.346     | -0.083    |
| dem_l/g14256__2250                 | A1->Y     | OAI21XL   | 0.101     | 0.085     |           | 0.446     | 0.017     |
| dem_l/n_183                        |           |           | 0.000     | 0.085     |           | 0.446     | 0.017     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.201     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.202     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.305     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.305     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.429     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.429     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 275 MET Hold Check
Beginpoint: dem_r/t3_2_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_2_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.022
+ Phase Shift                        0.000
= Required Time                      0.007
- Arrival Time                       0.436
= Slack Time                         0.429
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.657    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.656    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.554    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.554    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.444    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.444    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_2_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.257     | 0.059     |           | 0.242     | -0.187    |
| dem_r/t3_2_1_I2[0]                 |           |           | 0.000     | 0.059     | 0.002     | 0.242     | -0.187    |
| dem_r/g14374__6877                 | B->Y      | NOR2BX1   | 0.072     | 0.060     |           | 0.314     | -0.115    |
| dem_r/n_91                         |           |           | 0.000     | 0.060     | 0.001     | 0.314     | -0.115    |
| dem_r/g14256__1474                 | A0->Y     | OAI21XL   | 0.122     | 0.081     |           | 0.436     | 0.007     |
| dem_r/n_183                        |           |           | 0.000     | 0.081     |           | 0.436     | 0.007     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.201     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.202     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.304     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.304     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.414     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.414     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 276 MET Hold Check
Beginpoint: dem_l/t1_3_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_3_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.010
+ Phase Shift                        0.000
= Required Time                      0.011
- Arrival Time                       0.442
= Slack Time                         0.431
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.659    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.658    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.555    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.555    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.431    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.431    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_3_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.248     | 0.047     |           | 0.248     | -0.183    |
| dem_l/t1_3_1_I2[0]                 |           |           | 0.000     | 0.047     | 0.001     | 0.248     | -0.183    |
| dem_l/g14319__5019                 | A->Y      | NAND2XL   | 0.053     | 0.040     |           | 0.301     | -0.131    |
| dem_l/n_136                        |           |           | 0.000     | 0.040     |           | 0.301     | -0.131    |
| dem_l/g14237__2900                 | B0->Y     | OAI211X1  | 0.141     | 0.105     |           | 0.442     | 0.011     |
| dem_l/n_217                        |           |           | 0.000     | 0.105     |           | 0.442     | 0.011     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.204     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.205     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.307     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.307     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.432     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.432     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 277 MET Hold Check
Beginpoint: dem_r/t1_4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_4_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.012
+ Phase Shift                        0.000
= Required Time                      0.013
- Arrival Time                       0.446
= Slack Time                         0.433
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.661    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.660    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.557    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.557    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.433    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.433    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_4_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.053     |           | 0.252     | -0.181    |
| dem_r/t1_4_1_I2[0]                 |           |           | 0.000     | 0.053     | 0.002     | 0.252     | -0.181    |
| dem_r/g14368__3772                 | B->Y      | NOR2BX1   | 0.065     | 0.054     |           | 0.317     | -0.116    |
| dem_r/n_97                         |           |           | 0.000     | 0.054     | 0.001     | 0.317     | -0.116    |
| dem_r/g14260__1309                 | A0->Y     | OAI21XL   | 0.129     | 0.099     |           | 0.446     | 0.013     |
| dem_r/n_179                        |           |           | 0.000     | 0.099     | 0.001     | 0.446     | 0.013     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.206     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.207     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.309     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.309     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.434     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.434     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 278 MET Hold Check
Beginpoint: dem_r/t1_8_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_8_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.012
+ Phase Shift                        0.000
= Required Time                      0.017
- Arrival Time                       0.452
= Slack Time                         0.434
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.662    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.661    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.558    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.558    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.430    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.430    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_8_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.047     |           | 0.256     | -0.179    |
| dem_r/t1_8_1_I2[0]                 |           |           | 0.000     | 0.047     | 0.001     | 0.256     | -0.179    |
| dem_r/g14313__1474                 | A->Y      | NAND2XL   | 0.053     | 0.041     |           | 0.309     | -0.126    |
| dem_r/n_142                        |           |           | 0.000     | 0.041     |           | 0.309     | -0.126    |
| dem_r/g14228__7118                 | B0->Y     | OAI211X1  | 0.143     | 0.107     |           | 0.452     | 0.017     |
| dem_r/n_226                        |           |           | 0.000     | 0.107     |           | 0.452     | 0.017     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.207     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.208     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.311     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.311     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.439     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.439     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 279 MET Hold Check
Beginpoint: dem_l/t1_4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_4_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.001
+ Hold                               0.013
+ Phase Shift                        0.000
= Required Time                      0.014
- Arrival Time                       0.452
= Slack Time                         0.437
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.665    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.664    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.561    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.561    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.436    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.436    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_4_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.255     | 0.059     |           | 0.257     | -0.181    |
| dem_l/t1_4_1_I2[0]                 |           |           | 0.000     | 0.059     | 0.002     | 0.257     | -0.181    |
| dem_l/g14368__5266                 | B->Y      | NOR2BX1   | 0.068     | 0.053     |           | 0.325     | -0.113    |
| dem_l/n_97                         |           |           | 0.000     | 0.053     | 0.001     | 0.325     | -0.113    |
| dem_l/g14260__7344                 | A0->Y     | OAI21XL   | 0.127     | 0.097     |           | 0.452     | 0.014     |
| dem_l/n_179                        |           |           | 0.000     | 0.097     | 0.001     | 0.452     | 0.014     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.210     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.211     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.314     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.314     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.438     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.438     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 280 MET Hold Check
Beginpoint: dem_r/t1_7_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_7_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.016
+ Phase Shift                        0.000
= Required Time                      0.020
- Arrival Time                       0.459
= Slack Time                         0.439
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.666    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.665    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.563    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.563    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.434    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.434    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_7_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.254     | 0.052     |           | 0.258     | -0.180    |
| dem_r/t1_7_1_I2[0]                 |           |           | 0.000     | 0.052     | 0.002     | 0.258     | -0.180    |
| dem_r/g14367__4296                 | B->Y      | NOR2BX1   | 0.068     | 0.060     |           | 0.327     | -0.112    |
| dem_r/n_98                         |           |           | 0.000     | 0.060     | 0.001     | 0.327     | -0.112    |
| dem_r/g14241__5019                 | A0->Y     | OAI21XL   | 0.133     | 0.098     |           | 0.459     | 0.020     |
| dem_r/n_213                        |           |           | 0.000     | 0.098     | 0.001     | 0.459     | 0.020     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.211     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.212     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.315     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.315     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.443     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.444     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 281 MET Hold Check
Beginpoint: dem_l/t1_2_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_2_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                               0.010
+ Phase Shift                        0.000
= Required Time                      0.003
- Arrival Time                       0.443
= Slack Time                         0.440
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.667    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.666    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.565    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.565    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.447    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.447    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_2_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.049     |           | 0.244     | -0.195    |
| dem_l/t1_2_1_I2[0]                 |           |           | 0.000     | 0.049     | 0.001     | 0.244     | -0.195    |
| dem_l/g14320__1857                 | A->Y      | NAND2XL   | 0.054     | 0.041     |           | 0.298     | -0.141    |
| dem_l/n_135                        |           |           | 0.000     | 0.041     |           | 0.298     | -0.141    |
| dem_l/g14236__6877                 | B0->Y     | OAI211X1  | 0.144     | 0.110     |           | 0.443     | 0.003     |
| dem_l/n_218                        |           |           | 0.000     | 0.110     |           | 0.443     | 0.003     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.212     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.213     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.315     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.315     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.433     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.433     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 282 MET Hold Check
Beginpoint: dem_r/t2_1_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_1_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.010
+ Phase Shift                        0.000
= Required Time                      0.010
- Arrival Time                       0.450
= Slack Time                         0.440
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.667    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.666    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.564    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.564    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.440    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.440    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_1_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.250     | 0.051     |           | 0.250     | -0.190    |
| dem_r/t2_1_1_I2[0]                 |           |           | 0.000     | 0.051     | 0.002     | 0.250     | -0.190    |
| dem_r/g14402__9682                 | B->Y      | NOR2BX1   | 0.066     | 0.057     |           | 0.316     | -0.124    |
| dem_r/n_64                         |           |           | 0.000     | 0.057     | 0.001     | 0.316     | -0.124    |
| dem_r/g14243__9906                 | A0->Y     | OAI21XL   | 0.134     | 0.104     |           | 0.450     | 0.010     |
| dem_r/n_211                        |           |           | 0.000     | 0.104     | 0.001     | 0.450     | 0.010     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.212     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.213     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.316     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.316     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.440     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.440     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 283 MET Hold Check
Beginpoint: dem_r/t1_3_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_3_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.008
+ Phase Shift                        0.000
= Required Time                      0.009
- Arrival Time                       0.449
= Slack Time                         0.440
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.668    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.667    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.564    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.564    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.439    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.439    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_3_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.249     | 0.049     |           | 0.250     | -0.190    |
| dem_r/t1_3_1_I2[0]                 |           |           | 0.000     | 0.049     | 0.001     | 0.250     | -0.190    |
| dem_r/g14319__2900                 | A->Y      | NAND2XL   | 0.054     | 0.041     |           | 0.305     | -0.136    |
| dem_r/n_136                        |           |           | 0.000     | 0.041     |           | 0.305     | -0.136    |
| dem_r/g14237__2703                 | B0->Y     | OAI211X1  | 0.145     | 0.111     |           | 0.449     | 0.009     |
| dem_r/n_217                        |           |           | 0.000     | 0.111     |           | 0.449     | 0.009     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.213     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.214     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.316     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.316     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.441     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.441     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 284 MET Hold Check
Beginpoint: dem_r/t2_1_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_1_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.007
+ Phase Shift                        0.000
= Required Time                      0.007
- Arrival Time                       0.450
= Slack Time                         0.443
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.671    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.670    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.568    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.568    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.444    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.443    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_1_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.250     | 0.051     |           | 0.250     | -0.194    |
| dem_r/t2_1_1_I2[0]                 |           |           | 0.000     | 0.051     | 0.002     | 0.250     | -0.194    |
| dem_r/g14314__4547                 | A->Y      | NAND2XL   | 0.055     | 0.041     |           | 0.305     | -0.138    |
| dem_r/n_141                        |           |           | 0.000     | 0.041     |           | 0.305     | -0.138    |
| dem_r/g14230__1786                 | B0->Y     | OAI211X1  | 0.145     | 0.112     |           | 0.450     | 0.007     |
| dem_r/n_224                        |           |           | 0.000     | 0.112     |           | 0.450     | 0.007     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.216     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.217     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.319     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.319     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.443     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.443     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 285 MET Hold Check
Beginpoint: dem_l/t1_7_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_7_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.009
+ Phase Shift                        0.000
= Required Time                      0.010
- Arrival Time                       0.454
= Slack Time                         0.444
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.672    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.671    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.568    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.568    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.443    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.443    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_7_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.253     | 0.056     |           | 0.254     | -0.190    |
| dem_l/t1_7_1_I2[0]                 |           |           | 0.000     | 0.056     | 0.002     | 0.254     | -0.190    |
| dem_l/g14367__7114                 | B->Y      | NOR2BX1   | 0.067     | 0.053     |           | 0.320     | -0.124    |
| dem_l/n_98                         |           |           | 0.000     | 0.053     | 0.001     | 0.320     | -0.124    |
| dem_l/g14241__8757                 | A0->Y     | OAI21XL   | 0.134     | 0.108     |           | 0.454     | 0.010     |
| dem_l/n_213                        |           |           | 0.000     | 0.108     | 0.001     | 0.454     | 0.010     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.217     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.218     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.320     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.320     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.445     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.445     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 286 MET Hold Check
Beginpoint: dem_l/t2_3_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_3_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.009
+ Phase Shift                        0.000
= Required Time                      0.010
- Arrival Time                       0.455
= Slack Time                         0.445
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.672    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.671    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.569    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.569    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.444    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.444    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_3_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.252     | 0.054     |           | 0.253     | -0.192    |
| dem_l/t2_3_1_I2[0]                 |           |           | 0.000     | 0.054     | 0.002     | 0.253     | -0.192    |
| dem_l/g14317__7344                 | A->Y      | NAND2XL   | 0.058     | 0.043     |           | 0.311     | -0.134    |
| dem_l/n_138                        |           |           | 0.000     | 0.043     | 0.001     | 0.311     | -0.134    |
| dem_l/g14232__4547                 | B0->Y     | OAI211X1  | 0.144     | 0.107     |           | 0.455     | 0.010     |
| dem_l/n_222                        |           |           | 0.000     | 0.107     |           | 0.455     | 0.010     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.217     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.218     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.321     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.321     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.446     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.446     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 287 MET Hold Check
Beginpoint: dem_r/t3_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_1_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.071
+ Phase Shift                        0.000
= Required Time                     -0.071
- Arrival Time                       0.375
= Slack Time                         0.446
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.673    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.672    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.570    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.570    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.446    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.445    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.262     | 0.072     |           | 0.263     | -0.183    |
| dem_r/t3_1_1_I1[1]                 |           |           | 0.000     | 0.072     | 0.002     | 0.263     | -0.183    |
| dem_r/g14234__5266                 | A0->Y     | OAI211X1  | 0.112     | 0.054     |           | 0.375     | -0.071    |
| dem_r/n_220                        |           |           | 0.000     | 0.054     | 0.001     | 0.375     | -0.071    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.218     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.219     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.322     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.322     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.446     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.446     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 288 MET Hold Check
Beginpoint: dem_l/t1_8_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_8_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.010
+ Phase Shift                        0.000
= Required Time                      0.012
- Arrival Time                       0.461
= Slack Time                         0.450
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.677    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.676    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.573    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.573    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.448    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.448    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_8_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.253     | 0.055     |           | 0.255     | -0.194    |
| dem_l/t1_8_1_I2[0]                 |           |           | 0.000     | 0.055     | 0.002     | 0.255     | -0.194    |
| dem_l/g14313__2250                 | A->Y      | NAND2XL   | 0.060     | 0.046     |           | 0.316     | -0.134    |
| dem_l/n_142                        |           |           | 0.000     | 0.046     | 0.001     | 0.316     | -0.134    |
| dem_l/g14228__8780                 | B0->Y     | OAI211X1  | 0.146     | 0.108     |           | 0.461     | 0.012     |
| dem_l/n_226                        |           |           | 0.000     | 0.108     |           | 0.461     | 0.012     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.222     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.223     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.326     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.326     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.451     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.451     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 289 MET Hold Check
Beginpoint: dem_l/t2_1_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_1_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.012
+ Phase Shift                        0.000
= Required Time                      0.015
- Arrival Time                       0.465
= Slack Time                         0.450
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.677    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.676    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.574    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.574    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.448    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.447    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_1_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.257     | 0.059     |           | 0.259     | -0.191    |
| dem_l/t2_1_1_I2[0]                 |           |           | 0.000     | 0.059     | 0.002     | 0.259     | -0.191    |
| dem_l/g14402__2703                 | B->Y      | NOR2BX1   | 0.071     | 0.058     |           | 0.330     | -0.119    |
| dem_l/n_64                         |           |           | 0.000     | 0.058     | 0.001     | 0.330     | -0.119    |
| dem_l/g14243__5953                 | A0->Y     | OAI21XL   | 0.134     | 0.103     |           | 0.465     | 0.015     |
| dem_l/n_211                        |           |           | 0.000     | 0.103     | 0.001     | 0.465     | 0.015     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.222     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.223     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.325     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.325     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.452     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.452     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 290 MET Hold Check
Beginpoint: dem_l/t3_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_1_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.071
+ Phase Shift                        0.000
= Required Time                     -0.070
- Arrival Time                       0.380
= Slack Time                         0.450
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.678    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.677    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.575    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.575    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.450    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.450    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.266     | 0.080     |           | 0.267     | -0.183    |
| dem_l/t3_1_1_I1[1]                 |           |           | 0.000     | 0.080     | 0.003     | 0.267     | -0.183    |
| dem_l/g14234__2683                 | A0->Y     | OAI211X1  | 0.113     | 0.052     |           | 0.380     | -0.070    |
| dem_l/n_220                        |           |           | 0.000     | 0.052     | 0.001     | 0.380     | -0.070    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.223     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.224     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.326     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.326     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.451     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.451     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 291 MET Hold Check
Beginpoint: dem_l/t2_2_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_2_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.006
+ Phase Shift                        0.000
= Required Time                      0.008
- Arrival Time                       0.459
= Slack Time                         0.451
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.678    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.677    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.575    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.575    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.449    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.449    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_2_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.051     |           | 0.253     | -0.198    |
| dem_l/t2_2_1_I2[0]                 |           |           | 0.000     | 0.051     | 0.002     | 0.253     | -0.198    |
| dem_l/g14315__2703                 | A->Y      | NAND2XL   | 0.056     | 0.043     |           | 0.309     | -0.141    |
| dem_l/n_140                        |           |           | 0.000     | 0.043     | 0.001     | 0.309     | -0.141    |
| dem_l/g14231__1474                 | B0->Y     | OAI211X1  | 0.149     | 0.117     |           | 0.459     | 0.008     |
| dem_l/n_223                        |           |           | 0.000     | 0.117     | 0.001     | 0.459     | 0.008     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.223     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.224     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.327     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.327     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.452     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.453     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 292 MET Hold Check
Beginpoint: dem_l/t3_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_2_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time            -0.000
+ Hold                              -0.070
+ Phase Shift                        0.000
= Required Time                     -0.071
- Arrival Time                       0.381
= Slack Time                         0.451
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.679    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.678    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.575    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.575    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.451    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.450    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.267     | 0.082     |           | 0.268     | -0.183    |
| dem_l/t3_2_1_I1[1]                 |           |           | 0.000     | 0.082     | 0.003     | 0.268     | -0.183    |
| dem_l/g14224__1840                 | A0->Y     | OAI211X1  | 0.113     | 0.051     |           | 0.381     | -0.071    |
| dem_l/n_230                        |           |           | 0.000     | 0.051     | 0.001     | 0.381     | -0.071    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.224     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.225     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.327     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.327     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.451     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.451     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 293 MET Hold Check
Beginpoint: dem_l/t2_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_1_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.001000
  Other End Arrival Time             0.002
+ Hold                              -0.069
+ Phase Shift                        0.000
= Required Time                     -0.067
- Arrival Time                       0.386
= Slack Time                         0.452
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.680    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.679    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.577    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.577    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.452    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.452    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.269     | 0.084     |           | 0.269     | -0.183    |
| dem_l/t2_1_1_I1[1]                 |           |           | 0.000     | 0.084     | 0.003     | 0.269     | -0.183    |
| dem_l/g14230__3772                 | A0->Y     | OAI211X1  | 0.116     | 0.051     |           | 0.386     | -0.067    |
| dem_l/n_224                        |           |           | 0.000     | 0.051     | 0.001     | 0.386     | -0.067    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.225     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.226     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.328     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.328     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.454     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.455     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 294 MET Hold Check
Beginpoint: dem_r/t1_4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_4_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.006
+ Phase Shift                        0.000
= Required Time                      0.007
- Arrival Time                       0.460
= Slack Time                         0.453
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.680    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.679    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.577    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.577    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.452    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.452    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_4_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.053     |           | 0.252     | -0.201    |
| dem_r/t1_4_1_I2[0]                 |           |           | 0.000     | 0.053     | 0.002     | 0.252     | -0.201    |
| dem_r/g14324__1786                 | A->Y      | NAND2XL   | 0.059     | 0.046     |           | 0.311     | -0.142    |
| dem_r/n_131                        |           |           | 0.000     | 0.046     | 0.001     | 0.311     | -0.142    |
| dem_r/g14238__5795                 | B0->Y     | OAI211X1  | 0.149     | 0.114     |           | 0.460     | 0.007     |
| dem_r/n_216                        |           |           | 0.000     | 0.114     |           | 0.460     | 0.007     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.225     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.226     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.329     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.329     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.453     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.454     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 295 MET Hold Check
Beginpoint: dem_r/t1_1_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_1_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.007
+ Phase Shift                        0.000
= Required Time                      0.007
- Arrival Time                       0.459
= Slack Time                         0.453
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.680    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.679    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.577    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.577    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.453    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.453    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_1_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.253     | 0.057     |           | 0.253     | -0.200    |
| dem_r/t1_1_1_I2[0]                 |           |           | 0.000     | 0.057     | 0.002     | 0.253     | -0.200    |
| dem_r/g14403__2683                 | B->Y      | NOR2BX1   | 0.069     | 0.056     |           | 0.322     | -0.131    |
| dem_r/n_63                         |           |           | 0.000     | 0.056     | 0.001     | 0.322     | -0.131    |
| dem_r/g14257__4547                 | A0->Y     | OAI21XL   | 0.138     | 0.113     |           | 0.459     | 0.007     |
| dem_r/n_182                        |           |           | 0.000     | 0.113     | 0.001     | 0.459     | 0.007     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.225     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.226     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.329     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.329     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.453     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.453     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 296 MET Hold Check
Beginpoint: dem_r/t2_3_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_3_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.008000
  Other End Arrival Time             0.001
+ Hold                              -0.071
+ Phase Shift                        0.000
= Required Time                     -0.070
- Arrival Time                       0.384
= Slack Time                         0.454
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.681    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.680    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.579    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.579    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.461    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.461    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_3_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.273     | 0.089     |           | 0.266     | -0.188    |
| dem_r/t2_3_1_I1[1]                 |           |           | 0.000     | 0.089     | 0.003     | 0.266     | -0.188    |
| dem_r/g14232__5703                 | A0->Y     | OAI211X1  | 0.118     | 0.052     |           | 0.384     | -0.070    |
| dem_r/n_222                        |           |           | 0.000     | 0.052     | 0.001     | 0.384     | -0.070    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.226     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.227     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.330     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.330     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.454     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.454     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 297 MET Hold Check
Beginpoint: dem_r/t2_2_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_2_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.006
+ Phase Shift                        0.000
= Required Time                      0.007
- Arrival Time                       0.461
= Slack Time                         0.455
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.682    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.681    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.579    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.579    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.454    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.454    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_2_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.253     | 0.056     |           | 0.254     | -0.201    |
| dem_r/t2_2_1_I2[0]                 |           |           | 0.000     | 0.056     | 0.002     | 0.254     | -0.201    |
| dem_r/g14315__9682                 | A->Y      | NAND2XL   | 0.059     | 0.043     |           | 0.313     | -0.142    |
| dem_r/n_140                        |           |           | 0.000     | 0.043     |           | 0.313     | -0.142    |
| dem_r/g14231__5953                 | B0->Y     | OAI211X1  | 0.148     | 0.115     |           | 0.461     | 0.007     |
| dem_r/n_223                        |           |           | 0.000     | 0.115     | 0.001     | 0.461     | 0.007     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.227     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.228     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.330     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.330     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.455     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.455     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 298 MET Hold Check
Beginpoint: dem_r/t1_7_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_7_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.006
+ Phase Shift                        0.000
= Required Time                      0.011
- Arrival Time                       0.466
= Slack Time                         0.456
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.683    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.682    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.580    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.580    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.452    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.451    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_7_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.254     | 0.052     |           | 0.258     | -0.197    |
| dem_r/t1_7_1_I2[0]                 |           |           | 0.000     | 0.052     | 0.002     | 0.258     | -0.197    |
| dem_r/g14311__4296                 | A->Y      | NAND2XL   | 0.056     | 0.041     |           | 0.314     | -0.142    |
| dem_r/n_144                        |           |           | 0.000     | 0.041     |           | 0.314     | -0.142    |
| dem_r/g14227__7675                 | B0->Y     | OAI211X1  | 0.153     | 0.124     |           | 0.466     | 0.011     |
| dem_r/n_227                        |           |           | 0.000     | 0.124     | 0.001     | 0.466     | 0.011     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.228     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.229     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.332     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.332     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.460     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.461     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 299 MET Hold Check
Beginpoint: dem_l/t1_7_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_7_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.006
+ Phase Shift                        0.000
= Required Time                      0.007
- Arrival Time                       0.463
= Slack Time                         0.456
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.684    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.683    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.580    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.580    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.455    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.455    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_7_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.253     | 0.056     |           | 0.254     | -0.202    |
| dem_l/t1_7_1_I2[0]                 |           |           | 0.000     | 0.056     | 0.002     | 0.254     | -0.202    |
| dem_l/g14311__7114                 | A->Y      | NAND2XL   | 0.060     | 0.045     |           | 0.314     | -0.143    |
| dem_l/n_144                        |           |           | 0.000     | 0.045     | 0.001     | 0.314     | -0.143    |
| dem_l/g14227__9906                 | B0->Y     | OAI211X1  | 0.150     | 0.115     |           | 0.463     | 0.007     |
| dem_l/n_227                        |           |           | 0.000     | 0.115     | 0.001     | 0.463     | 0.007     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.229     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.230     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.333     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.333     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.457     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.457     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 300 MET Hold Check
Beginpoint: dem_l/t2_4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_4_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.006
+ Phase Shift                        0.000
= Required Time                      0.007
- Arrival Time                       0.464
= Slack Time                         0.457
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.685    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.684    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.581    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.581    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.456    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.456    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_4_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.251     | 0.052     |           | 0.252     | -0.205    |
| dem_l/t2_4_1_I2[0]                 |           |           | 0.000     | 0.052     | 0.002     | 0.252     | -0.205    |
| dem_l/g14316__5795                 | A->Y      | NAND2XL   | 0.060     | 0.048     |           | 0.312     | -0.145    |
| dem_l/n_139                        |           |           | 0.000     | 0.048     | 0.001     | 0.312     | -0.145    |
| dem_l/g14233__9682                 | B0->Y     | OAI211X1  | 0.152     | 0.116     |           | 0.464     | 0.007     |
| dem_l/n_221                        |           |           | 0.000     | 0.116     | 0.001     | 0.464     | 0.007     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.230     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.231     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.333     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.333     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.458     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.458     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 301 MET Hold Check
Beginpoint: dem_r/t1_5_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_5_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.003
+ Phase Shift                        0.000
= Required Time                      0.004
- Arrival Time                       0.461
= Slack Time                         0.458
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.685    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.684    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.582    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.582    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.457    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.457    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_5_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.252     | 0.054     |           | 0.253     | -0.205    |
| dem_r/t1_5_1_I2[0]                 |           |           | 0.000     | 0.054     | 0.002     | 0.253     | -0.205    |
| dem_r/g14322__7118                 | A->Y      | NAND2XL   | 0.057     | 0.041     |           | 0.310     | -0.148    |
| dem_r/n_133                        |           |           | 0.000     | 0.041     |           | 0.310     | -0.148    |
| dem_r/g14225__2900                 | B0->Y     | OAI211X1  | 0.152     | 0.123     |           | 0.461     | 0.004     |
| dem_r/n_229                        |           |           | 0.000     | 0.123     | 0.001     | 0.461     | 0.004     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.230     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.231     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.334     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.334     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.458     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.458     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 302 MET Hold Check
Beginpoint: dem_l/t1_4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_4_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.070
+ Phase Shift                        0.000
= Required Time                     -0.068
- Arrival Time                       0.390
= Slack Time                         0.459
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.686    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.685    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.583    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.583    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.457    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.457    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_4_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.270     | 0.086     |           | 0.272     | -0.187    |
| dem_l/t1_4_1_I1[1]                 |           |           | 0.000     | 0.086     | 0.003     | 0.272     | -0.187    |
| dem_l/g14238__2391                 | A0->Y     | OAI211X1  | 0.119     | 0.052     |           | 0.390     | -0.068    |
| dem_l/n_216                        |           |           | 0.000     | 0.052     | 0.001     | 0.390     | -0.068    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.231     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.232     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.335     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.335     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.460     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.461     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 303 MET Hold Check
Beginpoint: dem_r/t1_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_1_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time            -0.000
+ Hold                              -0.071
+ Phase Shift                        0.000
= Required Time                     -0.071
- Arrival Time                       0.389
= Slack Time                         0.460
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.688    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.687    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.584    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.584    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.459    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.459    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.269     | 0.084     |           | 0.270     | -0.191    |
| dem_r/t1_1_1_I1[1]                 |           |           | 0.000     | 0.084     | 0.003     | 0.270     | -0.191    |
| dem_r/g14229__8757                 | A0->Y     | OAI211X1  | 0.119     | 0.053     |           | 0.389     | -0.071    |
| dem_r/n_225                        |           |           | 0.000     | 0.053     | 0.001     | 0.389     | -0.071    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.233     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.234     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.336     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.336     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.460     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.460     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 304 MET Hold Check
Beginpoint: dsm/I5_chan2_out_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dem_inL_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                              -0.069
+ Phase Shift                        0.000
= Required Time                     -0.066
- Arrival Time                       0.394
= Slack Time                         0.460
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.688    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.687    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.585    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.585    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.458    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.458    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I5_chan2_out_reg[4]            | CK->Q     | DFFRHQX1  | 0.258     | 0.061     |           | 0.261     | -0.200    |
| dsm_reg[4]                         |           |           | 0.000     | 0.061     | 0.002     | 0.261     | -0.200    |
| g547                               | S0->Y     | MXI2XL    | 0.134     | 0.141     |           | 0.394     | -0.066    |
| n_3                                |           |           | 0.000     | 0.141     | 0.001     | 0.394     | -0.066    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.233     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.234     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.336     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.336     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.463     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.463     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 305 MET Hold Check
Beginpoint: dem_r/t4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.138
+ Phase Shift                        0.000
= Required Time                     -0.137
- Arrival Time                       0.324
= Slack Time                         0.461
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.689    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.688    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.586    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.586    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.461    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.461    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t4_1_I2_reg[0]               | CK->Q     | SDFFRHQX1 | 0.261     | 0.069     |           | 0.261     | -0.200    |
| dem_r/t4_1_I2[0]                   |           |           | 0.000     | 0.069     | 0.002     | 0.261     | -0.200    |
| dem_r/g14281__9906                 | B0->Y     | OAI211X1  | 0.063     | 0.045     |           | 0.324     | -0.137    |
| dem_r/n_160                        |           |           | 0.000     | 0.045     | 0.001     | 0.324     | -0.137    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.234     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.235     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.337     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.337     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.462     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.462     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 306 MET Hold Check
Beginpoint: dem_r/t3_2_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_2_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.007
+ Phase Shift                        0.000
= Required Time                     -0.008
- Arrival Time                       0.454
= Slack Time                         0.462
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.690    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.689    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.587    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.587    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.477    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.477    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_2_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.257     | 0.059     |           | 0.242     | -0.220    |
| dem_r/t3_2_1_I2[0]                 |           |           | 0.000     | 0.059     | 0.002     | 0.242     | -0.220    |
| dem_r/g14321__7675                 | A->Y      | NAND2XL   | 0.062     | 0.041     |           | 0.305     | -0.157    |
| dem_r/n_134                        |           |           | 0.000     | 0.041     | 0.001     | 0.305     | -0.157    |
| dem_r/g14224__6877                 | B0->Y     | OAI211X1  | 0.150     | 0.119     |           | 0.454     | -0.008    |
| dem_r/n_230                        |           |           | 0.000     | 0.119     | 0.001     | 0.454     | -0.008    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.234     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.235     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.337     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.337     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.447     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.447     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 307 MET Hold Check
Beginpoint: dem_r/t1_6_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_6_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                               0.004
+ Phase Shift                        0.000
= Required Time                     -0.003
- Arrival Time                       0.459
= Slack Time                         0.462
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.690    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.689    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.587    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.587    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.469    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.469    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_6_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.255     | 0.056     |           | 0.248     | -0.214    |
| dem_r/t1_6_1_I2[0]                 |           |           | 0.000     | 0.056     | 0.002     | 0.248     | -0.214    |
| dem_r/g14312__3772                 | A->Y      | NAND2XL   | 0.058     | 0.041     |           | 0.306     | -0.156    |
| dem_r/n_143                        |           |           | 0.000     | 0.041     |           | 0.306     | -0.156    |
| dem_r/g14226__2391                 | B0->Y     | OAI211X1  | 0.153     | 0.125     |           | 0.459     | -0.003    |
| dem_r/n_228                        |           |           | 0.000     | 0.125     | 0.001     | 0.459     | -0.003    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.234     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.235     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.337     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.337     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.455     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.455     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 308 MET Hold Check
Beginpoint: dem_l/t1_5_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_5_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.001
+ Phase Shift                        0.000
= Required Time                      0.001
- Arrival Time                       0.464
= Slack Time                         0.463
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.691    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.690    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.587    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.587    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.462    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.462    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_5_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.249     | 0.047     |           | 0.250     | -0.213    |
| dem_l/t1_5_1_I2[0]                 |           |           | 0.000     | 0.047     | 0.001     | 0.250     | -0.213    |
| dem_l/g14322__8780                 | A->Y      | NAND2XL   | 0.054     | 0.042     |           | 0.304     | -0.159    |
| dem_l/n_133                        |           |           | 0.000     | 0.042     | 0.001     | 0.304     | -0.159    |
| dem_l/g14225__5019                 | B0->Y     | OAI211X1  | 0.160     | 0.135     |           | 0.464     | 0.001     |
| dem_l/n_229                        |           |           | 0.000     | 0.135     | 0.001     | 0.464     | 0.001     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.236     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.237     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.339     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.339     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.465     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.465     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 309 MET Hold Check
Beginpoint: dem_r/t1_5_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_5_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.001
+ Phase Shift                        0.000
= Required Time                      0.002
- Arrival Time                       0.466
= Slack Time                         0.464
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.691    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.690    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.587    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.587    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.463    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.463    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_5_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.252     | 0.054     |           | 0.253     | -0.211    |
| dem_r/t1_5_1_I2[0]                 |           |           | 0.000     | 0.054     | 0.002     | 0.253     | -0.211    |
| dem_r/g14366__8780                 | B->Y      | NOR2BX1   | 0.067     | 0.056     |           | 0.320     | -0.144    |
| dem_r/n_99                         |           |           | 0.000     | 0.056     | 0.001     | 0.320     | -0.144    |
| dem_r/g14239__7344                 | A0->Y     | OAI21XL   | 0.146     | 0.127     |           | 0.466     | 0.002     |
| dem_r/n_215                        |           |           | 0.000     | 0.127     | 0.001     | 0.466     | 0.002     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.236     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.237     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.340     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.340     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.464     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.464     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 310 MET Hold Check
Beginpoint: dem_r/t2_4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_4_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.005
+ Phase Shift                        0.000
= Required Time                     -0.010
- Arrival Time                       0.455
= Slack Time                         0.465
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.692    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.691    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.589    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.589    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.480    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.480    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_4_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.257     | 0.058     |           | 0.242     | -0.223    |
| dem_r/t2_4_1_I2[0]                 |           |           | 0.000     | 0.058     | 0.002     | 0.242     | -0.223    |
| dem_r/g14316__2683                 | A->Y      | NAND2XL   | 0.060     | 0.043     |           | 0.302     | -0.163    |
| dem_r/n_139                        |           |           | 0.000     | 0.043     |           | 0.302     | -0.163    |
| dem_r/g14233__7114                 | B0->Y     | OAI211X1  | 0.154     | 0.124     |           | 0.455     | -0.010    |
| dem_r/n_221                        |           |           | 0.000     | 0.124     | 0.001     | 0.455     | -0.010    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.237     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.238     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.340     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.340     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.450     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.450     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 311 MET Hold Check
Beginpoint: dem_l/t1_1_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_1_1_I2_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.007
+ Phase Shift                        0.000
= Required Time                     -0.008
- Arrival Time                       0.461
= Slack Time                         0.468
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.696    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.695    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.593    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.593    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.483    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.483    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_1_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.258     | 0.061     |           | 0.243     | -0.225    |
| dem_l/t1_1_1_I2[0]                 |           |           | 0.000     | 0.061     | 0.002     | 0.243     | -0.225    |
| dem_l/g14403__5795                 | B->Y      | NOR2BX1   | 0.073     | 0.060     |           | 0.316     | -0.152    |
| dem_l/n_63                         |           |           | 0.000     | 0.060     | 0.001     | 0.316     | -0.152    |
| dem_l/g14257__6083                 | A0->Y     | OAI21XL   | 0.144     | 0.119     |           | 0.461     | -0.008    |
| dem_l/n_182                        |           |           | 0.000     | 0.119     | 0.001     | 0.461     | -0.008    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.241     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.242     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.344     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.344     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.453     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.453     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 312 MET Hold Check
Beginpoint: dem_l/t1_6_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_6_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.001
+ Hold                              -0.072
+ Phase Shift                        0.000
= Required Time                     -0.071
- Arrival Time                       0.402
= Slack Time                         0.472
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.700    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.699    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.596    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.596    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.471    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.470    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_6_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.275     | 0.094     |           | 0.277     | -0.196    |
| dem_l/t1_6_1_I1[1]                 |           |           | 0.000     | 0.094     | 0.003     | 0.277     | -0.196    |
| dem_l/g14226__1857                 | A0->Y     | OAI211X1  | 0.125     | 0.055     |           | 0.402     | -0.071    |
| dem_l/n_228                        |           |           | 0.000     | 0.055     | 0.001     | 0.402     | -0.071    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.245     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.246     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.349     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.349     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.473     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.473     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 313 MET Hold Check
Beginpoint: dem_r/t1_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_2_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.073
+ Phase Shift                        0.000
= Required Time                     -0.072
- Arrival Time                       0.400
= Slack Time                         0.473
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.700    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.699    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.597    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.597    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.472    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.472    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.274     | 0.094     |           | 0.275     | -0.198    |
| dem_r/t1_2_1_I1[1]                 |           |           | 0.000     | 0.094     | 0.003     | 0.275     | -0.198    |
| dem_r/g14236__6083                 | A0->Y     | OAI211X1  | 0.125     | 0.058     |           | 0.400     | -0.072    |
| dem_r/n_218                        |           |           | 0.000     | 0.058     | 0.001     | 0.400     | -0.072    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.245     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.246     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.349     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.349     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.474     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.474     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 314 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[10]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.063
+ Phase Shift                        0.000
= Required Time                     -0.061
- Arrival Time                       0.412
= Slack Time                         0.473
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.701    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.700    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.597    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.597    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.472    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.471    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[10]          | CK->Q     | DFFSHQX1  | 0.230     | 0.067     |           | 0.232     | -0.241    |
| dem_out_l[10]                      |           |           | 0.000     | 0.067     | 0.003     | 0.232     | -0.241    |
| dem_l/g14389__6877                 | A->Y      | NAND2XL   | 0.107     | 0.087     |           | 0.339     | -0.134    |
| dem_l/n_42                         |           |           | 0.000     | 0.087     |           | 0.339     | -0.134    |
| dem_l/g14048__3772                 | B0->Y     | OAI211X1  | 0.073     | 0.037     |           | 0.412     | -0.061    |
| dem_l/n_347                        |           |           | 0.000     | 0.037     |           | 0.412     | -0.061    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.246     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.247     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.349     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.349     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.475     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.475     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 315 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[15]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.064
+ Phase Shift                        0.000
= Required Time                     -0.062
- Arrival Time                       0.411
= Slack Time                         0.474
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.701    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.700    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.598    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.598    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.473    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.473    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[15]          | CK->Q     | DFFSHQX1  | 0.234     | 0.074     |           | 0.235     | -0.239    |
| dem_out_l[15]                      |           |           | 0.000     | 0.074     | 0.003     | 0.235     | -0.239    |
| dem_l/g14364__1786                 | A->Y      | NAND2XL   | 0.107     | 0.081     |           | 0.342     | -0.132    |
| dem_l/n_70                         |           |           | 0.000     | 0.081     |           | 0.342     | -0.132    |
| dem_l/g14053__1309                 | B0->Y     | OAI211X1  | 0.069     | 0.038     |           | 0.411     | -0.062    |
| dem_l/n_342                        |           |           | 0.000     | 0.038     |           | 0.411     | -0.062    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.246     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.247     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.350     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.350     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.475     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.475     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 316 MET Hold Check
Beginpoint: dem_l/t1_1_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_1_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.003
+ Phase Shift                        0.000
= Required Time                     -0.011
- Arrival Time                       0.465
= Slack Time                         0.477
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.704    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.703    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.601    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.601    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.492    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.492    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_1_1_I2_reg[0]             | CK->Q     | DFFRHQX1  | 0.258     | 0.061     |           | 0.243     | -0.233    |
| dem_l/t1_1_1_I2[0]                 |           |           | 0.000     | 0.061     | 0.002     | 0.243     | -0.233    |
| dem_l/g14318__1840                 | A->Y      | NAND2XL   | 0.063     | 0.046     |           | 0.307     | -0.170    |
| dem_l/n_137                        |           |           | 0.000     | 0.046     | 0.001     | 0.307     | -0.170    |
| dem_l/g14229__4296                 | B0->Y     | OAI211X1  | 0.158     | 0.129     |           | 0.465     | -0.011    |
| dem_l/n_225                        |           |           | 0.000     | 0.129     | 0.001     | 0.465     | -0.011    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.249     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.250     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.352     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.352     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.461     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.462     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 317 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[8]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.069
+ Phase Shift                        0.000
= Required Time                     -0.068
- Arrival Time                       0.409
= Slack Time                         0.477
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.705    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.704    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.601    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.601    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.476    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.476    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[8]           | CK->Q     | DFFSHQX1  | 0.229     | 0.067     |           | 0.230     | -0.247    |
| dem_out_r[8]                       |           |           | 0.000     | 0.067     | 0.003     | 0.230     | -0.247    |
| dem_r/g14359__2703                 | A->Y      | NAND2XL   | 0.106     | 0.087     |           | 0.336     | -0.141    |
| dem_r/n_75                         |           |           | 0.000     | 0.087     |           | 0.336     | -0.141    |
| dem_r/g14071__2703                 | B0->Y     | OAI211X1  | 0.073     | 0.048     |           | 0.409     | -0.068    |
| dem_r/n_340                        |           |           | 0.000     | 0.048     |           | 0.409     | -0.068    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.249     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.250     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.353     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.353     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.478     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.478     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 318 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[14]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.065
+ Phase Shift                        0.000
= Required Time                     -0.064
- Arrival Time                       0.415
= Slack Time                         0.478
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.706    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.705    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.602    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.602    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.477    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.477    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[14]          | CK->Q     | DFFSHQX1  | 0.231     | 0.070     |           | 0.232     | -0.246    |
| dem_out_l[14]                      |           |           | 0.000     | 0.070     | 0.003     | 0.232     | -0.246    |
| dem_l/g14396__5953                 | A->Y      | NAND2XL   | 0.108     | 0.087     |           | 0.340     | -0.138    |
| dem_l/n_35                         |           |           | 0.000     | 0.087     |           | 0.340     | -0.138    |
| dem_l/g14052__2683                 | B0->Y     | OAI211X1  | 0.074     | 0.040     |           | 0.415     | -0.064    |
| dem_l/n_343                        |           |           | 0.000     | 0.040     | 0.001     | 0.415     | -0.064    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.251     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.252     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.354     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.354     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.479     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.479     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 319 MET Hold Check
Beginpoint: dem_l/t4_1_I2_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I2_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.139
+ Phase Shift                        0.000
= Required Time                     -0.138
- Arrival Time                       0.341
= Slack Time                         0.479
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.707    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.706    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.603    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.603    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.478    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.478    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t4_1_I2_reg[0]               | CK->Q     | SDFFRHQX1 | 0.268     | 0.083     |           | 0.269     | -0.210    |
| dem_l/t4_1_I2[0]                   |           |           | 0.000     | 0.083     | 0.003     | 0.269     | -0.210    |
| dem_l/g14281__5953                 | B0->Y     | OAI211X1  | 0.072     | 0.047     |           | 0.341     | -0.138    |
| dem_l/n_160                        |           |           | 0.000     | 0.047     | 0.001     | 0.341     | -0.138    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.251     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.252     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.355     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.355     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.480     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.480     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 320 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[9]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.067
+ Phase Shift                        0.000
= Required Time                     -0.062
- Arrival Time                       0.417
= Slack Time                         0.479
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.707    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.706    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.603    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.603    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.475    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.474    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[9]           | CK->Q     | DFFSHQX1  | 0.234     | 0.069     |           | 0.239     | -0.240    |
| dem_out_r[9]                       |           |           | 0.000     | 0.069     | 0.003     | 0.239     | -0.240    |
| dem_r/g14362__1840                 | A->Y      | NAND2XL   | 0.107     | 0.085     |           | 0.346     | -0.133    |
| dem_r/n_72                         |           |           | 0.000     | 0.085     |           | 0.346     | -0.133    |
| dem_r/g14070__6083                 | B0->Y     | OAI211X1  | 0.071     | 0.047     |           | 0.417     | -0.062    |
| dem_r/n_341                        |           |           | 0.000     | 0.047     |           | 0.417     | -0.062    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.252     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.253     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.355     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.355     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.484     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.484     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 321 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[7]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.007
+ Phase Shift                        0.000
= Required Time                      0.007
- Arrival Time                       0.487
= Slack Time                         0.480
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.708    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.707    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.604    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.604    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.479    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.479    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[7]           | CK->Q     | DFFRHQX1  | 0.265     | 0.079     |           | 0.266     | -0.214    |
| dem_out_r[7]                       |           |           | 0.000     | 0.079     | 0.003     | 0.266     | -0.214    |
| dem_r/g14361__7344                 | A->Y      | NAND2XL   | 0.073     | 0.046     |           | 0.339     | -0.141    |
| dem_r/n_73                         |           |           | 0.000     | 0.046     |           | 0.339     | -0.141    |
| dem_r/g14051__7114                 | B0->Y     | OAI211X1  | 0.148     | 0.113     |           | 0.487     | 0.007     |
| dem_r/n_344                        |           |           | 0.000     | 0.113     |           | 0.487     | 0.007     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.252     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.253     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.356     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.356     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.481     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.481     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 322 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[12]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.070
+ Phase Shift                        0.000
= Required Time                     -0.069
- Arrival Time                       0.412
= Slack Time                         0.481
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.709    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.708    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.605    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.605    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.480    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.480    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[12]          | CK->Q     | DFFSHQX1  | 0.229     | 0.066     |           | 0.230     | -0.251    |
| dem_out_l[12]                      |           |           | 0.000     | 0.066     | 0.003     | 0.230     | -0.251    |
| dem_l/g14356__2683                 | A->Y      | NAND2XL   | 0.107     | 0.088     |           | 0.337     | -0.144    |
| dem_l/n_78                         |           |           | 0.000     | 0.088     |           | 0.337     | -0.144    |
| dem_l/g14074__7118                 | B0->Y     | OAI211X1  | 0.075     | 0.052     |           | 0.412     | -0.069    |
| dem_l/n_337                        |           |           | 0.000     | 0.052     | 0.001     | 0.412     | -0.069    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.254     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.255     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.357     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.357     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.482     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.482     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 323 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[10]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.063
+ Phase Shift                        0.000
= Required Time                     -0.059
- Arrival Time                       0.425
= Slack Time                         0.484
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.711    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.710    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.607    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.607    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.479    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.479    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[10]          | CK->Q     | DFFSHQX1  | 0.234     | 0.068     |           | 0.238     | -0.245    |
| dem_out_r[10]                      |           |           | 0.000     | 0.068     | 0.003     | 0.238     | -0.245    |
| dem_r/g14389__6083                 | A->Y      | NAND2XL   | 0.110     | 0.091     |           | 0.348     | -0.136    |
| dem_r/n_42                         |           |           | 0.000     | 0.091     | 0.001     | 0.348     | -0.136    |
| dem_r/g14048__1786                 | B0->Y     | OAI211X1  | 0.077     | 0.041     |           | 0.425     | -0.059    |
| dem_r/n_347                        |           |           | 0.000     | 0.041     | 0.001     | 0.425     | -0.059    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.256     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.257     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.360     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.360     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.488     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.488     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 324 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[11]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.065
+ Phase Shift                        0.000
= Required Time                     -0.064
- Arrival Time                       0.424
= Slack Time                         0.488
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.715    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.714    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.612    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.612    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.487    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.487    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[11]          | CK->Q     | DFFSHQX1  | 0.232     | 0.071     |           | 0.233     | -0.255    |
| dem_out_l[11]                      |           |           | 0.000     | 0.071     | 0.003     | 0.233     | -0.255    |
| dem_l/g14363__8757                 | A->Y      | NAND2XL   | 0.112     | 0.093     |           | 0.345     | -0.143    |
| dem_l/n_71                         |           |           | 0.000     | 0.093     | 0.001     | 0.345     | -0.143    |
| dem_l/g14049__1474                 | B0->Y     | OAI211X1  | 0.078     | 0.041     |           | 0.424     | -0.064    |
| dem_l/n_346                        |           |           | 0.000     | 0.041     | 0.001     | 0.424     | -0.064    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.260     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.261     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.364     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.364     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.489     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.489     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 325 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[8]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.070
+ Phase Shift                        0.000
= Required Time                     -0.068
- Arrival Time                       0.420
= Slack Time                         0.488
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.716    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.715    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.612    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.612    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.486    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.486    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[8]           | CK->Q     | DFFSHQX1  | 0.230     | 0.067     |           | 0.232     | -0.256    |
| dem_out_l[8]                       |           |           | 0.000     | 0.067     | 0.003     | 0.232     | -0.256    |
| dem_l/g14359__2900                 | A->Y      | NAND2XL   | 0.110     | 0.093     |           | 0.342     | -0.146    |
| dem_l/n_75                         |           |           | 0.000     | 0.093     | 0.001     | 0.342     | -0.146    |
| dem_l/g14071__2900                 | B0->Y     | OAI211X1  | 0.077     | 0.052     |           | 0.420     | -0.068    |
| dem_l/n_340                        |           |           | 0.000     | 0.052     | 0.001     | 0.420     | -0.068    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.260     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.261     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.364     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.364     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.490     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.490     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 326 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[6]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.004
+ Phase Shift                        0.000
= Required Time                      0.004
- Arrival Time                       0.493
= Slack Time                         0.488
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.716    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.715    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.612    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.612    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.488    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.488    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[6]           | CK->Q     | DFFRHQX1  | 0.265     | 0.079     |           | 0.266     | -0.222    |
| dem_out_r[6]                       |           |           | 0.000     | 0.079     | 0.003     | 0.266     | -0.222    |
| dem_r/g14357__2250                 | A->Y      | NAND2XL   | 0.074     | 0.047     |           | 0.339     | -0.149    |
| dem_r/n_77                         |           |           | 0.000     | 0.047     | 0.001     | 0.339     | -0.149    |
| dem_r/g14046__7118                 | B0->Y     | OAI211X1  | 0.153     | 0.121     |           | 0.493     | 0.004     |
| dem_r/n_349                        |           |           | 0.000     | 0.121     | 0.001     | 0.493     | 0.004     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.261     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.262     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.364     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.364     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.489     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.489     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 327 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[12]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.069
+ Phase Shift                        0.000
= Required Time                     -0.064
- Arrival Time                       0.430
= Slack Time                         0.494
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.722    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.721    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.618    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.618    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.490    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.489    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[12]          | CK->Q     | DFFSHQX1  | 0.233     | 0.067     |           | 0.238     | -0.256    |
| dem_out_r[12]                      |           |           | 0.000     | 0.067     | 0.003     | 0.238     | -0.256    |
| dem_r/g14356__5266                 | A->Y      | NAND2XL   | 0.113     | 0.097     |           | 0.351     | -0.144    |
| dem_r/n_78                         |           |           | 0.000     | 0.097     | 0.001     | 0.351     | -0.144    |
| dem_r/g14074__1840                 | B0->Y     | OAI211X1  | 0.080     | 0.052     |           | 0.430     | -0.064    |
| dem_r/n_337                        |           |           | 0.000     | 0.052     | 0.001     | 0.430     | -0.064    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.267     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.268     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.370     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.370     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.498     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.499     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 328 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[5]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.004
+ Phase Shift                        0.000
= Required Time                      0.005
- Arrival Time                       0.501
= Slack Time                         0.496
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.723    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.722    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.620    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.620    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.495    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.495    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[5]           | CK->Q     | DFFRHQX1  | 0.267     | 0.082     |           | 0.268     | -0.228    |
| dem_out_r[5]                       |           |           | 0.000     | 0.082     | 0.003     | 0.268     | -0.228    |
| dem_r/g14358__6083                 | A->Y      | NAND2XL   | 0.078     | 0.051     |           | 0.345     | -0.151    |
| dem_r/n_76                         |           |           | 0.000     | 0.051     | 0.001     | 0.345     | -0.151    |
| dem_r/g14076__1857                 | B0->Y     | OAI211X1  | 0.156     | 0.119     |           | 0.501     | 0.005     |
| dem_r/n_335                        |           |           | 0.000     | 0.119     | 0.001     | 0.501     | 0.005     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.268     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.269     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.372     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.372     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.496     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.497     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 329 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[13]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.071
+ Phase Shift                        0.000
= Required Time                     -0.070
- Arrival Time                       0.428
= Slack Time                         0.498
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.726    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.725    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.622    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.622    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.498    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.497    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[13]          | CK->Q     | DFFSHQX1  | 0.230     | 0.068     |           | 0.231     | -0.267    |
| dem_out_l[13]                      |           |           | 0.000     | 0.068     | 0.003     | 0.231     | -0.267    |
| dem_l/g14394__8757                 | A->Y      | NAND2XL   | 0.114     | 0.100     |           | 0.346     | -0.153    |
| dem_l/n_37                         |           |           | 0.000     | 0.100     | 0.001     | 0.346     | -0.153    |
| dem_l/g14075__8757                 | B0->Y     | OAI211X1  | 0.082     | 0.054     |           | 0.428     | -0.070    |
| dem_l/n_336                        |           |           | 0.000     | 0.054     | 0.001     | 0.428     | -0.070    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.271     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.272     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.375     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.375     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.499     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.500     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 330 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[11]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.065
+ Phase Shift                        0.000
= Required Time                     -0.061
- Arrival Time                       0.439
= Slack Time                         0.499
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.727    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.726    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.623    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.623    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.495    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.494    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[11]          | CK->Q     | DFFSHQX1  | 0.235     | 0.071     |           | 0.240     | -0.260    |
| dem_out_r[11]                      |           |           | 0.000     | 0.071     | 0.003     | 0.240     | -0.260    |
| dem_r/g14363__5019                 | A->Y      | NAND2XL   | 0.115     | 0.099     |           | 0.355     | -0.144    |
| dem_r/n_71                         |           |           | 0.000     | 0.099     | 0.001     | 0.355     | -0.144    |
| dem_r/g14049__5953                 | B0->Y     | OAI211X1  | 0.084     | 0.045     |           | 0.439     | -0.061    |
| dem_r/n_346                        |           |           | 0.000     | 0.045     | 0.001     | 0.439     | -0.061    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.272     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.273     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.375     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.375     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.504     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.504     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 331 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.005
+ Phase Shift                        0.000
= Required Time                      0.007
- Arrival Time                       0.511
= Slack Time                         0.505
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.732    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.731    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.628    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.628    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.503    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.503    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[0]           | CK->Q     | DFFRHQX1  | 0.271     | 0.089     |           | 0.273     | -0.232    |
| dem_out_r[0]                       |           |           | 0.000     | 0.089     | 0.003     | 0.273     | -0.232    |
| dem_r/g14392__7344                 | A->Y      | NAND2XL   | 0.082     | 0.054     |           | 0.355     | -0.150    |
| dem_r/n_39                         |           |           | 0.000     | 0.054     | 0.001     | 0.355     | -0.150    |
| dem_r/g14073__7344                 | B0->Y     | OAI211X1  | 0.156     | 0.119     |           | 0.511     | 0.007     |
| dem_r/n_338                        |           |           | 0.000     | 0.119     | 0.001     | 0.511     | 0.007     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.277     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.278     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.381     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.381     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.506     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.506     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 332 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[13]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.071
+ Phase Shift                        0.000
= Required Time                     -0.066
- Arrival Time                       0.441
= Slack Time                         0.507
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.734    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.733    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.631    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.631    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.503    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.502    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[13]          | CK->Q     | DFFSHQX1  | 0.237     | 0.074     |           | 0.242     | -0.265    |
| dem_out_r[13]                      |           |           | 0.000     | 0.074     | 0.003     | 0.242     | -0.265    |
| dem_r/g14394__5019                 | A->Y      | NAND2XL   | 0.117     | 0.098     |           | 0.359     | -0.148    |
| dem_r/n_37                         |           |           | 0.000     | 0.098     | 0.001     | 0.359     | -0.148    |
| dem_r/g14075__5019                 | B0->Y     | OAI211X1  | 0.082     | 0.056     |           | 0.441     | -0.066    |
| dem_r/n_336                        |           |           | 0.000     | 0.056     | 0.001     | 0.441     | -0.066    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.279     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.280     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.383     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.383     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.511     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.512     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 333 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[15]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.065
+ Phase Shift                        0.000
= Required Time                     -0.060
- Arrival Time                       0.449
= Slack Time                         0.509
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.736    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.735    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.632    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.632    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.504    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.504    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[15]          | CK->Q     | DFFSHQX1  | 0.247     | 0.092     |           | 0.251     | -0.257    |
| dem_out_r[15]                      |           |           | 0.000     | 0.092     | 0.004     | 0.251     | -0.257    |
| dem_r/g14364__1857                 | A->Y      | NAND2XL   | 0.122     | 0.088     |           | 0.373     | -0.136    |
| dem_r/n_70                         |           |           | 0.000     | 0.088     |           | 0.373     | -0.136    |
| dem_r/g14053__2250                 | B0->Y     | OAI211X1  | 0.076     | 0.043     |           | 0.449     | -0.060    |
| dem_r/n_342                        |           |           | 0.000     | 0.043     | 0.001     | 0.449     | -0.060    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.281     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.282     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.385     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.385     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.513     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.513     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 334 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[14]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.064
+ Phase Shift                        0.000
= Required Time                     -0.059
- Arrival Time                       0.453
= Slack Time                         0.512
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.740    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.739    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.636    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.636    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.508    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.507    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[14]          | CK->Q     | DFFSHQX1  | 0.242     | 0.083     |           | 0.247     | -0.265    |
| dem_out_r[14]                      |           |           | 0.000     | 0.083     | 0.004     | 0.247     | -0.265    |
| dem_r/g14396__9906                 | A->Y      | NAND2XL   | 0.124     | 0.100     |           | 0.370     | -0.142    |
| dem_r/n_35                         |           |           | 0.000     | 0.100     | 0.001     | 0.370     | -0.142    |
| dem_r/g14052__5266                 | B0->Y     | OAI211X1  | 0.082     | 0.043     |           | 0.453     | -0.059    |
| dem_r/n_343                        |           |           | 0.000     | 0.043     | 0.001     | 0.453     | -0.059    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.284     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.285     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.388     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.388     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.516     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.517     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 335 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[7]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.024
- Arrival Time                       0.537
= Slack Time                         0.514
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.741    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.740    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.638    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.638    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.531    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.531    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[7]            | CK->Q     | DFFRHQX1  | 0.250     | 0.048     |           | 0.233     | -0.281    |
| dsm/int1_out[7]                    |           |           | 0.000     | 0.048     | 0.001     | 0.233     | -0.281    |
| dsm/addinc_I1_adder1_add_37_20_g680| A->S      | ADDFX1    | 0.234     | 0.034     |           | 0.467     | -0.047    |
| __6083                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[7]                |           |           | 0.000     | 0.034     | 0.001     | 0.467     | -0.047    |
| dsm/g3424__4547                    | AN->Y     | NOR2BX1   | 0.070     | 0.031     |           | 0.537     | 0.024     |
| dsm/n_162                          |           |           | 0.000     | 0.031     |           | 0.537     | 0.024     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.286     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.287     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.389     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.389     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.497     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.497     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 336 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[12]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.556
= Slack Time                         0.515
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.743    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.742    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.639    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.639    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.514    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.513    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[12]           | CK->Q     | DFFRHQX1  | 0.252     | 0.054     |           | 0.254     | -0.261    |
| dsm/int3_out[12]                   |           |           | 0.000     | 0.054     | 0.002     | 0.254     | -0.261    |
| dsm/addinc_I3_adder1_add_37_20_g669| A->S      | ADDFX1    | 0.234     | 0.028     |           | 0.488     | -0.027    |
| __5266                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[12]               |           |           | 0.000     | 0.028     |           | 0.488     | -0.027    |
| dsm/g3404__7118                    | AN->Y     | NOR2BX1   | 0.068     | 0.031     |           | 0.556     | 0.041     |
| dsm/n_182                          |           |           | 0.000     | 0.031     |           | 0.556     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.287     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.288     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.391     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.391     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.516     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.517     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 337 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[24]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[24]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.560
= Slack Time                         0.517
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.744    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.743    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.641    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.641    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.514    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.514    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[24]           | CK->Q     | DFFRHQX1  | 0.252     | 0.050     |           | 0.256     | -0.261    |
| dsm/int3_out[24]                   |           |           | 0.000     | 0.050     | 0.002     | 0.256     | -0.261    |
| dsm/addinc_I3_adder1_add_37_20_g657| A->S      | ADDFX1    | 0.233     | 0.030     |           | 0.489     | -0.028    |
| __2683                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[24]               |           |           | 0.000     | 0.030     |           | 0.489     | -0.028    |
| dsm/g3396__4547                    | AN->Y     | NOR2BX1   | 0.071     | 0.035     |           | 0.560     | 0.043     |
| dsm/n_190                          |           |           | 0.000     | 0.035     | 0.001     | 0.560     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.289     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.290     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.393     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.393     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.520     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.520     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 338 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                               0.004
+ Phase Shift                        0.000
= Required Time                     -0.003
- Arrival Time                       0.515
= Slack Time                         0.517
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.745    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.744    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.642    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.642    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.525    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.524    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[0]           | CK->Q     | DFFRHQX1  | 0.278     | 0.098     |           | 0.271     | -0.247    |
| dem_out_l[0]                       |           |           | 0.000     | 0.098     | 0.003     | 0.271     | -0.247    |
| dem_l/g14392__7675                 | A->Y      | NAND2XL   | 0.086     | 0.051     |           | 0.356     | -0.161    |
| dem_l/n_39                         |           |           | 0.000     | 0.051     | 0.001     | 0.356     | -0.161    |
| dem_l/g14073__7675                 | B0->Y     | OAI211X1  | 0.158     | 0.125     |           | 0.515     | -0.003    |
| dem_l/n_338                        |           |           | 0.000     | 0.125     | 0.001     | 0.515     | -0.003    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.290     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.291     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.393     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.393     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.510     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.510     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 339 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[16]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[16]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.040
- Arrival Time                       0.558
= Slack Time                         0.518
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.745    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.744    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.642    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.642    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.516    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.516    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[16]           | CK->Q     | DFFRHQX1  | 0.251     | 0.048     |           | 0.253     | -0.265    |
| dsm/int3_out[16]                   |           |           | 0.000     | 0.048     | 0.001     | 0.253     | -0.265    |
| dsm/addinc_I3_adder1_add_37_20_g665| A->S      | ADDFX1    | 0.232     | 0.029     |           | 0.485     | -0.033    |
| __1786                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[16]               |           |           | 0.000     | 0.029     |           | 0.485     | -0.033    |
| dsm/g3400__6877                    | AN->Y     | NOR2BX1   | 0.073     | 0.040     |           | 0.558     | 0.040     |
| dsm/n_186                          |           |           | 0.000     | 0.040     | 0.001     | 0.558     | 0.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.290     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.291     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.394     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.394     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.520     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.520     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 340 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[7]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.023
- Arrival Time                       0.542
= Slack Time                         0.519
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.747    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.746    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.644    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.644    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.536    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.536    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[7]            | CK->Q     | DFFRHQX1  | 0.254     | 0.056     |           | 0.237     | -0.282    |
| dsm/int2_out[7]                    |           |           | 0.000     | 0.056     | 0.002     | 0.237     | -0.282    |
| dsm/addinc_I2_adder1_add_37_20_g674| A->S      | ADDFX1    | 0.235     | 0.030     |           | 0.472     | -0.047    |
| __2703                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[7]                |           |           | 0.000     | 0.030     |           | 0.472     | -0.047    |
| dsm/g3451__1474                    | AN->Y     | NOR2BX1   | 0.070     | 0.033     |           | 0.542     | 0.023     |
| dsm/n_135                          |           |           | 0.000     | 0.033     |           | 0.542     | 0.023     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.292     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.293     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.394     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.394     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.502     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.502     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 341 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.565
= Slack Time                         0.520
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.747    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.747    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.644    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.644    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.515    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.515    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[2]            | CK->Q     | DFFRHQX1  | 0.254     | 0.052     |           | 0.259     | -0.261    |
| dsm/int3_out[2]                    |           |           | 0.000     | 0.052     | 0.002     | 0.259     | -0.261    |
| dsm/addinc_I3_adder1_add_37_20_g679| A->S      | ADDFX1    | 0.233     | 0.030     |           | 0.492     | -0.028    |
| dsm/I3_adder_out[2]                |           |           | 0.000     | 0.030     |           | 0.492     | -0.028    |
| dsm/g3408__5703                    | AN->Y     | NOR2BX1   | 0.072     | 0.038     |           | 0.565     | 0.045     |
| dsm/n_178                          |           |           | 0.000     | 0.038     | 0.001     | 0.565     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.292     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.293     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.396     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.396     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.525     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.525     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 342 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[22]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[22]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.561
= Slack Time                         0.520
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.747    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.746    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.644    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.644    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.517    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.517    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[22]           | CK->Q     | DFFRHQX1  | 0.253     | 0.051     |           | 0.255     | -0.265    |
| dsm/int3_out[22]                   |           |           | 0.000     | 0.051     | 0.002     | 0.255     | -0.265    |
| dsm/addinc_I3_adder1_add_37_20_g659| A->S      | ADDFX1    | 0.233     | 0.030     |           | 0.489     | -0.031    |
| __6877                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[22]               |           |           | 0.000     | 0.030     |           | 0.489     | -0.031    |
| dsm/g3395__1474                    | AN->Y     | NOR2BX1   | 0.072     | 0.038     |           | 0.561     | 0.041     |
| dsm/n_191                          |           |           | 0.000     | 0.038     | 0.001     | 0.561     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.292     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.293     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.396     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.396     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.522     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.523     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 343 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[5]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.032
- Arrival Time                       0.553
= Slack Time                         0.521
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.748    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.747    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.645    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.645    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.527    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.527    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[5]            | CK->Q     | DFFRHQX1  | 0.248     | 0.045     |           | 0.242     | -0.279    |
| dsm/int3_out[5]                    |           |           | 0.000     | 0.045     | 0.001     | 0.242     | -0.279    |
| dsm/addinc_I3_adder1_add_37_20_g676| A->S      | ADDFX1    | 0.235     | 0.039     |           | 0.477     | -0.043    |
| dsm/I3_adder_out[5]                |           |           | 0.000     | 0.039     | 0.001     | 0.477     | -0.043    |
| dsm/g3467__2250                    | AN->Y     | NOR2BX1   | 0.076     | 0.036     |           | 0.553     | 0.032     |
| dsm/n_119                          |           |           | 0.000     | 0.036     | 0.001     | 0.553     | 0.032     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.293     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.294     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.397     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.397     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.514     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.514     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 344 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[21]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[21]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.040
- Arrival Time                       0.561
= Slack Time                         0.521
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.748    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.747    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.645    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.645    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.518    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.518    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[21]           | CK->Q     | DFFRHQX1  | 0.250     | 0.045     |           | 0.253     | -0.268    |
| dsm/int3_out[21]                   |           |           | 0.000     | 0.045     | 0.001     | 0.253     | -0.268    |
| dsm/addinc_I3_adder1_add_37_20_g660| A->S      | ADDFX1    | 0.232     | 0.033     |           | 0.485     | -0.036    |
| __2900                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[21]               |           |           | 0.000     | 0.033     |           | 0.485     | -0.036    |
| dsm/g3391__9906                    | AN->Y     | NOR2BX1   | 0.076     | 0.041     |           | 0.561     | 0.040     |
| dsm/n_195                          |           |           | 0.000     | 0.041     | 0.001     | 0.561     | 0.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.293     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.294     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.397     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.397     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.523     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.524     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 345 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[25]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[25]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.561
= Slack Time                         0.522
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.749    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.748    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.646    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.646    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.522    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.522    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[25]           | CK->Q     | DFFRHQX1  | 0.251     | 0.053     |           | 0.251     | -0.271    |
| dsm/int1_out[25]                   |           |           | 0.000     | 0.053     | 0.002     | 0.251     | -0.271    |
| dsm/addinc_I1_adder1_add_37_20_g662| A->S      | ADDFX1    | 0.238     | 0.037     |           | 0.489     | -0.033    |
| __3772                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[25]               |           |           | 0.000     | 0.037     | 0.001     | 0.489     | -0.033    |
| dsm/g3439__2250                    | AN->Y     | NOR2BX1   | 0.072     | 0.031     |           | 0.561     | 0.039     |
| dsm/n_147                          |           |           | 0.000     | 0.031     |           | 0.561     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.294     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.295     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.398     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.398     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.522     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.522     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 346 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.031
- Arrival Time                       0.554
= Slack Time                         0.522
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.750    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.749    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.646    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.646    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.529    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.529    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[4]            | CK->Q     | DFFRHQX1  | 0.253     | 0.053     |           | 0.246     | -0.276    |
| dsm/int3_out[4]                    |           |           | 0.000     | 0.053     | 0.002     | 0.246     | -0.276    |
| dsm/addinc_I3_adder1_add_37_20_g677| A->S      | ADDFX1    | 0.234     | 0.030     |           | 0.481     | -0.041    |
| dsm/I3_adder_out[4]                |           |           | 0.000     | 0.030     |           | 0.481     | -0.041    |
| dsm/g3406__1786                    | AN->Y     | NOR2BX1   | 0.073     | 0.038     |           | 0.554     | 0.031     |
| dsm/n_180                          |           |           | 0.000     | 0.038     | 0.001     | 0.554     | 0.031     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.295     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.295     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.398     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.398     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.516     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.516     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 347 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[0]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.040
- Arrival Time                       0.562
= Slack Time                         0.522
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.750    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.749    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.646    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.646    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.521    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.521    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[0]            | CK->Q     | DFFRHQX1  | 0.254     | 0.057     |           | 0.256     | -0.267    |
| dsm/int1_out[0]                    |           |           | 0.000     | 0.057     | 0.002     | 0.256     | -0.267    |
| dsm/addinc_I1_adder1_add_37_20_g687| A->S      | ADDFX1    | 0.236     | 0.031     |           | 0.492     | -0.030    |
| __9906                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[0]                |           |           | 0.000     | 0.031     |           | 0.492     | -0.030    |
| dsm/g3418__1857                    | AN->Y     | NOR2BX1   | 0.071     | 0.034     |           | 0.562     | 0.040     |
| dsm/n_168                          |           |           | 0.000     | 0.034     |           | 0.562     | 0.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.295     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.295     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.398     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.398     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.524     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.524     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 348 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.003
+ Phase Shift                        0.000
= Required Time                      0.005
- Arrival Time                       0.527
= Slack Time                         0.522
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.750    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.749    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.646    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.646    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.521    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.521    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[2]           | CK->Q     | DFFRHQX1  | 0.279     | 0.102     |           | 0.281     | -0.242    |
| dem_out_r[2]                       |           |           | 0.000     | 0.102     | 0.004     | 0.281     | -0.242    |
| dem_r/g14395__1857                 | A->Y      | NAND2XL   | 0.088     | 0.052     |           | 0.369     | -0.153    |
| dem_r/n_36                         |           |           | 0.000     | 0.052     | 0.001     | 0.369     | -0.153    |
| dem_r/g14050__5703                 | B0->Y     | OAI211X1  | 0.158     | 0.125     |           | 0.527     | 0.005     |
| dem_r/n_345                        |           |           | 0.000     | 0.125     | 0.001     | 0.527     | 0.005     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.295     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.296     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.399     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.399     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.524     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.524     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 349 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[20]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[20]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.568
= Slack Time                         0.523
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.750    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.749    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.647    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.647    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.520    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.519    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[20]           | CK->Q     | DFFRHQX1  | 0.257     | 0.057     |           | 0.260     | -0.263    |
| dsm/int1_out[20]                   |           |           | 0.000     | 0.057     | 0.002     | 0.260     | -0.263    |
| dsm/addinc_I1_adder1_add_37_20_g667| A->S      | ADDFX1    | 0.237     | 0.032     |           | 0.497     | -0.026    |
| __1309                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[20]               |           |           | 0.000     | 0.032     |           | 0.497     | -0.026    |
| dsm/g3453__9682                    | AN->Y     | NOR2BX1   | 0.071     | 0.033     |           | 0.568     | 0.045     |
| dsm/n_133                          |           |           | 0.000     | 0.033     |           | 0.568     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.295     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.296     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.399     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.399     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.526     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.526     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 350 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[17]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[17]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.025
- Arrival Time                       0.548
= Slack Time                         0.523
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.751    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.750    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.648    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.648    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.538    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.538    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[17]           | CK->Q     | DFFRHQX1  | 0.254     | 0.053     |           | 0.239     | -0.284    |
| dsm/int3_out[17]                   |           |           | 0.000     | 0.053     | 0.002     | 0.239     | -0.284    |
| dsm/addinc_I3_adder1_add_37_20_g664| A->S      | ADDFX1    | 0.235     | 0.032     |           | 0.475     | -0.048    |
| __8757                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[17]               |           |           | 0.000     | 0.032     |           | 0.475     | -0.048    |
| dsm/g3442__5795                    | AN->Y     | NOR2BX1   | 0.073     | 0.037     |           | 0.548     | 0.025     |
| dsm/n_144                          |           |           | 0.000     | 0.037     | 0.001     | 0.548     | 0.025     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.296     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.297     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.398     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.398     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.508     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.508     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 351 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[26]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[26]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.560
= Slack Time                         0.523
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.751    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.750    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.647    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.647    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.523    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.523    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[26]           | CK->Q     | DFFRHQX1  | 0.253     | 0.056     |           | 0.253     | -0.271    |
| dsm/int1_out[26]                   |           |           | 0.000     | 0.056     | 0.002     | 0.253     | -0.271    |
| dsm/addinc_I1_adder1_add_37_20_g661| A->S      | ADDFX1    | 0.235     | 0.029     |           | 0.488     | -0.035    |
| __4296                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[26]               |           |           | 0.000     | 0.029     |           | 0.488     | -0.035    |
| dsm/g3433__8757                    | AN->Y     | NOR2BX1   | 0.072     | 0.037     |           | 0.560     | 0.036     |
| dsm/n_153                          |           |           | 0.000     | 0.037     | 0.001     | 0.560     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.296     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.297     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.399     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.399     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.523     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.523     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 352 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.563
= Slack Time                         0.524
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.752    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.751    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.648    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.648    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.524    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.524    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[3]            | CK->Q     | DFFRHQX1  | 0.254     | 0.059     |           | 0.255     | -0.269    |
| dsm/int2_out[3]                    |           |           | 0.000     | 0.059     | 0.002     | 0.255     | -0.269    |
| dsm/addinc_I2_adder1_add_37_20_g678| A->S      | ADDFX1    | 0.238     | 0.032     |           | 0.493     | -0.031    |
| __5019                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[3]                |           |           | 0.000     | 0.032     |           | 0.493     | -0.031    |
| dsm/g3448__8780                    | AN->Y     | NOR2BX1   | 0.070     | 0.032     |           | 0.563     | 0.039     |
| dsm/n_138                          |           |           | 0.000     | 0.032     |           | 0.563     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.297     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.297     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.400     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.400     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.525     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.525     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 353 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[10]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.047
- Arrival Time                       0.571
= Slack Time                         0.524
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.752    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.751    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.648    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.648    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.520    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.519    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[10]           | CK->Q     | DFFRHQX1  | 0.259     | 0.060     |           | 0.264     | -0.261    |
| dsm/int3_out[10]                   |           |           | 0.000     | 0.060     | 0.002     | 0.264     | -0.261    |
| dsm/addinc_I3_adder1_add_37_20_g671| A->S      | ADDFX1    | 0.238     | 0.031     |           | 0.501     | -0.023    |
| dsm/I3_adder_out[10]               |           |           | 0.000     | 0.031     |           | 0.501     | -0.023    |
| dsm/g3403__7675                    | AN->Y     | NOR2BX1   | 0.070     | 0.033     |           | 0.571     | 0.047     |
| dsm/n_183                          |           |           | 0.000     | 0.033     |           | 0.571     | 0.047     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.297     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.298     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.401     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.401     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.529     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.530     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 354 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[8]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.035
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.560
= Slack Time                         0.525
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.752    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.751    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.648    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.648    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.524    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.524    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[8]            | CK->Q     | DFFRHQX1  | 0.250     | 0.051     |           | 0.250     | -0.274    |
| dsm/int1_out[8]                    |           |           | 0.000     | 0.051     | 0.002     | 0.250     | -0.274    |
| dsm/addinc_I1_adder1_add_37_20_g679| A->S      | ADDFX1    | 0.235     | 0.033     |           | 0.485     | -0.039    |
| __2250                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[8]                |           |           | 0.000     | 0.033     |           | 0.485     | -0.039    |
| dsm/g3468__6083                    | AN->Y     | NOR2BX1   | 0.075     | 0.040     |           | 0.560     | 0.036     |
| dsm/n_118                          |           |           | 0.000     | 0.040     | 0.001     | 0.560     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.297     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.298     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.401     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.401     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.525     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.525     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 355 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[6]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.031
- Arrival Time                       0.557
= Slack Time                         0.526
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.753    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.753    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.650    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.650    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.532    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.532    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[6]            | CK->Q     | DFFRHQX1  | 0.254     | 0.054     |           | 0.247     | -0.278    |
| dsm/int3_out[6]                    |           |           | 0.000     | 0.054     | 0.002     | 0.247     | -0.278    |
| dsm/addinc_I3_adder1_add_37_20_g675| A->S      | ADDFX1    | 0.236     | 0.032     |           | 0.483     | -0.043    |
| dsm/I3_adder_out[6]                |           |           | 0.000     | 0.032     |           | 0.483     | -0.043    |
| dsm/g3402__2391                    | AN->Y     | NOR2BX1   | 0.074     | 0.039     |           | 0.557     | 0.031     |
| dsm/n_184                          |           |           | 0.000     | 0.039     | 0.001     | 0.557     | 0.031     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.298     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.299     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.402     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.402     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.519     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.519     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 356 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[9]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.073
+ Phase Shift                        0.000
= Required Time                     -0.071
- Arrival Time                       0.455
= Slack Time                         0.526
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.753    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.752    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.650    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.650    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.524    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.524    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[9]           | CK->Q     | DFFSHQX1  | 0.230     | 0.066     |           | 0.232     | -0.294    |
| dem_out_l[9]                       |           |           | 0.000     | 0.066     | 0.003     | 0.232     | -0.294    |
| dem_l/g14362__7118                 | A->Y      | NAND2XL   | 0.127     | 0.124     |           | 0.359     | -0.167    |
| dem_l/n_72                         |           |           | 0.000     | 0.124     | 0.001     | 0.359     | -0.167    |
| dem_l/g14070__6877                 | B0->Y     | OAI211X1  | 0.096     | 0.058     |           | 0.455     | -0.071    |
| dem_l/n_341                        |           |           | 0.000     | 0.058     | 0.001     | 0.455     | -0.071    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.298     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.299     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.402     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.402     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.527     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 357 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[6]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.003
+ Phase Shift                        0.000
= Required Time                      0.005
- Arrival Time                       0.531
= Slack Time                         0.526
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.754    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.753    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.650    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.650    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.524    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.524    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[6]           | CK->Q     | DFFRHQX1  | 0.276     | 0.097     |           | 0.278     | -0.248    |
| dem_out_l[6]                       |           |           | 0.000     | 0.097     | 0.003     | 0.278     | -0.248    |
| dem_l/g14357__1309                 | A->Y      | NAND2XL   | 0.090     | 0.060     |           | 0.368     | -0.158    |
| dem_l/n_77                         |           |           | 0.000     | 0.060     | 0.001     | 0.368     | -0.158    |
| dem_l/g14046__8780                 | B0->Y     | OAI211X1  | 0.163     | 0.125     |           | 0.531     | 0.005     |
| dem_l/n_349                        |           |           | 0.000     | 0.125     | 0.001     | 0.531     | 0.005     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.298     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.299     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.402     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.402     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.528     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 358 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[12]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.042
- Arrival Time                       0.568
= Slack Time                         0.526
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.754    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.753    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.650    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.650    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.523    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.523    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[12]           | CK->Q     | DFFRHQX1  | 0.257     | 0.058     |           | 0.260     | -0.266    |
| dsm/int2_out[12]                   |           |           | 0.000     | 0.058     | 0.002     | 0.260     | -0.266    |
| dsm/addinc_I2_adder1_add_37_20_g669| A->S      | ADDFX1    | 0.235     | 0.028     |           | 0.496     | -0.030    |
| __5703                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[12]               |           |           | 0.000     | 0.028     |           | 0.496     | -0.030    |
| dsm/g3417__5019                    | AN->Y     | NOR2BX1   | 0.072     | 0.039     |           | 0.568     | 0.042     |
| dsm/n_169                          |           |           | 0.000     | 0.039     | 0.001     | 0.568     | 0.042     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.299     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.300     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.402     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.402     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.529     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.529     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 359 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[9]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.038
- Arrival Time                       0.565
= Slack Time                         0.527
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.754    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.754    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.651    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.651    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.526    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.526    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[9]            | CK->Q     | DFFRHQX1  | 0.254     | 0.059     |           | 0.255     | -0.272    |
| dsm/int2_out[9]                    |           |           | 0.000     | 0.059     | 0.002     | 0.255     | -0.272    |
| dsm/addinc_I2_adder1_add_37_20_g672| A->S      | ADDFX1    | 0.239     | 0.034     |           | 0.494     | -0.033    |
| __2250                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[9]                |           |           | 0.000     | 0.034     | 0.001     | 0.494     | -0.033    |
| dsm/g3452__4547                    | AN->Y     | NOR2BX1   | 0.071     | 0.033     |           | 0.565     | 0.038     |
| dsm/n_134                          |           |           | 0.000     | 0.033     |           | 0.565     | 0.038     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.299     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.300     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.403     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.403     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.527     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.527     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 360 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[25]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[25]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.568
= Slack Time                         0.527
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.755    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.754    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.651    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.651    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.524    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.524    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[25]           | CK->Q     | DFFRHQX1  | 0.254     | 0.052     |           | 0.257     | -0.270    |
| dsm/int3_out[25]                   |           |           | 0.000     | 0.052     | 0.002     | 0.257     | -0.270    |
| dsm/addinc_I3_adder1_add_37_20_g656| A->S      | ADDFX1    | 0.235     | 0.033     |           | 0.492     | -0.035    |
| __9682                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[25]               |           |           | 0.000     | 0.033     |           | 0.492     | -0.035    |
| dsm/g3394__3772                    | AN->Y     | NOR2BX1   | 0.076     | 0.042     |           | 0.568     | 0.041     |
| dsm/n_192                          |           |           | 0.000     | 0.042     | 0.001     | 0.568     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.300     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.301     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.403     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.403     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.530     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.530     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 361 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[7]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.002
+ Phase Shift                        0.000
= Required Time                      0.004
- Arrival Time                       0.531
= Slack Time                         0.527
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.755    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.754    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.651    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.651    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.526    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.526    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[7]           | CK->Q     | DFFRHQX1  | 0.274     | 0.094     |           | 0.276     | -0.251    |
| dem_out_l[7]                       |           |           | 0.000     | 0.094     | 0.003     | 0.276     | -0.251    |
| dem_l/g14361__7675                 | A->Y      | NAND2XL   | 0.090     | 0.062     |           | 0.366     | -0.161    |
| dem_l/n_73                         |           |           | 0.000     | 0.062     | 0.001     | 0.366     | -0.161    |
| dem_l/g14051__9682                 | B0->Y     | OAI211X1  | 0.165     | 0.127     |           | 0.531     | 0.004     |
| dem_l/n_344                        |           |           | 0.000     | 0.127     | 0.001     | 0.531     | 0.004     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.300     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.301     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.404     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.404     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.529     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.529     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 362 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.000
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.567
= Slack Time                         0.528
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.755    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.755    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.652    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.652    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.528    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.000     | -0.527    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[3]            | CK->Q     | DFFRHQX1  | 0.253     | 0.056     |           | 0.253     | -0.275    |
| dsm/int3_out[3]                    |           |           | 0.000     | 0.056     | 0.002     | 0.253     | -0.275    |
| dsm/addinc_I3_adder1_add_37_20_g678| A->S      | ADDFX1    | 0.241     | 0.040     |           | 0.494     | -0.034    |
| dsm/I3_adder_out[3]                |           |           | 0.000     | 0.040     | 0.001     | 0.494     | -0.034    |
| dsm/g3466__5266                    | AN->Y     | NOR2BX1   | 0.073     | 0.031     |           | 0.567     | 0.039     |
| dsm/n_120                          |           |           | 0.000     | 0.031     |           | 0.567     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.300     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.301     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.404     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.404     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.528     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.000     | 0.528     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 363 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[16]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[16]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.024
- Arrival Time                       0.552
= Slack Time                         0.528
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.756    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.755    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.653    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.653    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.543    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.543    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[16]           | CK->Q     | DFFRHQX1  | 0.258     | 0.060     |           | 0.243     | -0.285    |
| dsm/int1_out[16]                   |           |           | 0.000     | 0.060     | 0.002     | 0.243     | -0.285    |
| dsm/addinc_I1_adder1_add_37_20_g671| A->S      | ADDFX1    | 0.237     | 0.030     |           | 0.480     | -0.048    |
| __7675                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[16]               |           |           | 0.000     | 0.030     |           | 0.480     | -0.048    |
| dsm/g3460__7118                    | AN->Y     | NOR2BX1   | 0.072     | 0.037     |           | 0.552     | 0.024     |
| dsm/n_126                          |           |           | 0.000     | 0.037     | 0.001     | 0.552     | 0.024     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.300     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.301     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.403     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.403     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.513     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.513     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 364 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[13]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.040
- Arrival Time                       0.568
= Slack Time                         0.528
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.756    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.755    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.652    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.652    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.525    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.525    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[13]           | CK->Q     | DFFRHQX1  | 0.252     | 0.050     |           | 0.256     | -0.272    |
| dsm/int3_out[13]                   |           |           | 0.000     | 0.050     | 0.002     | 0.256     | -0.272    |
| dsm/addinc_I3_adder1_add_37_20_g668| A->S      | ADDFX1    | 0.235     | 0.034     |           | 0.491     | -0.037    |
| __7114                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[13]               |           |           | 0.000     | 0.034     | 0.001     | 0.491     | -0.037    |
| dsm/g3444__1840                    | AN->Y     | NOR2BX1   | 0.077     | 0.043     |           | 0.568     | 0.040     |
| dsm/n_142                          |           |           | 0.000     | 0.043     | 0.001     | 0.568     | 0.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.300     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.301     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.404     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.404     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.531     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.531     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 365 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[20]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[20]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.570
= Slack Time                         0.528
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.756    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.755    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.653    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.653    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.525    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.525    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[20]           | CK->Q     | DFFRHQX1  | 0.256     | 0.057     |           | 0.260     | -0.269    |
| dsm/int3_out[20]                   |           |           | 0.000     | 0.057     | 0.002     | 0.260     | -0.269    |
| dsm/addinc_I3_adder1_add_37_20_g661| A->S      | ADDFX1    | 0.236     | 0.029     |           | 0.495     | -0.033    |
| __2391                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[20]               |           |           | 0.000     | 0.029     |           | 0.495     | -0.033    |
| dsm/g3390__1857                    | AN->Y     | NOR2BX1   | 0.074     | 0.041     |           | 0.570     | 0.041     |
| dsm/n_196                          |           |           | 0.000     | 0.041     | 0.001     | 0.570     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.301     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.302     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.404     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.404     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.531     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.532     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 366 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[23]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[23]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.574
= Slack Time                         0.528
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.756    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.755    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.653    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.653    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.525    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.525    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[23]           | CK->Q     | DFFRHQX1  | 0.261     | 0.067     |           | 0.265     | -0.264    |
| dsm/int2_out[23]                   |           |           | 0.000     | 0.067     | 0.002     | 0.265     | -0.264    |
| dsm/addinc_I2_adder1_add_37_20_g658| A->S      | ADDFX1    | 0.240     | 0.030     |           | 0.505     | -0.023    |
| __9682                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[23]               |           |           | 0.000     | 0.030     |           | 0.505     | -0.023    |
| dsm/g3463__5953                    | AN->Y     | NOR2BX1   | 0.069     | 0.030     |           | 0.574     | 0.045     |
| dsm/n_123                          |           |           | 0.000     | 0.030     |           | 0.574     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.301     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.302     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.404     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.404     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.531     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.532     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 367 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[9]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.038
- Arrival Time                       0.567
= Slack Time                         0.529
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.756    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.756    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.653    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.653    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.529    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.528    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[9]            | CK->Q     | DFFRHQX1  | 0.255     | 0.061     |           | 0.256     | -0.273    |
| dsm/int1_out[9]                    |           |           | 0.000     | 0.061     | 0.002     | 0.256     | -0.273    |
| dsm/addinc_I1_adder1_add_37_20_g678| A->S      | ADDFX1    | 0.239     | 0.032     |           | 0.495     | -0.034    |
| __5266                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[9]                |           |           | 0.000     | 0.032     |           | 0.495     | -0.034    |
| dsm/g3425__9682                    | AN->Y     | NOR2BX1   | 0.072     | 0.035     |           | 0.567     | 0.038     |
| dsm/n_161                          |           |           | 0.000     | 0.035     | 0.001     | 0.567     | 0.038     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.301     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.302     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.405     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.405     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.529     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.529     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 368 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.035
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.565
= Slack Time                         0.529
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.757    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.756    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.653    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.653    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.529    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.529    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[4]            | CK->Q     | DFFRHQX1  | 0.254     | 0.058     |           | 0.254     | -0.275    |
| dsm/int1_out[4]                    |           |           | 0.000     | 0.058     | 0.002     | 0.254     | -0.275    |
| dsm/addinc_I1_adder1_add_37_20_g683| A->S      | ADDFX1    | 0.237     | 0.031     |           | 0.491     | -0.038    |
| __7344                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[4]                |           |           | 0.000     | 0.031     |           | 0.491     | -0.038    |
| dsm/g3421__4296                    | AN->Y     | NOR2BX1   | 0.074     | 0.039     |           | 0.565     | 0.036     |
| dsm/n_165                          |           |           | 0.000     | 0.039     | 0.001     | 0.565     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.302     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.302     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.405     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.405     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.530     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.530     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 369 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[12]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[12]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.571
= Slack Time                         0.530
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.758    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.757    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.654    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.654    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.529    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.528    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[12]           | CK->Q     | DFFRHQX1  | 0.260     | 0.068     |           | 0.262     | -0.268    |
| dsm/int1_out[12]                   |           |           | 0.000     | 0.068     | 0.002     | 0.262     | -0.268    |
| dsm/addinc_I1_adder1_add_37_20_g675| A->S      | ADDFX1    | 0.241     | 0.029     |           | 0.502     | -0.028    |
| __5953                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[12]               |           |           | 0.000     | 0.029     |           | 0.502     | -0.028    |
| dsm/g3427__1309                    | AN->Y     | NOR2BX1   | 0.069     | 0.032     |           | 0.571     | 0.041     |
| dsm/n_159                          |           |           | 0.000     | 0.032     |           | 0.571     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.302     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.303     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.406     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.406     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.531     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.532     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 370 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.045
- Arrival Time                       0.575
= Slack Time                         0.530
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.758    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.757    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.654    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.654    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.525    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.525    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[2]            | CK->Q     | DFFRHQX1  | 0.258     | 0.059     |           | 0.263     | -0.267    |
| dsm/int1_out[2]                    |           |           | 0.000     | 0.059     | 0.002     | 0.263     | -0.267    |
| dsm/addinc_I1_adder1_add_37_20_g685| A->S      | ADDFX1    | 0.238     | 0.032     |           | 0.502     | -0.028    |
| __5019                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[2]                |           |           | 0.000     | 0.032     |           | 0.502     | -0.028    |
| dsm/g3458__2391                    | AN->Y     | NOR2BX1   | 0.073     | 0.037     |           | 0.575     | 0.045     |
| dsm/n_128                          |           |           | 0.000     | 0.037     | 0.001     | 0.575     | 0.045     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.303     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.303     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.406     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.406     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.535     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.535     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 371 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[18]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[18]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.569
= Slack Time                         0.530
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.758    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.757    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.654    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.654    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.528    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.528    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[18]           | CK->Q     | DFFRHQX1  | 0.257     | 0.059     |           | 0.259     | -0.271    |
| dsm/int1_out[18]                   |           |           | 0.000     | 0.059     | 0.002     | 0.259     | -0.271    |
| dsm/addinc_I1_adder1_add_37_20_g669| A->S      | ADDFX1    | 0.236     | 0.028     |           | 0.495     | -0.035    |
| __2900                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[18]               |           |           | 0.000     | 0.028     |           | 0.495     | -0.035    |
| dsm/g3440__6083                    | AN->Y     | NOR2BX1   | 0.074     | 0.042     |           | 0.569     | 0.039     |
| dsm/n_146                          |           |           | 0.000     | 0.042     | 0.001     | 0.569     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.303     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.304     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.406     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.406     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.532     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.532     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 372 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[23]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[23]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.571
= Slack Time                         0.530
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.758    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.757    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.654    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.654    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.527    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.527    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[23]           | CK->Q     | DFFRHQX1  | 0.258     | 0.060     |           | 0.261     | -0.269    |
| dsm/int3_out[23]                   |           |           | 0.000     | 0.060     | 0.002     | 0.261     | -0.269    |
| dsm/addinc_I3_adder1_add_37_20_g658| A->S      | ADDFX1    | 0.237     | 0.029     |           | 0.498     | -0.032    |
| __1309                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[23]               |           |           | 0.000     | 0.029     |           | 0.498     | -0.032    |
| dsm/g3393__4296                    | AN->Y     | NOR2BX1   | 0.074     | 0.041     |           | 0.571     | 0.041     |
| dsm/n_193                          |           |           | 0.000     | 0.041     | 0.001     | 0.571     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.303     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.304     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.406     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.406     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.533     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.533     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 373 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[13]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.042
- Arrival Time                       0.573
= Slack Time                         0.531
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.758    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.757    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.655    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.655    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.527    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.527    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[13]           | CK->Q     | DFFRHQX1  | 0.260     | 0.063     |           | 0.263     | -0.267    |
| dsm/int2_out[13]                   |           |           | 0.000     | 0.063     | 0.002     | 0.263     | -0.267    |
| dsm/addinc_I2_adder1_add_37_20_g668| A->S      | ADDFX1    | 0.238     | 0.028     |           | 0.501     | -0.030    |
| __5953                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[13]               |           |           | 0.000     | 0.028     |           | 0.501     | -0.030    |
| dsm/g3457__2900                    | AN->Y     | NOR2BX1   | 0.072     | 0.038     |           | 0.573     | 0.042     |
| dsm/n_129                          |           |           | 0.000     | 0.038     | 0.001     | 0.573     | 0.042     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.303     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.304     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.406     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.406     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.534     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.534     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 374 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[15]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.022
- Arrival Time                       0.552
= Slack Time                         0.531
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.758    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.757    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.655    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.655    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.548    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.548    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[15]           | CK->Q     | DFFRHQX1  | 0.257     | 0.061     |           | 0.240     | -0.291    |
| dsm/int1_out[15]                   |           |           | 0.000     | 0.061     | 0.002     | 0.240     | -0.291    |
| dsm/addinc_I1_adder1_add_37_20_g672| A->S      | ADDFX1    | 0.240     | 0.033     |           | 0.480     | -0.051    |
| __7118                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[15]               |           |           | 0.000     | 0.033     | 0.001     | 0.480     | -0.051    |
| dsm/g3431__7675                    | AN->Y     | NOR2BX1   | 0.073     | 0.035     |           | 0.552     | 0.022     |
| dsm/n_155                          |           |           | 0.000     | 0.035     | 0.001     | 0.552     | 0.022     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.303     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.304     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.406     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.406     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.514     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.514     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 375 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[14]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.572
= Slack Time                         0.531
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.759    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.758    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.655    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.655    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.528    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.528    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[14]           | CK->Q     | DFFRHQX1  | 0.254     | 0.052     |           | 0.257     | -0.274    |
| dsm/int3_out[14]                   |           |           | 0.000     | 0.052     | 0.002     | 0.257     | -0.274    |
| dsm/addinc_I3_adder1_add_37_20_g667| A->S      | ADDFX1    | 0.237     | 0.036     |           | 0.494     | -0.037    |
| __5703                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[14]               |           |           | 0.000     | 0.036     | 0.001     | 0.494     | -0.037    |
| dsm/g3398__2683                    | AN->Y     | NOR2BX1   | 0.078     | 0.043     |           | 0.572     | 0.041     |
| dsm/n_188                          |           |           | 0.000     | 0.043     | 0.001     | 0.572     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.304     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.305     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.407     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.407     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.534     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.535     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 376 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[22]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[22]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.575
= Slack Time                         0.531
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.759    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.758    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.656    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.656    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.529    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.529    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[22]           | CK->Q     | DFFRHQX1  | 0.259     | 0.062     |           | 0.261     | -0.270    |
| dsm/int1_out[22]                   |           |           | 0.000     | 0.062     | 0.002     | 0.261     | -0.270    |
| dsm/addinc_I1_adder1_add_37_20_g665| A->S      | ADDFX1    | 0.242     | 0.036     |           | 0.503     | -0.028    |
| __9682                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[22]               |           |           | 0.000     | 0.036     | 0.001     | 0.503     | -0.028    |
| dsm/g3441__2703                    | AN->Y     | NOR2BX1   | 0.072     | 0.032     |           | 0.575     | 0.043     |
| dsm/n_145                          |           |           | 0.000     | 0.032     |           | 0.575     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.304     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.305     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.407     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.407     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.534     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.534     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 377 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[21]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[21]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.575
= Slack Time                         0.532
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.759    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.758    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.656    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.656    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.529    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.529    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[21]           | CK->Q     | DFFRHQX1  | 0.260     | 0.066     |           | 0.263     | -0.269    |
| dsm/int1_out[21]                   |           |           | 0.000     | 0.066     | 0.002     | 0.263     | -0.269    |
| dsm/addinc_I1_adder1_add_37_20_g666| A->S      | ADDFX1    | 0.241     | 0.031     |           | 0.504     | -0.028    |
| __2683                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[21]               |           |           | 0.000     | 0.031     |           | 0.504     | -0.028    |
| dsm/g3436__5703                    | AN->Y     | NOR2BX1   | 0.071     | 0.034     |           | 0.575     | 0.043     |
| dsm/n_150                          |           |           | 0.000     | 0.034     |           | 0.575     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.304     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.305     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.407     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.407     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.534     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.534     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 378 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[17]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[17]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.023
- Arrival Time                       0.555
= Slack Time                         0.532
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.759    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.758    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.657    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.657    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.547    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.547    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[17]           | CK->Q     | DFFRHQX1  | 0.258     | 0.059     |           | 0.243     | -0.289    |
| dsm/int1_out[17]                   |           |           | 0.000     | 0.059     | 0.002     | 0.243     | -0.289    |
| dsm/addinc_I1_adder1_add_37_20_g670| A->S      | ADDFX1    | 0.238     | 0.032     |           | 0.481     | -0.051    |
| __2391                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[17]               |           |           | 0.000     | 0.032     |           | 0.481     | -0.051    |
| dsm/g3432__7118                    | AN->Y     | NOR2BX1   | 0.075     | 0.040     |           | 0.555     | 0.023     |
| dsm/n_154                          |           |           | 0.000     | 0.040     | 0.001     | 0.555     | 0.023     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.304     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.305     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.407     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.407     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.517     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.517     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 379 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.575
= Slack Time                         0.532
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.759    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.759    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.656    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.656    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.527    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.527    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[1]            | CK->Q     | DFFRHQX1  | 0.256     | 0.055     |           | 0.261     | -0.271    |
| dsm/int3_out[1]                    |           |           | 0.000     | 0.055     | 0.002     | 0.261     | -0.271    |
| dsm/addinc_I3_adder1_add_37_20_g680| A->S      | ADDFX1    | 0.237     | 0.034     |           | 0.498     | -0.034    |
| dsm/I3_adder_out[1]                |           |           | 0.000     | 0.034     | 0.001     | 0.498     | -0.034    |
| dsm/g3450__3772                    | AN->Y     | NOR2BX1   | 0.077     | 0.042     |           | 0.575     | 0.043     |
| dsm/n_136                          |           |           | 0.000     | 0.042     | 0.001     | 0.575     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.304     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.305     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.408     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.408     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.537     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.537     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 380 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[7]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[7]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.032
- Arrival Time                       0.564
= Slack Time                         0.533
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.760    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.759    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.656    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.656    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.539    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.539    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[7]            | CK->Q     | DFFRHQX1  | 0.259     | 0.064     |           | 0.252     | -0.280    |
| dsm/int3_out[7]                    |           |           | 0.000     | 0.064     | 0.002     | 0.252     | -0.280    |
| dsm/addinc_I3_adder1_add_37_20_g674| A->S      | ADDFX1    | 0.240     | 0.031     |           | 0.492     | -0.041    |
| dsm/I3_adder_out[7]                |           |           | 0.000     | 0.031     |           | 0.492     | -0.041    |
| dsm/g3447__9906                    | AN->Y     | NOR2BX1   | 0.072     | 0.037     |           | 0.564     | 0.032     |
| dsm/n_139                          |           |           | 0.000     | 0.037     | 0.001     | 0.564     | 0.032     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.305     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.306     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.409     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.409     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.526     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.526     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 381 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[18]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[18]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.035
+ Phase Shift                        0.000
= Required Time                      0.038
- Arrival Time                       0.571
= Slack Time                         0.533
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.760    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.759    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.657    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.657    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.531    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.531    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[18]           | CK->Q     | DFFRHQX1  | 0.253     | 0.052     |           | 0.255     | -0.278    |
| dsm/int3_out[18]                   |           |           | 0.000     | 0.052     | 0.002     | 0.255     | -0.278    |
| dsm/addinc_I3_adder1_add_37_20_g663| A->S      | ADDFX1    | 0.237     | 0.036     |           | 0.492     | -0.041    |
| __7118                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[18]               |           |           | 0.000     | 0.036     | 0.001     | 0.492     | -0.041    |
| dsm/g3399__1309                    | AN->Y     | NOR2BX1   | 0.079     | 0.045     |           | 0.571     | 0.038     |
| dsm/n_187                          |           |           | 0.000     | 0.045     | 0.001     | 0.571     | 0.038     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.305     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.306     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.409     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.409     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.535     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.535     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 382 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[11]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.573
= Slack Time                         0.534
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.762    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.761    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.658    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.658    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.533    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.532    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[11]           | CK->Q     | DFFRHQX1  | 0.256     | 0.060     |           | 0.257     | -0.277    |
| dsm/int2_out[11]                   |           |           | 0.000     | 0.060     | 0.002     | 0.257     | -0.277    |
| dsm/addinc_I2_adder1_add_37_20_g670| A->S      | ADDFX1    | 0.240     | 0.035     |           | 0.498     | -0.036    |
| __7114                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[11]               |           |           | 0.000     | 0.035     | 0.001     | 0.498     | -0.036    |
| dsm/g3455__1309                    | AN->Y     | NOR2BX1   | 0.075     | 0.038     |           | 0.573     | 0.039     |
| dsm/n_131                          |           |           | 0.000     | 0.038     | 0.001     | 0.573     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.306     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.307     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.410     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.410     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.535     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.536     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 383 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[15]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.040
- Arrival Time                       0.574
= Slack Time                         0.534
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.762    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.761    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.658    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.658    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.532    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.532    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[15]           | CK->Q     | DFFRHQX1  | 0.254     | 0.054     |           | 0.256     | -0.278    |
| dsm/int3_out[15]                   |           |           | 0.000     | 0.054     | 0.002     | 0.256     | -0.278    |
| dsm/addinc_I3_adder1_add_37_20_g666| A->S      | ADDFX1    | 0.240     | 0.040     |           | 0.496     | -0.038    |
| __5953                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[15]               |           |           | 0.000     | 0.040     | 0.001     | 0.496     | -0.038    |
| dsm/g3430__2391                    | AN->Y     | NOR2BX1   | 0.078     | 0.039     |           | 0.574     | 0.040     |
| dsm/n_156                          |           |           | 0.000     | 0.039     | 0.001     | 0.574     | 0.040     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.306     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.307     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.410     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.410     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.536     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.536     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 384 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[5]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.021
- Arrival Time                       0.555
= Slack Time                         0.535
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.762    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.761    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.659    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.659    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.552    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.551    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[5]            | CK->Q     | DFFRHQX1  | 0.257     | 0.061     |           | 0.240     | -0.294    |
| dsm/int2_out[5]                    |           |           | 0.000     | 0.061     | 0.002     | 0.240     | -0.294    |
| dsm/addinc_I2_adder1_add_37_20_g676| A->S      | ADDFX1    | 0.241     | 0.035     |           | 0.481     | -0.054    |
| __7344                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[5]                |           |           | 0.000     | 0.035     | 0.001     | 0.481     | -0.054    |
| dsm/g3449__4296                    | AN->Y     | NOR2BX1   | 0.075     | 0.038     |           | 0.555     | 0.021     |
| dsm/n_137                          |           |           | 0.000     | 0.038     | 0.001     | 0.555     | 0.021     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.307     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.308     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.410     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.410     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.518     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.518     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 385 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[10]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.034
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.571
= Slack Time                         0.535
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.762    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.762    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.659    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.659    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.533    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.533    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[10]           | CK->Q     | DFFRHQX1  | 0.253     | 0.055     |           | 0.254     | -0.280    |
| dsm/int2_out[10]                   |           |           | 0.000     | 0.055     | 0.002     | 0.254     | -0.280    |
| dsm/addinc_I2_adder1_add_37_20_g671| A->S      | ADDFX1    | 0.238     | 0.036     |           | 0.493     | -0.042    |
| __5266                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[10]               |           |           | 0.000     | 0.036     | 0.001     | 0.493     | -0.042    |
| dsm/g3416__1840                    | AN->Y     | NOR2BX1   | 0.078     | 0.044     |           | 0.571     | 0.036     |
| dsm/n_170                          |           |           | 0.000     | 0.044     | 0.001     | 0.571     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.307     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.308     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.411     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.411     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.536     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.536     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 386 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.579
= Slack Time                         0.535
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.763    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.762    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.659    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.659    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.531    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.531    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[1]            | CK->Q     | DFFRHQX1  | 0.256     | 0.055     |           | 0.261     | -0.274    |
| dsm/int2_out[1]                    |           |           | 0.000     | 0.055     | 0.002     | 0.261     | -0.274    |
| dsm/addinc_I2_adder1_add_37_20_g680| A->S      | ADDFX1    | 0.240     | 0.038     |           | 0.501     | -0.035    |
| __9906                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[1]                |           |           | 0.000     | 0.038     | 0.001     | 0.501     | -0.035    |
| dsm/g3445__5019                    | AN->Y     | NOR2BX1   | 0.078     | 0.041     |           | 0.579     | 0.043     |
| dsm/n_141                          |           |           | 0.000     | 0.041     | 0.001     | 0.579     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.308     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.309     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.412     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.412     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.540     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.541     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 387 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[6]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.020
- Arrival Time                       0.556
= Slack Time                         0.536
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.763    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.762    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.661    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.661    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.553    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.553    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[6]            | CK->Q     | DFFRHQX1  | 0.257     | 0.061     |           | 0.240     | -0.296    |
| dsm/int1_out[6]                    |           |           | 0.000     | 0.061     | 0.002     | 0.240     | -0.296    |
| dsm/addinc_I1_adder1_add_37_20_g681| A->S      | ADDFX1    | 0.240     | 0.035     |           | 0.480     | -0.056    |
| __2703                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[6]                |           |           | 0.000     | 0.035     | 0.001     | 0.480     | -0.056    |
| dsm/g3469__2703                    | AN->Y     | NOR2BX1   | 0.076     | 0.040     |           | 0.556     | 0.020     |
| dsm/n_117                          |           |           | 0.000     | 0.040     | 0.001     | 0.556     | 0.020     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.308     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.309     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.411     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.411     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.519     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.519     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 388 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[19]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[19]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.002
+ Hold                               0.032
+ Phase Shift                        0.000
= Required Time                      0.035
- Arrival Time                       0.572
= Slack Time                         0.537
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.765    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.764    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.661    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.661    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.534    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.534    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[19]           | CK->Q     | DFFRHQX1  | 0.254     | 0.053     |           | 0.257     | -0.280    |
| dsm/int3_out[19]                   |           |           | 0.000     | 0.053     | 0.002     | 0.257     | -0.280    |
| dsm/addinc_I3_adder1_add_37_20_g662| A->S      | ADDFX1    | 0.234     | 0.029     |           | 0.491     | -0.046    |
| __7675                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[19]               |           |           | 0.000     | 0.029     |           | 0.491     | -0.046    |
| dsm/g3389__5019                    | AN->Y     | NOR2BX1   | 0.081     | 0.053     |           | 0.572     | 0.035     |
| dsm/n_197                          |           |           | 0.000     | 0.053     | 0.001     | 0.572     | 0.035     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.309     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.310     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.413     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.413     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.539     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.539     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 389 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.580
= Slack Time                         0.537
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.765    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.764    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.661    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.661    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.532    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.532    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[2]            | CK->Q     | DFFRHQX1  | 0.262     | 0.067     |           | 0.267     | -0.270    |
| dsm/int2_out[2]                    |           |           | 0.000     | 0.067     | 0.002     | 0.267     | -0.270    |
| dsm/addinc_I2_adder1_add_37_20_g679| A->S      | ADDFX1    | 0.239     | 0.028     |           | 0.507     | -0.030    |
| __1857                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[2]                |           |           | 0.000     | 0.028     |           | 0.507     | -0.030    |
| dsm/g3471__7344                    | AN->Y     | NOR2BX1   | 0.074     | 0.042     |           | 0.580     | 0.043     |
| dsm/n_115                          |           |           | 0.000     | 0.042     | 0.001     | 0.580     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.309     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.310     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.413     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.413     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.542     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.542     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 390 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[10]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[10]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.576
= Slack Time                         0.537
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.765    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.764    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.661    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.661    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.536    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.535    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[10]           | CK->Q     | DFFRHQX1  | 0.259     | 0.067     |           | 0.261     | -0.276    |
| dsm/int1_out[10]                   |           |           | 0.000     | 0.067     | 0.002     | 0.261     | -0.276    |
| dsm/addinc_I1_adder1_add_37_20_g677| A->S      | ADDFX1    | 0.243     | 0.034     |           | 0.503     | -0.034    |
| __7114                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[10]               |           |           | 0.000     | 0.034     | 0.001     | 0.503     | -0.034    |
| dsm/g3459__7675                    | AN->Y     | NOR2BX1   | 0.073     | 0.036     |           | 0.576     | 0.039     |
| dsm/n_127                          |           |           | 0.000     | 0.036     | 0.001     | 0.576     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.310     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.310     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.413     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.413     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.539     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.539     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 391 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.042
+ Phase Shift                        0.000
= Required Time                      0.047
- Arrival Time                       0.584
= Slack Time                         0.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.765    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.765    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.662    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.662    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.533    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.533    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[1]            | CK->Q     | DFFRHQX1  | 0.265     | 0.072     |           | 0.270     | -0.268    |
| dsm/int1_out[1]                    |           |           | 0.000     | 0.072     | 0.002     | 0.270     | -0.268    |
| dsm/addinc_I1_adder1_add_37_20_g686| A->S      | ADDFX1    | 0.244     | 0.032     |           | 0.514     | -0.024    |
| __1857                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[1]                |           |           | 0.000     | 0.032     |           | 0.514     | -0.024    |
| dsm/g3419__9906                    | AN->Y     | NOR2BX1   | 0.071     | 0.033     |           | 0.584     | 0.047     |
| dsm/n_167                          |           |           | 0.000     | 0.033     |           | 0.584     | 0.047     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.310     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.311     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.414     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.414     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.542     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.543     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 392 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[6]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[6]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.022
- Arrival Time                       0.560
= Slack Time                         0.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.766    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.765    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.663    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.663    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.555    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.555    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[6]            | CK->Q     | DFFRHQX1  | 0.261     | 0.069     |           | 0.244     | -0.294    |
| dsm/int2_out[6]                    |           |           | 0.000     | 0.069     | 0.002     | 0.244     | -0.294    |
| dsm/addinc_I2_adder1_add_37_20_g675| A->S      | ADDFX1    | 0.244     | 0.034     |           | 0.488     | -0.050    |
| __5795                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[6]                |           |           | 0.000     | 0.034     | 0.001     | 0.488     | -0.050    |
| dsm/g3415__7344                    | AN->Y     | NOR2BX1   | 0.072     | 0.034     |           | 0.560     | 0.022     |
| dsm/n_171                          |           |           | 0.000     | 0.034     |           | 0.560     | 0.022     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.311     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.312     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.413     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.413     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.521     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.521     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 393 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[5]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.034
+ Phase Shift                        0.000
= Required Time                      0.034
- Arrival Time                       0.573
= Slack Time                         0.538
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.766    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.765    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.662    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.662    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.538    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.538    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[5]            | CK->Q     | DFFRHQX1  | 0.255     | 0.061     |           | 0.256     | -0.283    |
| dsm/int1_out[5]                    |           |           | 0.000     | 0.061     | 0.002     | 0.256     | -0.283    |
| dsm/addinc_I1_adder1_add_37_20_g682| A->S      | ADDFX1    | 0.240     | 0.033     |           | 0.495     | -0.043    |
| __5795                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[5]                |           |           | 0.000     | 0.033     | 0.001     | 0.495     | -0.043    |
| dsm/g3422__3772                    | AN->Y     | NOR2BX1   | 0.077     | 0.043     |           | 0.573     | 0.034     |
| dsm/n_164                          |           |           | 0.000     | 0.043     | 0.001     | 0.573     | 0.034     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.311     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.311     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.414     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.414     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.539     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.539     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 394 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[23]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[23]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.578
= Slack Time                         0.539
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.766    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.765    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.663    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.663    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.536    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.536    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[23]           | CK->Q     | DFFRHQX1  | 0.259     | 0.064     |           | 0.262     | -0.277    |
| dsm/int1_out[23]                   |           |           | 0.000     | 0.064     | 0.002     | 0.262     | -0.277    |
| dsm/addinc_I1_adder1_add_37_20_g664| A->S      | ADDFX1    | 0.240     | 0.032     |           | 0.502     | -0.036    |
| __4547                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[23]               |           |           | 0.000     | 0.032     |           | 0.502     | -0.036    |
| dsm/g3437__7114                    | AN->Y     | NOR2BX1   | 0.076     | 0.042     |           | 0.578     | 0.039     |
| dsm/n_149                          |           |           | 0.000     | 0.042     | 0.001     | 0.578     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.311     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.312     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.415     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.415     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.541     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.542     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 395 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                               0.005
+ Phase Shift                        0.000
= Required Time                     -0.002
- Arrival Time                       0.537
= Slack Time                         0.539
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.767    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.766    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.664    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.664    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.546    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.546    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[1]           | CK->Q     | DFFRHQX1  | 0.286     | 0.113     |           | 0.279     | -0.260    |
| dem_out_l[1]                       |           |           | 0.000     | 0.113     | 0.004     | 0.279     | -0.260    |
| dem_l/g14391__2391                 | A->Y      | NAND2XL   | 0.097     | 0.057     |           | 0.376     | -0.163    |
| dem_l/n_40                         |           |           | 0.000     | 0.057     | 0.001     | 0.376     | -0.163    |
| dem_l/g14077__5953                 | B0->Y     | OAI211X1  | 0.161     | 0.124     |           | 0.537     | -0.002    |
| dem_l/n_334                        |           |           | 0.000     | 0.124     | 0.001     | 0.537     | -0.002    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.312     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.313     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.415     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.415     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.532     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.532     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 396 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[14]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.021
- Arrival Time                       0.560
= Slack Time                         0.539
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.767    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.766    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.664    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.664    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.556    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.556    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[14]           | CK->Q     | DFFRHQX1  | 0.259     | 0.066     |           | 0.243     | -0.297    |
| dsm/int1_out[14]                   |           |           | 0.000     | 0.066     | 0.002     | 0.243     | -0.297    |
| dsm/addinc_I1_adder1_add_37_20_g673| A->S      | ADDFX1    | 0.243     | 0.036     |           | 0.486     | -0.053    |
| __8757                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[14]               |           |           | 0.000     | 0.036     | 0.001     | 0.486     | -0.053    |
| dsm/g3388__1840                    | AN->Y     | NOR2BX1   | 0.074     | 0.037     |           | 0.560     | 0.021     |
| dsm/n_198                          |           |           | 0.000     | 0.037     | 0.001     | 0.560     | 0.021     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.312     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.313     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.415     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.415     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.522     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.522     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 397 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[11]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.042
- Arrival Time                       0.581
= Slack Time                         0.539
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.767    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.766    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.663    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.663    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.537    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.537    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[11]           | CK->Q     | DFFRHQX1  | 0.259     | 0.065     |           | 0.262     | -0.277    |
| dsm/int3_out[11]                   |           |           | 0.000     | 0.065     | 0.002     | 0.262     | -0.277    |
| dsm/addinc_I3_adder1_add_37_20_g670| A->S      | ADDFX1    | 0.244     | 0.038     |           | 0.506     | -0.033    |
| __2250                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[11]               |           |           | 0.000     | 0.038     | 0.001     | 0.506     | -0.033    |
| dsm/g3470__5795                    | AN->Y     | NOR2BX1   | 0.075     | 0.035     |           | 0.581     | 0.042     |
| dsm/n_116                          |           |           | 0.000     | 0.035     | 0.001     | 0.581     | 0.042     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.312     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.312     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.415     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.415     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.542     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.542     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 398 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[22]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[22]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.582
= Slack Time                         0.540
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.767    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.766    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.664    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.664    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.536    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.536    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[22]           | CK->Q     | DFFRHQX1  | 0.264     | 0.071     |           | 0.267     | -0.272    |
| dsm/int2_out[22]                   |           |           | 0.000     | 0.071     | 0.002     | 0.267     | -0.272    |
| dsm/addinc_I2_adder1_add_37_20_g659| A->S      | ADDFX1    | 0.242     | 0.030     |           | 0.510     | -0.030    |
| __2683                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[22]               |           |           | 0.000     | 0.030     |           | 0.510     | -0.030    |
| dsm/g3410__5266                    | AN->Y     | NOR2BX1   | 0.072     | 0.038     |           | 0.582     | 0.043     |
| dsm/n_176                          |           |           | 0.000     | 0.038     | 0.001     | 0.582     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.312     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.313     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.415     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.415     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.543     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.543     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 399 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.035
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.576
= Slack Time                         0.540
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.768    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.767    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.664    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.664    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.540    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.539    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[4]            | CK->Q     | DFFRHQX1  | 0.259     | 0.068     |           | 0.259     | -0.281    |
| dsm/int2_out[4]                    |           |           | 0.000     | 0.068     | 0.002     | 0.259     | -0.281    |
| dsm/addinc_I2_adder1_add_37_20_g677| A->S      | ADDFX1    | 0.242     | 0.032     |           | 0.501     | -0.039    |
| __1840                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[4]                |           |           | 0.000     | 0.032     |           | 0.501     | -0.039    |
| dsm/g3429__2900                    | AN->Y     | NOR2BX1   | 0.075     | 0.040     |           | 0.576     | 0.036     |
| dsm/n_157                          |           |           | 0.000     | 0.040     | 0.001     | 0.576     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.312     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.313     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.416     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.416     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.540     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.541     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 400 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[21]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[21]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.583
= Slack Time                         0.540
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.768    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.767    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.664    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.664    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.537    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.537    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[21]           | CK->Q     | DFFRHQX1  | 0.264     | 0.071     |           | 0.267     | -0.273    |
| dsm/int2_out[21]                   |           |           | 0.000     | 0.071     | 0.002     | 0.267     | -0.273    |
| dsm/addinc_I2_adder1_add_37_20_g660| A->S      | ADDFX1    | 0.243     | 0.032     |           | 0.510     | -0.030    |
| __1309                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[21]               |           |           | 0.000     | 0.032     |           | 0.510     | -0.030    |
| dsm/g3454__2683                    | AN->Y     | NOR2BX1   | 0.073     | 0.037     |           | 0.583     | 0.043     |
| dsm/n_132                          |           |           | 0.000     | 0.037     | 0.001     | 0.583     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.313     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.314     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.416     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.416     |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.543     |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.543     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 401 MET Hold Check
Beginpoint: dem_inL_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I1_reg[1]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.002
+ Hold                              -0.054
+ Phase Shift                        0.000
= Required Time                     -0.052
- Arrival Time                       0.489
= Slack Time                         0.541
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.768    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.767    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.665    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.665    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.537    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.537    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inL_reg[0]                     | CK->Q     | SDFFRHQX1 | 0.251     | 0.047     |           | 0.255     | -0.286    |
| dem_inL[0]                         |           |           | 0.000     | 0.047     | 0.001     | 0.255     | -0.286    |
| g510                               | A->Y      | MX2X1     | 0.165     | 0.063     |           | 0.419     | -0.121    |
| dem_inL_ex[0]                      |           |           | 0.000     | 0.063     | 0.002     | 0.419     | -0.121    |
| dem_l/g14385__1309                 | A->Y      | NAND2X1   | 0.069     | 0.060     |           | 0.489     | -0.052    |
| dem_l/n_80                         |           |           | 0.000     | 0.060     | 0.002     | 0.489     | -0.052    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.313     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.314     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.417     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.417     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.542     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.542     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 402 MET Hold Check
Beginpoint: dem_inL_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I1_reg[0]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.002
+ Hold                              -0.054
+ Phase Shift                        0.000
= Required Time                     -0.052
- Arrival Time                       0.489
= Slack Time                         0.541
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.768    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.767    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.665    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.665    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.537    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.537    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inL_reg[0]                     | CK->Q     | SDFFRHQX1 | 0.251     | 0.047     |           | 0.255     | -0.286    |
| dem_inL[0]                         |           |           | 0.000     | 0.047     | 0.001     | 0.255     | -0.286    |
| g510                               | A->Y      | MX2X1     | 0.165     | 0.063     |           | 0.419     | -0.121    |
| dem_inL_ex[0]                      |           |           | 0.000     | 0.063     | 0.002     | 0.419     | -0.121    |
| dem_l/g14385__1309                 | A->Y      | NAND2X1   | 0.069     | 0.060     |           | 0.489     | -0.052    |
| dem_l/n_80                         |           |           | 0.000     | 0.060     | 0.002     | 0.489     | -0.052    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.313     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.314     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.417     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.417     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.542     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.542     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 403 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[11]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[11]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.580
= Slack Time                         0.541
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.769    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.768    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.665    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.665    |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | -0.540    |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.540    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[11]           | CK->Q     | DFFRHQX1  | 0.264     | 0.075     |           | 0.265     | -0.276    |
| dsm/int1_out[11]                   |           |           | 0.000     | 0.075     | 0.003     | 0.265     | -0.276    |
| dsm/addinc_I1_adder1_add_37_20_g676| A->S      | ADDFX1    | 0.243     | 0.028     |           | 0.508     | -0.033    |
| __5703                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[11]               |           |           | 0.000     | 0.028     |           | 0.508     | -0.033    |
| dsm/g3426__2683                    | AN->Y     | NOR2BX1   | 0.072     | 0.037     |           | 0.580     | 0.039     |
| dsm/n_160                          |           |           | 0.000     | 0.037     | 0.001     | 0.580     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.314     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.314     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.417     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.417     |
| dsm/CTS_ccl_a_buf_00136            | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.001     | 0.543     |
| dsm/CTS_6                          |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.543     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 404 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[26]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[26]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.034
+ Phase Shift                        0.000
= Required Time                      0.037
- Arrival Time                       0.579
= Slack Time                         0.542
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.769    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.769    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.666    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.666    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.539    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.539    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[26]           | CK->Q     | DFFRHQX1  | 0.260     | 0.066     |           | 0.263     | -0.279    |
| dsm/int3_out[26]                   |           |           | 0.000     | 0.066     | 0.002     | 0.263     | -0.279    |
| dsm/addinc_I3_adder1_add_37_20_g655| A->S      | ADDFX1    | 0.240     | 0.029     |           | 0.502     | -0.040    |
| __4547                             |           |           |           |           |           |           |           |
| dsm/I3_adder_out[26]               |           |           | 0.000     | 0.029     |           | 0.502     | -0.040    |
| dsm/g3392__8780                    | AN->Y     | NOR2BX1   | 0.077     | 0.047     |           | 0.579     | 0.037     |
| dsm/n_194                          |           |           | 0.000     | 0.047     | 0.001     | 0.579     | 0.037     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.314     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.315     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.418     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.418     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.544     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.545     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 405 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[8]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.032
- Arrival Time                       0.574
= Slack Time                         0.542
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.770    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.769    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.666    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.666    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.549    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.549    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[8]            | CK->Q     | DFFRHQX1  | 0.263     | 0.072     |           | 0.256     | -0.286    |
| dsm/int3_out[8]                    |           |           | 0.000     | 0.072     | 0.002     | 0.256     | -0.286    |
| dsm/addinc_I3_adder1_add_37_20_g673| A->S      | ADDFX1    | 0.245     | 0.034     |           | 0.501     | -0.041    |
| dsm/I3_adder_out[8]                |           |           | 0.000     | 0.034     | 0.001     | 0.501     | -0.041    |
| dsm/g3405__8757                    | AN->Y     | NOR2BX1   | 0.073     | 0.036     |           | 0.574     | 0.032     |
| dsm/n_181                          |           |           | 0.000     | 0.036     | 0.001     | 0.574     | 0.032     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.315     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.315     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.418     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.418     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.536     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.536     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 406 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[8]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[8]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.038
- Arrival Time                       0.582
= Slack Time                         0.544
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.771    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.771    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.668    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.668    |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | -0.543    |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.543    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[8]            | CK->Q     | DFFRHQX1  | 0.264     | 0.078     |           | 0.265     | -0.279    |
| dsm/int2_out[8]                    |           |           | 0.000     | 0.078     | 0.003     | 0.265     | -0.279    |
| dsm/addinc_I2_adder1_add_37_20_g673| A->S      | ADDFX1    | 0.246     | 0.031     |           | 0.511     | -0.033    |
| __6083                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[8]                |           |           | 0.000     | 0.031     |           | 0.511     | -0.033    |
| dsm/g3423__1474                    | AN->Y     | NOR2BX1   | 0.071     | 0.034     |           | 0.582     | 0.038     |
| dsm/n_163                          |           |           | 0.000     | 0.034     |           | 0.582     | 0.038     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.316     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.317     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.420     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.420     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.544     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.544     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 407 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[9]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[9]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.005000
  Other End Arrival Time             0.000
+ Hold                               0.036
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.580
= Slack Time                         0.544
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.771    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.771    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.668    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.668    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.539    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.539    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[9]            | CK->Q     | DFFRHQX1  | 0.263     | 0.068     |           | 0.268     | -0.276    |
| dsm/int3_out[9]                    |           |           | 0.000     | 0.068     | 0.002     | 0.268     | -0.276    |
| dsm/addinc_I3_adder1_add_37_20_g672| A->S      | ADDFX1    | 0.241     | 0.029     |           | 0.508     | -0.036    |
| dsm/I3_adder_out[9]                |           |           | 0.000     | 0.029     |           | 0.508     | -0.036    |
| dsm/g3446__1857                    | AN->Y     | NOR2BX1   | 0.072     | 0.038     |           | 0.580     | 0.036     |
| dsm/n_140                          |           |           | 0.000     | 0.038     | 0.001     | 0.580     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.316     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.317     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.420     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.420     |
| dsm/CTS_ccl_a_buf_00172            | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.000     | 0.544     |
| dsm/CTS_3                          |           |           | 0.000     | 0.060     | 0.008     | 0.000     | 0.544     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 408 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[19]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[19]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.036
+ Phase Shift                        0.000
= Required Time                      0.038
- Arrival Time                       0.584
= Slack Time                         0.546
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.774    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.773    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.670    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.670    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.544    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.544    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[19]           | CK->Q     | DFFRHQX1  | 0.263     | 0.071     |           | 0.265     | -0.281    |
| dsm/int1_out[19]                   |           |           | 0.000     | 0.071     | 0.002     | 0.265     | -0.281    |
| dsm/addinc_I1_adder1_add_37_20_g668| A->S      | ADDFX1    | 0.243     | 0.031     |           | 0.508     | -0.038    |
| __6877                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[19]               |           |           | 0.000     | 0.031     |           | 0.508     | -0.038    |
| dsm/g3435__5953                    | AN->Y     | NOR2BX1   | 0.076     | 0.044     |           | 0.584     | 0.038     |
| dsm/n_151                          |           |           | 0.000     | 0.044     | 0.001     | 0.584     | 0.038     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.318     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.319     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.422     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.422     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.548     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.548     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 409 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.008
+ Phase Shift                        0.000
= Required Time                     -0.006
- Arrival Time                       0.541
= Slack Time                         0.547
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.775    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.774    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.671    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.671    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.546    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.545    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[1]           | CK->Q     | DFFRHQX1  | 0.273     | 0.091     |           | 0.274     | -0.273    |
| dem_out_r[1]                       |           |           | 0.000     | 0.091     | 0.003     | 0.274     | -0.273    |
| dem_r/g14391__5795                 | A->Y      | NAND2XL   | 0.087     | 0.060     |           | 0.362     | -0.185    |
| dem_r/n_40                         |           |           | 0.000     | 0.060     | 0.001     | 0.362     | -0.185    |
| dem_r/g14077__9906                 | B0->Y     | OAI211X1  | 0.179     | 0.152     |           | 0.541     | -0.006    |
| dem_r/n_334                        |           |           | 0.000     | 0.152     | 0.001     | 0.541     | -0.006    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.320     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.321     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.423     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.423     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.549     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.549     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 410 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[24]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[24]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.036
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.584
= Slack Time                         0.548
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.775    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.774    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.672    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.672    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.548    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.548    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[24]           | CK->Q     | DFFRHQX1  | 0.261     | 0.072     |           | 0.261     | -0.287    |
| dsm/int1_out[24]                   |           |           | 0.000     | 0.072     | 0.002     | 0.261     | -0.287    |
| dsm/addinc_I1_adder1_add_37_20_g663| A->S      | ADDFX1    | 0.247     | 0.038     |           | 0.508     | -0.039    |
| __1474                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[24]               |           |           | 0.000     | 0.038     | 0.001     | 0.508     | -0.039    |
| dsm/g3438__5266                    | AN->Y     | NOR2BX1   | 0.076     | 0.037     |           | 0.584     | 0.036     |
| dsm/n_148                          |           |           | 0.000     | 0.037     | 0.001     | 0.584     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.320     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.321     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.423     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.423     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.547     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.547     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 411 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.000
+ Phase Shift                        0.000
= Required Time                      0.002
- Arrival Time                       0.550
= Slack Time                         0.548
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.776    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.775    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.672    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.672    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.546    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.546    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[3]           | CK->Q     | DFFRHQX1  | 0.286     | 0.116     |           | 0.288     | -0.260    |
| dem_out_r[3]                       |           |           | 0.000     | 0.116     | 0.004     | 0.288     | -0.260    |
| dem_r/g14390__2703                 | A->Y      | NAND2XL   | 0.097     | 0.055     |           | 0.385     | -0.163    |
| dem_r/n_41                         |           |           | 0.000     | 0.055     | 0.001     | 0.385     | -0.163    |
| dem_r/g14047__8757                 | B0->Y     | OAI211X1  | 0.164     | 0.133     |           | 0.550     | 0.002     |
| dem_r/n_348                        |           |           | 0.000     | 0.133     | 0.001     | 0.550     | 0.002     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.320     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.321     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.424     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.424     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.550     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.550     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 412 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                               0.006
+ Phase Shift                        0.000
= Required Time                     -0.001
- Arrival Time                       0.548
= Slack Time                         0.549
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.776    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.775    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.673    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.673    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.556    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.555    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[3]           | CK->Q     | DFFRHQX1  | 0.293     | 0.126     |           | 0.287     | -0.262    |
| dem_out_l[3]                       |           |           | 0.000     | 0.126     | 0.005     | 0.287     | -0.262    |
| dem_l/g14390__2900                 | A->Y      | NAND2XL   | 0.103     | 0.056     |           | 0.390     | -0.159    |
| dem_l/n_41                         |           |           | 0.000     | 0.056     | 0.001     | 0.390     | -0.159    |
| dem_l/g14047__4296                 | B0->Y     | OAI211X1  | 0.158     | 0.120     |           | 0.548     | -0.001    |
| dem_l/n_348                        |           |           | 0.000     | 0.120     | 0.001     | 0.548     | -0.001    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.321     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.322     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.424     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.424     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.541     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.542     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 413 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[24]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[24]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.042
- Arrival Time                       0.593
= Slack Time                         0.551
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.778    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.777    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.675    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.675    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.548    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.548    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[24]           | CK->Q     | DFFRHQX1  | 0.269     | 0.084     |           | 0.272     | -0.279    |
| dsm/int2_out[24]                   |           |           | 0.000     | 0.084     | 0.003     | 0.272     | -0.279    |
| dsm/addinc_I2_adder1_add_37_20_g657| A->S      | ADDFX1    | 0.250     | 0.033     |           | 0.522     | -0.029    |
| __4547                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[24]               |           |           | 0.000     | 0.033     | 0.001     | 0.522     | -0.029    |
| dsm/g3411__2250                    | AN->Y     | NOR2BX1   | 0.071     | 0.032     |           | 0.593     | 0.042     |
| dsm/n_175                          |           |           | 0.000     | 0.032     |           | 0.593     | 0.042     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.323     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.324     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.427     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.427     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.553     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.553     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 414 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[13]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[13]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.017
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.021
- Arrival Time                       0.572
= Slack Time                         0.551
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.778    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.777    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.676    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.676    |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | -0.568    |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | -0.568    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[13]           | CK->Q     | DFFRHQX1  | 0.268     | 0.082     |           | 0.251     | -0.300    |
| dsm/int1_out[13]                   |           |           | 0.000     | 0.082     | 0.003     | 0.251     | -0.300    |
| dsm/addinc_I1_adder1_add_37_20_g674| A->S      | ADDFX1    | 0.248     | 0.032     |           | 0.500     | -0.051    |
| __1786                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[13]               |           |           | 0.000     | 0.032     |           | 0.500     | -0.051    |
| dsm/g3428__6877                    | AN->Y     | NOR2BX1   | 0.073     | 0.036     |           | 0.572     | 0.021     |
| dsm/n_158                          |           |           | 0.000     | 0.036     | 0.001     | 0.572     | 0.021     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.323     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.324     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.426     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.426     |
| dsm/CTS_ccl_a_buf_00168            | A->Y      | CLKBUFX3  | 0.108     | 0.063     |           | -0.017    | 0.534     |
| dsm/CTS_9                          |           |           | 0.000     | 0.063     | 0.007     | -0.017    | 0.534     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 415 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[19]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[19]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.595
= Slack Time                         0.553
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.780    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.779    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.677    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.677    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.551    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.550    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[19]           | CK->Q     | DFFRHQX1  | 0.267     | 0.078     |           | 0.269     | -0.284    |
| dsm/int2_out[19]                   |           |           | 0.000     | 0.078     | 0.003     | 0.269     | -0.284    |
| dsm/addinc_I2_adder1_add_37_20_g662| A->S      | ADDFX1    | 0.252     | 0.041     |           | 0.521     | -0.032    |
| __2900                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[19]               |           |           | 0.000     | 0.041     | 0.001     | 0.521     | -0.032    |
| dsm/g3462__1786                    | AN->Y     | NOR2BX1   | 0.075     | 0.032     |           | 0.595     | 0.043     |
| dsm/n_124                          |           |           | 0.000     | 0.032     |           | 0.595     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.325     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.326     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.428     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.428     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.555     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.555     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 416 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[3]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[3]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                               0.041
+ Phase Shift                        0.000
= Required Time                      0.046
- Arrival Time                       0.600
= Slack Time                         0.554
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.782    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.781    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.678    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.678    |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | -0.550    |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | -0.549    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[3]            | CK->Q     | DFFRHQX1  | 0.273     | 0.086     |           | 0.278     | -0.277    |
| dsm/int1_out[3]                    |           |           | 0.000     | 0.086     | 0.003     | 0.278     | -0.277    |
| dsm/addinc_I1_adder1_add_37_20_g684| A->S      | ADDFX1    | 0.250     | 0.032     |           | 0.528     | -0.026    |
| __1840                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[3]                |           |           | 0.000     | 0.032     |           | 0.528     | -0.026    |
| dsm/g3420__8780                    | AN->Y     | NOR2BX1   | 0.072     | 0.035     |           | 0.600     | 0.046     |
| dsm/n_166                          |           |           | 0.000     | 0.035     | 0.001     | 0.600     | 0.046     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.327     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.327     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.430     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.430     |
| dsm/CTS_ccl_a_buf_00140            | A->Y      | CLKBUFX4  | 0.129     | 0.068     |           | 0.005     | 0.559     |
| dsm/CTS_1                          |           |           | 0.000     | 0.068     | 0.010     | 0.005     | 0.559     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 417 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[2]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.000
+ Phase Shift                        0.000
= Required Time                     -0.007
- Arrival Time                       0.548
= Slack Time                         0.555
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.782    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.781    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.679    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.679    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.562    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.562    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[2]           | CK->Q     | DFFRHQX1  | 0.290     | 0.121     |           | 0.284     | -0.271    |
| dem_out_l[2]                       |           |           | 0.000     | 0.121     | 0.004     | 0.284     | -0.271    |
| dem_l/g14395__1786                 | A->Y      | NAND2XL   | 0.099     | 0.053     |           | 0.383     | -0.172    |
| dem_l/n_36                         |           |           | 0.000     | 0.053     | 0.001     | 0.383     | -0.172    |
| dem_l/g14050__4547                 | B0->Y     | OAI211X1  | 0.165     | 0.136     |           | 0.548     | -0.007    |
| dem_l/n_345                        |           |           | 0.000     | 0.136     | 0.001     | 0.548     | -0.007    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.327     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.328     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.430     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.430     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.548     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.548     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 418 MET Hold Check
Beginpoint: dem_r/t3_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_1_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.021
+ Phase Shift                        0.000
= Required Time                     -0.021
- Arrival Time                       0.534
= Slack Time                         0.555
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.783    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.782    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.679    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.679    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.555    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.555    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.258     | 0.065     |           | 0.259     | -0.296    |
| dem_r/t3_1_1_I1[0]                 |           |           | 0.000     | 0.065     | 0.002     | 0.259     | -0.296    |
| dem_r/g14348__2391                 | B0->Y     | OAI22X1   | 0.078     | 0.067     |           | 0.337     | -0.218    |
| dem_r/n_107                        |           |           | 0.000     | 0.067     |           | 0.337     | -0.218    |
| dem_r/g14184__1857                 | A->Y      | XNOR2X1   | 0.197     | 0.030     |           | 0.534     | -0.021    |
| dem_r/n_240                        |           |           | 0.000     | 0.030     | 0.001     | 0.534     | -0.021    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.328     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.329     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.431     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.431     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.556     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.556     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 419 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[17]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[17]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.015
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.025
- Arrival Time                       0.580
= Slack Time                         0.555
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.783    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.782    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.680    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.680    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.571    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.570    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[17]           | CK->Q     | DFFRHQX1  | 0.272     | 0.085     |           | 0.257     | -0.299    |
| dsm/int2_out[17]                   |           |           | 0.000     | 0.085     | 0.003     | 0.257     | -0.299    |
| dsm/addinc_I2_adder1_add_37_20_g664| A->S      | ADDFX1    | 0.250     | 0.033     |           | 0.507     | -0.048    |
| __7675                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[17]               |           |           | 0.000     | 0.033     |           | 0.507     | -0.048    |
| dsm/g3456__6877                    | AN->Y     | NOR2BX1   | 0.073     | 0.037     |           | 0.580     | 0.025     |
| dsm/n_130                          |           |           | 0.000     | 0.037     | 0.001     | 0.580     | 0.025     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.328     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.329     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.431     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.431     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.540     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.540     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 420 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[14]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[14]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.595
= Slack Time                         0.556
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.784    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.783    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.680    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.680    |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | -0.554    |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | -0.554    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[14]           | CK->Q     | DFFRHQX1  | 0.268     | 0.080     |           | 0.270     | -0.286    |
| dsm/int2_out[14]                   |           |           | 0.000     | 0.080     | 0.003     | 0.270     | -0.286    |
| dsm/addinc_I2_adder1_add_37_20_g667| A->S      | ADDFX1    | 0.249     | 0.034     |           | 0.519     | -0.037    |
| __1786                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[14]               |           |           | 0.000     | 0.034     | 0.001     | 0.519     | -0.037    |
| dsm/g3413__2703                    | AN->Y     | NOR2BX1   | 0.076     | 0.041     |           | 0.595     | 0.039     |
| dsm/n_173                          |           |           | 0.000     | 0.041     | 0.001     | 0.595     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.328     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.329     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.432     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.432     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.558     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.558     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 421 MET Hold Check
Beginpoint: dem_r/t3_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_2_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.017000
  Other End Arrival Time             0.002
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.534
= Slack Time                         0.556
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.784    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.783    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.681    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.681    |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | -0.571    |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | -0.571    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t3_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.260     | 0.063     |           | 0.245     | -0.311    |
| dem_r/t3_2_1_I1[0]                 |           |           | 0.000     | 0.063     | 0.002     | 0.245     | -0.311    |
| dem_r/g14354__5703                 | B0->Y     | OAI22X1   | 0.082     | 0.075     |           | 0.327     | -0.229    |
| dem_r/n_101                        |           |           | 0.000     | 0.075     | 0.001     | 0.327     | -0.229    |
| dem_r/g14185__9906                 | A->Y      | XNOR2X1   | 0.207     | 0.040     |           | 0.534     | -0.022    |
| dem_r/n_239                        |           |           | 0.000     | 0.040     | 0.001     | 0.534     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.329     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.330     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.432     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.432     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.558     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.559     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 422 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[20]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[20]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.035
+ Phase Shift                        0.000
= Required Time                      0.038
- Arrival Time                       0.598
= Slack Time                         0.560
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.787    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.786    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.684    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.684    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.557    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.556    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[20]           | CK->Q     | DFFRHQX1  | 0.270     | 0.081     |           | 0.273     | -0.287    |
| dsm/int2_out[20]                   |           |           | 0.000     | 0.081     | 0.003     | 0.273     | -0.287    |
| dsm/addinc_I2_adder1_add_37_20_g661| A->S      | ADDFX1    | 0.247     | 0.029     |           | 0.520     | -0.040    |
| __6877                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[20]               |           |           | 0.000     | 0.029     |           | 0.520     | -0.040    |
| dsm/g3412__6083                    | AN->Y     | NOR2BX1   | 0.078     | 0.049     |           | 0.598     | 0.038     |
| dsm/n_174                          |           |           | 0.000     | 0.049     | 0.001     | 0.598     | 0.038     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.332     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.333     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.436     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.436     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.563     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.563     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 423 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[16]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[16]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.009000
  Other End Arrival Time            -0.015
+ Hold                               0.037
+ Phase Shift                        0.000
= Required Time                      0.022
- Arrival Time                       0.583
= Slack Time                         0.560
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.788    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.787    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.684    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.684    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.567    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.567    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[16]           | CK->Q     | DFFRHQX1  | 0.268     | 0.081     |           | 0.262     | -0.299    |
| dsm/int2_out[16]                   |           |           | 0.000     | 0.081     | 0.003     | 0.262     | -0.299    |
| dsm/addinc_I2_adder1_add_37_20_g665| A->S      | ADDFX1    | 0.246     | 0.029     |           | 0.508     | -0.052    |
| __7118                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[16]               |           |           | 0.000     | 0.029     |           | 0.508     | -0.052    |
| dsm/g3414__5795                    | AN->Y     | NOR2BX1   | 0.075     | 0.043     |           | 0.583     | 0.022     |
| dsm/n_172                          |           |           | 0.000     | 0.043     | 0.001     | 0.583     | 0.022     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.333     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.334     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.436     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.436     |
| CTS_ccl_a_buf_00170                | A->Y      | CLKBUFX3  | 0.110     | 0.066     |           | -0.015    | 0.545     |
| CTS_14                             |           |           | 0.000     | 0.066     | 0.008     | -0.015    | 0.546     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 424 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[25]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[25]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.602
= Slack Time                         0.561
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.788    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.787    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.685    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.685    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.558    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.558    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[25]           | CK->Q     | DFFRHQX1  | 0.273     | 0.090     |           | 0.275     | -0.285    |
| dsm/int2_out[25]                   |           |           | 0.000     | 0.090     | 0.003     | 0.275     | -0.285    |
| dsm/addinc_I2_adder1_add_37_20_g656| A->S      | ADDFX1    | 0.253     | 0.034     |           | 0.529     | -0.032    |
| __1474                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[25]               |           |           | 0.000     | 0.034     | 0.001     | 0.529     | -0.032    |
| dsm/g3464__5703                    | AN->Y     | NOR2BX1   | 0.073     | 0.036     |           | 0.602     | 0.041     |
| dsm/n_122                          |           |           | 0.000     | 0.036     | 0.001     | 0.602     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.333     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.334     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.437     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.437     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.563     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.563     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 425 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[26]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[26]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.041
- Arrival Time                       0.603
= Slack Time                         0.561
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.789    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.788    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.685    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.685    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.559    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.559    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[26]           | CK->Q     | DFFRHQX1  | 0.274     | 0.092     |           | 0.277     | -0.284    |
| dsm/int2_out[26]                   |           |           | 0.000     | 0.092     | 0.003     | 0.277     | -0.284    |
| dsm/addinc_I2_adder1_add_37_20_g655| A->S      | ADDFX1    | 0.254     | 0.033     |           | 0.530     | -0.031    |
| __3772                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[26]               |           |           | 0.000     | 0.033     |           | 0.530     | -0.031    |
| dsm/g3401__2900                    | AN->Y     | NOR2BX1   | 0.072     | 0.036     |           | 0.603     | 0.041     |
| dsm/n_185                          |           |           | 0.000     | 0.036     | 0.001     | 0.603     | 0.041     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.334     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.334     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.437     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.437     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.564     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.564     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 426 MET Hold Check
Beginpoint: dem_l/t3_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_1_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.023
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.539
= Slack Time                         0.562
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.789    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.788    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.686    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.686    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.561    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.561    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.257     | 0.063     |           | 0.258     | -0.304    |
| dem_l/t3_1_1_I1[0]                 |           |           | 0.000     | 0.063     | 0.002     | 0.258     | -0.304    |
| dem_l/g14348__1857                 | B0->Y     | OAI22X1   | 0.080     | 0.072     |           | 0.338     | -0.223    |
| dem_l/n_107                        |           |           | 0.000     | 0.072     |           | 0.338     | -0.223    |
| dem_l/g14184__1786                 | A->Y      | XNOR2X1   | 0.201     | 0.033     |           | 0.539     | -0.022    |
| dem_l/n_240                        |           |           | 0.000     | 0.033     | 0.001     | 0.539     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.334     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.335     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.437     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.437     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.562     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.562     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 427 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[18]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[18]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.033
- Arrival Time                       0.597
= Slack Time                         0.565
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.792    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.792    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.689    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.689    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.571    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.571    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[18]           | CK->Q     | DFFRHQX1  | 0.276     | 0.097     |           | 0.270     | -0.295    |
| dsm/int2_out[18]                   |           |           | 0.000     | 0.097     | 0.003     | 0.270     | -0.295    |
| dsm/addinc_I2_adder1_add_37_20_g663| A->S      | ADDFX1    | 0.255     | 0.033     |           | 0.525     | -0.039    |
| __2391                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[18]               |           |           | 0.000     | 0.033     |           | 0.525     | -0.039    |
| dsm/g3409__7114                    | AN->Y     | NOR2BX1   | 0.072     | 0.035     |           | 0.597     | 0.033     |
| dsm/n_177                          |           |           | 0.000     | 0.035     | 0.001     | 0.597     | 0.033     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.337     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.338     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.441     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.441     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.558     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.558     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 428 MET Hold Check
Beginpoint: dem_inR_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I1_reg[1]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.002000
  Other End Arrival Time             0.001
+ Hold                              -0.057
+ Phase Shift                        0.000
= Required Time                     -0.057
- Arrival Time                       0.508
= Slack Time                         0.565
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.793    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.792    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.690    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.690    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.563    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.563    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[0]                     | CK->Q     | SDFFRHQX1 | 0.251     | 0.047     |           | 0.253     | -0.312    |
| dem_inR[0]                         |           |           | 0.000     | 0.047     | 0.001     | 0.253     | -0.312    |
| g513                               | A->Y      | MX2X1     | 0.174     | 0.080     |           | 0.427     | -0.138    |
| dem_inR_ex[0]                      |           |           | 0.000     | 0.080     | 0.002     | 0.427     | -0.138    |
| dem_r/g14385__2250                 | A->Y      | NAND2X1   | 0.081     | 0.067     |           | 0.508     | -0.057    |
| dem_r/n_80                         |           |           | 0.000     | 0.067     | 0.002     | 0.508     | -0.057    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.338     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.339     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.441     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.441     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.566     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.566     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 429 MET Hold Check
Beginpoint: dem_inR_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I1_reg[0]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.002000
  Other End Arrival Time             0.001
+ Hold                              -0.057
+ Phase Shift                        0.000
= Required Time                     -0.057
- Arrival Time                       0.508
= Slack Time                         0.565
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.793    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.792    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.690    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.690    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.563    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.563    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[0]                     | CK->Q     | SDFFRHQX1 | 0.251     | 0.047     |           | 0.253     | -0.312    |
| dem_inR[0]                         |           |           | 0.000     | 0.047     | 0.001     | 0.253     | -0.312    |
| g513                               | A->Y      | MX2X1     | 0.174     | 0.080     |           | 0.427     | -0.138    |
| dem_inR_ex[0]                      |           |           | 0.000     | 0.080     | 0.002     | 0.427     | -0.138    |
| dem_r/g14385__2250                 | A->Y      | NAND2X1   | 0.081     | 0.067     |           | 0.508     | -0.057    |
| dem_r/n_80                         |           |           | 0.000     | 0.067     | 0.002     | 0.508     | -0.057    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.338     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.339     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.441     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.441     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.566     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.566     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 430 MET Hold Check
Beginpoint: dem_l/t2_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_1_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.008000
  Other End Arrival Time             0.001
+ Hold                              -0.022
+ Phase Shift                        0.000
= Required Time                     -0.021
- Arrival Time                       0.548
= Slack Time                         0.569
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.796    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.795    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.694    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.694    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.576    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.576    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.071     |           | 0.285     | -0.284    |
| dem_l/t2_1_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.003     | 0.285     | -0.284    |
| dem_l/g14263__1857                 | B1->Y     | AOI221X1  | 0.127     | 0.063     |           | 0.412     | -0.156    |
| dem_l/n_207                        |           |           | 0.000     | 0.063     | 0.001     | 0.412     | -0.156    |
| dem_l/g14191__2703                 | B->Y      | XNOR2X1   | 0.135     | 0.031     |           | 0.548     | -0.021    |
| dem_l/n_233                        |           |           | 0.000     | 0.031     | 0.001     | 0.548     | -0.021    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.341     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.342     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.445     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.445     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.569     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.569     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 431 MET Hold Check
Beginpoint: dem_r/t2_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_2_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.000
+ Hold                              -0.021
+ Phase Shift                        0.000
= Required Time                     -0.020
- Arrival Time                       0.550
= Slack Time                         0.571
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.798    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.797    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.695    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.695    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.570    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.000     | -0.570    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.073     |           | 0.292     | -0.279    |
| dem_r/t2_2_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.292     | -0.279    |
| dem_r/g14262__2900                 | B1->Y     | AOI221X1  | 0.126     | 0.061     |           | 0.418     | -0.153    |
| dem_r/n_208                        |           |           | 0.000     | 0.061     | 0.001     | 0.418     | -0.153    |
| dem_r/g14176__5266                 | B->Y      | XNOR2X1   | 0.133     | 0.028     |           | 0.550     | -0.020    |
| dem_r/n_246                        |           |           | 0.000     | 0.028     |           | 0.550     | -0.020    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.343     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.344     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.447     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.447     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.571     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.000     | 0.571     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 432 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[5]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[5]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.009
+ Phase Shift                        0.000
= Required Time                      0.010
- Arrival Time                       0.582
= Slack Time                         0.572
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.800    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.799    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.696    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.696    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.572    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.571    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[5]           | CK->Q     | DFFRHQX1  | 0.309     | 0.159     |           | 0.310     | -0.262    |
| dem_out_l[5]                       |           |           | 0.000     | 0.159     | 0.006     | 0.310     | -0.262    |
| dem_l/g14358__6877                 | A->Y      | NAND2XL   | 0.122     | 0.055     |           | 0.432     | -0.141    |
| dem_l/n_76                         |           |           | 0.000     | 0.055     |           | 0.432     | -0.141    |
| dem_l/g14076__1786                 | B0->Y     | OAI211X1  | 0.151     | 0.109     |           | 0.582     | 0.010     |
| dem_l/n_335                        |           |           | 0.000     | 0.109     |           | 0.582     | 0.010     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.345     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.346     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.449     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.449     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.573     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.574     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 433 MET Hold Check
Beginpoint: dsm/I2_chan1_reg_reg[15]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[15]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.006
+ Hold                               0.038
+ Phase Shift                        0.000
= Required Time                      0.032
- Arrival Time                       0.604
= Slack Time                         0.573
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.800    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.799    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.697    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.697    |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | -0.579    |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | -0.579    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I2_chan1_reg_reg[15]           | CK->Q     | DFFRHQX1  | 0.277     | 0.098     |           | 0.271     | -0.302    |
| dsm/int2_out[15]                   |           |           | 0.000     | 0.098     | 0.003     | 0.271     | -0.302    |
| dsm/addinc_I2_adder1_add_37_20_g666| A->S      | ADDFX1    | 0.258     | 0.037     |           | 0.529     | -0.044    |
| __8757                             |           |           |           |           |           |           |           |
| dsm/I2_adder_out[15]               |           |           | 0.000     | 0.037     | 0.001     | 0.529     | -0.044    |
| dsm/g3461__8757                    | AN->Y     | NOR2BX1   | 0.075     | 0.038     |           | 0.604     | 0.032     |
| dsm/n_125                          |           |           | 0.000     | 0.038     | 0.001     | 0.604     | 0.032     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.345     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.346     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.449     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.449     |
| dsm/CTS_ccl_a_buf_00166            | A->Y      | CLKBUFX3  | 0.117     | 0.064     |           | -0.007    | 0.566     |
| dsm/CTS_2                          |           |           | 0.000     | 0.064     | 0.007     | -0.006    | 0.566     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 434 MET Hold Check
Beginpoint: dem_r/t1_8_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_8_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.019
+ Phase Shift                        0.000
= Required Time                     -0.015
- Arrival Time                       0.558
= Slack Time                         0.573
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.800    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.799    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.697    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.697    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.569    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.568    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_8_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.296     | 0.076     |           | 0.300     | -0.272    |
| dem_r/t1_8_1_I1[1]                 |           |           | 0.000     | 0.076     | 0.003     | 0.300     | -0.272    |
| dem_r/g14345__1309                 | B0->Y     | AOI22X1   | 0.094     | 0.076     |           | 0.394     | -0.178    |
| dem_r/n_110                        |           |           | 0.000     | 0.076     |           | 0.394     | -0.178    |
| dem_r/g14180__5795                 | A->Y      | XNOR2X1   | 0.164     | 0.031     |           | 0.558     | -0.015    |
| dem_r/n_242                        |           |           | 0.000     | 0.031     | 0.001     | 0.558     | -0.015    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.345     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.346     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.449     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.449     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.577     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.578     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 435 MET Hold Check
Beginpoint: dem_r/t1_1_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_1_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.022
+ Phase Shift                        0.000
= Required Time                     -0.021
- Arrival Time                       0.554
= Slack Time                         0.575
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.803    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.802    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.699    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.699    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.574    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.574    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_1_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.294     | 0.079     |           | 0.295     | -0.280    |
| dem_r/t1_1_1_I1[1]                 |           |           | 0.000     | 0.079     | 0.003     | 0.295     | -0.280    |
| dem_r/g14352__1786                 | B0->Y     | AOI22X1   | 0.096     | 0.076     |           | 0.391     | -0.184    |
| dem_r/n_103                        |           |           | 0.000     | 0.076     |           | 0.391     | -0.184    |
| dem_r/g14190__4547                 | A->Y      | XNOR2X1   | 0.163     | 0.030     |           | 0.554     | -0.021    |
| dem_r/n_234                        |           |           | 0.000     | 0.030     | 0.001     | 0.554     | -0.021    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.347     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.348     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.451     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.451     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.576     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.576     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 436 MET Hold Check
Beginpoint: dem_l/t1_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_1_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.020
+ Phase Shift                        0.000
= Required Time                     -0.027
- Arrival Time                       0.551
= Slack Time                         0.578
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.805    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.804    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.702    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.702    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.585    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.585    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.296     | 0.078     |           | 0.288     | -0.289    |
| dem_l/t1_1_1_I1[0]                 |           |           | 0.000     | 0.078     | 0.003     | 0.288     | -0.289    |
| dem_l/g14268__1474                 | B1->Y     | AOI221X2  | 0.131     | 0.056     |           | 0.420     | -0.158    |
| dem_l/n_202                        |           |           | 0.000     | 0.056     | 0.002     | 0.420     | -0.158    |
| dem_l/g14190__6083                 | B->Y      | XNOR2X1   | 0.131     | 0.030     |           | 0.551     | -0.027    |
| dem_l/n_234                        |           |           | 0.000     | 0.030     | 0.001     | 0.551     | -0.027    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.350     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.351     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.453     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.453     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.570     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.571     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 437 MET Hold Check
Beginpoint: dem_l/t3_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t3_2_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.002000
  Other End Arrival Time             0.001
+ Hold                              -0.024
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.558
= Slack Time                         0.581
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.808    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.807    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.705    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.705    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.578    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.578    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t3_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.262     | 0.068     |           | 0.264     | -0.316    |
| dem_l/t3_2_1_I1[0]                 |           |           | 0.000     | 0.068     | 0.002     | 0.264     | -0.316    |
| dem_l/g14354__4547                 | B0->Y     | OAI22X1   | 0.087     | 0.080     |           | 0.352     | -0.229    |
| dem_l/n_101                        |           |           | 0.000     | 0.080     | 0.001     | 0.352     | -0.229    |
| dem_l/g14185__5953                 | A->Y      | XNOR2X1   | 0.206     | 0.035     |           | 0.558     | -0.023    |
| dem_l/n_239                        |           |           | 0.000     | 0.035     | 0.001     | 0.558     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.353     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.354     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.457     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.457     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.581     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.582     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 438 MET Hold Check
Beginpoint: dem_r/t2_1_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_1_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                              -0.023
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.558
= Slack Time                         0.581
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.808    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.807    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.705    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.705    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.581    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.581    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_1_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.073     |           | 0.291     | -0.290    |
| dem_r/t2_1_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.291     | -0.290    |
| dem_r/g14263__2391                 | B1->Y     | AOI221X1  | 0.130     | 0.064     |           | 0.421     | -0.160    |
| dem_r/n_207                        |           |           | 0.000     | 0.064     | 0.001     | 0.421     | -0.160    |
| dem_r/g14191__9682                 | B->Y      | XNOR2X1   | 0.137     | 0.033     |           | 0.558     | -0.023    |
| dem_r/n_233                        |           |           | 0.000     | 0.033     | 0.001     | 0.558     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.353     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.354     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.457     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.457     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.581     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.581     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 439 MET Hold Check
Beginpoint: dem_r/t1_5_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_5_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.019
+ Phase Shift                        0.000
= Required Time                     -0.014
- Arrival Time                       0.567
= Slack Time                         0.581
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.808    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.807    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.705    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.705    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.577    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.576    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_5_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.301     | 0.085     |           | 0.305     | -0.276    |
| dem_r/t1_5_1_I1[1]                 |           |           | 0.000     | 0.085     | 0.003     | 0.305     | -0.276    |
| dem_r/g14341__1474                 | B0->Y     | AOI22X1   | 0.099     | 0.076     |           | 0.404     | -0.177    |
| dem_r/n_114                        |           |           | 0.000     | 0.076     |           | 0.404     | -0.177    |
| dem_r/g14177__2250                 | A->Y      | XNOR2X1   | 0.163     | 0.030     |           | 0.567     | -0.014    |
| dem_r/n_245                        |           |           | 0.000     | 0.030     | 0.001     | 0.567     | -0.014    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.353     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.354     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.457     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.457     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.585     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.586     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 440 MET Hold Check
Beginpoint: dem_l/t2_2_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_2_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.020
+ Phase Shift                        0.000
= Required Time                     -0.018
- Arrival Time                       0.563
= Slack Time                         0.581
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.809    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.808    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.705    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.705    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.579    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.579    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_2_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.291     | 0.071     |           | 0.293     | -0.288    |
| dem_l/t2_2_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.003     | 0.293     | -0.288    |
| dem_l/g14262__5019                 | B1->Y     | AOI221X1  | 0.134     | 0.069     |           | 0.427     | -0.154    |
| dem_l/n_208                        |           |           | 0.000     | 0.069     | 0.001     | 0.427     | -0.154    |
| dem_l/g14176__2683                 | B->Y      | XNOR2X1   | 0.136     | 0.028     |           | 0.563     | -0.018    |
| dem_l/n_246                        |           |           | 0.000     | 0.028     |           | 0.563     | -0.018    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.354     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.355     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.457     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.457     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.583     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.583     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 441 MET Hold Check
Beginpoint: dem_r/t1_7_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_7_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.020
+ Phase Shift                        0.000
= Required Time                     -0.015
- Arrival Time                       0.567
= Slack Time                         0.582
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.810    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.809    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.706    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.706    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.578    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.578    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_7_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.300     | 0.084     |           | 0.305     | -0.278    |
| dem_r/t1_7_1_I1[1]                 |           |           | 0.000     | 0.084     | 0.003     | 0.305     | -0.278    |
| dem_r/g14344__2683                 | B0->Y     | AOI22X1   | 0.098     | 0.075     |           | 0.403     | -0.180    |
| dem_r/n_111                        |           |           | 0.000     | 0.075     |           | 0.403     | -0.180    |
| dem_r/g14175__7114                 | A->Y      | XNOR2X1   | 0.164     | 0.032     |           | 0.567     | -0.015    |
| dem_r/n_247                        |           |           | 0.000     | 0.032     | 0.001     | 0.567     | -0.015    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.355     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.356     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.459     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.459     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.587     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.587     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 442 MET Hold Check
Beginpoint: dem_l/t2_3_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_3_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.021
+ Phase Shift                        0.000
= Required Time                     -0.020
- Arrival Time                       0.563
= Slack Time                         0.583
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.811    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.810    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.707    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.707    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.582    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.582    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_3_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.289     | 0.070     |           | 0.290     | -0.293    |
| dem_l/t2_3_1_I1[0]                 |           |           | 0.000     | 0.070     | 0.003     | 0.290     | -0.293    |
| dem_l/g14266__4296                 | B1->Y     | AOI221X1  | 0.136     | 0.071     |           | 0.426     | -0.157    |
| dem_l/n_204                        |           |           | 0.000     | 0.071     | 0.001     | 0.426     | -0.157    |
| dem_l/g14179__2900                 | B->Y      | XNOR2X1   | 0.137     | 0.028     |           | 0.563     | -0.020    |
| dem_l/n_243                        |           |           | 0.000     | 0.028     |           | 0.563     | -0.020    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.356     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.357     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.459     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.459     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.584     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.584     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 443 MET Hold Check
Beginpoint: dem_l/t1_4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_4_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.024
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.561
= Slack Time                         0.583
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.811    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.810    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.707    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.707    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.582    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.581    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_4_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.296     | 0.080     |           | 0.297     | -0.286    |
| dem_l/t1_4_1_I1[1]                 |           |           | 0.000     | 0.080     | 0.003     | 0.297     | -0.286    |
| dem_l/g14342__6083                 | B0->Y     | AOI22X1   | 0.097     | 0.077     |           | 0.394     | -0.189    |
| dem_l/n_113                        |           |           | 0.000     | 0.077     |           | 0.394     | -0.189    |
| dem_l/g14183__8757                 | A->Y      | XNOR2X1   | 0.167     | 0.036     |           | 0.561     | -0.022    |
| dem_l/n_241                        |           |           | 0.000     | 0.036     | 0.001     | 0.561     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.356     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.357     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.459     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.459     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.585     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.585     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 444 MET Hold Check
Beginpoint: dem_l/t1_5_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_5_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.021
+ Phase Shift                        0.000
= Required Time                     -0.019
- Arrival Time                       0.564
= Slack Time                         0.583
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.811    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.810    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.707    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.707    |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | -0.582    |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.008     | 0.002     | -0.581    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_5_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.299     | 0.086     |           | 0.300     | -0.283    |
| dem_l/t1_5_1_I1[1]                 |           |           | 0.000     | 0.086     | 0.003     | 0.300     | -0.283    |
| dem_l/g14341__2250                 | B0->Y     | AOI22X1   | 0.101     | 0.078     |           | 0.401     | -0.182    |
| dem_l/n_114                        |           |           | 0.000     | 0.078     |           | 0.401     | -0.182    |
| dem_l/g14177__1309                 | A->Y      | XNOR2X1   | 0.164     | 0.029     |           | 0.564     | -0.019    |
| dem_l/n_245                        |           |           | 0.000     | 0.029     |           | 0.564     | -0.019    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.356     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.357     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.459     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.459     |
| CTS_ccl_a_buf_00158                | A->Y      | CLKBUFX4  | 0.125     | 0.062     |           | 0.002     | 0.585     |
| CTS_6                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.585     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 445 MET Hold Check
Beginpoint: dem_l/t1_6_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_6_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.022
+ Phase Shift                        0.000
= Required Time                     -0.020
- Arrival Time                       0.565
= Slack Time                         0.585
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.812    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.811    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.708    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.708    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.583    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.583    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_6_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.073     |           | 0.294     | -0.291    |
| dem_l/t1_6_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.294     | -0.291    |
| dem_l/g14269__4547                 | B1->Y     | AOI221X1  | 0.133     | 0.067     |           | 0.427     | -0.157    |
| dem_l/n_199                        |           |           | 0.000     | 0.067     | 0.001     | 0.427     | -0.157    |
| dem_l/g14178__6877                 | B->Y      | XNOR2X1   | 0.137     | 0.032     |           | 0.565     | -0.020    |
| dem_l/n_244                        |           |           | 0.000     | 0.032     | 0.001     | 0.565     | -0.020    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.357     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.358     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.461     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.461     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.586     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.587     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 446 MET Hold Check
Beginpoint: dem_r/t2_3_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_3_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.021
+ Phase Shift                        0.000
= Required Time                     -0.028
- Arrival Time                       0.557
= Slack Time                         0.585
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.812    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.811    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.710    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.710    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.592    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.592    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_3_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.299     | 0.083     |           | 0.292     | -0.293    |
| dem_r/t2_3_1_I1[1]                 |           |           | 0.000     | 0.083     | 0.003     | 0.292     | -0.293    |
| dem_r/g14346__6877                 | B0->Y     | AOI22X1   | 0.099     | 0.078     |           | 0.391     | -0.194    |
| dem_r/n_109                        |           |           | 0.000     | 0.078     |           | 0.391     | -0.194    |
| dem_r/g14179__2703                 | A->Y      | XNOR2X1   | 0.166     | 0.033     |           | 0.557     | -0.028    |
| dem_r/n_243                        |           |           | 0.000     | 0.033     | 0.001     | 0.557     | -0.028    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.357     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.358     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.460     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.460     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.578     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.578     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 447 MET Hold Check
Beginpoint: dem_l/t1_7_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_7_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.001
+ Hold                              -0.021
+ Phase Shift                        0.000
= Required Time                     -0.020
- Arrival Time                       0.565
= Slack Time                         0.585
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.812    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.811    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.709    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.709    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.583    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.583    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_7_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.290     | 0.071     |           | 0.292     | -0.293    |
| dem_l/t1_7_1_I1[0]                 |           |           | 0.000     | 0.071     | 0.003     | 0.292     | -0.293    |
| dem_l/g14270__9682                 | B1->Y     | AOI221X1  | 0.136     | 0.070     |           | 0.428     | -0.157    |
| dem_l/n_197                        |           |           | 0.000     | 0.070     | 0.001     | 0.428     | -0.157    |
| dem_l/g14175__9682                 | B->Y      | XNOR2X1   | 0.137     | 0.029     |           | 0.565     | -0.020    |
| dem_l/n_247                        |           |           | 0.000     | 0.029     |           | 0.565     | -0.020    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.357     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.358     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.461     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.461     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.586     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.586     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 448 MET Hold Check
Beginpoint: dem_l/dem_out_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/dem_out_reg_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.001
+ Phase Shift                        0.000
= Required Time                      0.001
- Arrival Time                       0.587
= Slack Time                         0.585
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.813    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.812    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.709    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.709    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.585    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.585    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/dem_out_reg_reg[4]           | CK->Q     | DFFRHQX1  | 0.305     | 0.152     |           | 0.306     | -0.280    |
| dem_out_l[4]                       |           |           | 0.000     | 0.152     | 0.006     | 0.306     | -0.280    |
| dem_l/g14355__9682                 | A->Y      | NAND2XL   | 0.118     | 0.056     |           | 0.424     | -0.161    |
| dem_l/n_79                         |           |           | 0.000     | 0.056     | 0.001     | 0.424     | -0.161    |
| dem_l/g14072__2391                 | B0->Y     | OAI211X1  | 0.163     | 0.128     |           | 0.587     | 0.001     |
| dem_l/n_339                        |           |           | 0.000     | 0.128     | 0.001     | 0.587     | 0.001     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.358     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.359     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.462     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.462     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.586     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.586     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 449 MET Hold Check
Beginpoint: dem_l/t1_8_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_8_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.021
+ Phase Shift                        0.000
= Required Time                     -0.020
- Arrival Time                       0.567
= Slack Time                         0.587
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.815    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.814    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.711    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.711    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.586    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.586    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_8_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.288     | 0.068     |           | 0.289     | -0.298    |
| dem_l/t1_8_1_I1[0]                 |           |           | 0.000     | 0.068     | 0.003     | 0.289     | -0.298    |
| dem_l/g14272__1309                 | B1->Y     | AOI221X1  | 0.139     | 0.074     |           | 0.428     | -0.159    |
| dem_l/n_193                        |           |           | 0.000     | 0.074     | 0.002     | 0.428     | -0.159    |
| dem_l/g14180__2391                 | B->Y      | XNOR2X1   | 0.139     | 0.029     |           | 0.567     | -0.020    |
| dem_l/n_242                        |           |           | 0.000     | 0.029     |           | 0.567     | -0.020    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.360     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.361     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.463     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.463     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.588     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.588     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 450 MET Hold Check
Beginpoint: dem_r/t1_4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_4_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.023
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.566
= Slack Time                         0.588
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.816    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.815    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.712    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.712    |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | -0.587    |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | -0.587    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_4_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.298     | 0.087     |           | 0.299     | -0.289    |
| dem_r/t1_4_1_I1[1]                 |           |           | 0.000     | 0.087     | 0.004     | 0.299     | -0.289    |
| dem_r/g14342__4547                 | B0->Y     | AOI22X1   | 0.101     | 0.077     |           | 0.400     | -0.188    |
| dem_r/n_113                        |           |           | 0.000     | 0.077     |           | 0.400     | -0.188    |
| dem_r/g14183__5019                 | A->Y      | XNOR2X1   | 0.165     | 0.033     |           | 0.566     | -0.022    |
| dem_r/n_241                        |           |           | 0.000     | 0.033     | 0.001     | 0.566     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.360     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.361     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.464     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.464     |
| CTS_ccl_a_buf_00164                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | 0.001     | 0.589     |
| CTS_2                              |           |           | 0.000     | 0.060     | 0.008     | 0.001     | 0.589     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 451 MET Hold Check
Beginpoint: dem_r/t1_3_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_3_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.025
+ Phase Shift                        0.000
= Required Time                     -0.024
- Arrival Time                       0.566
= Slack Time                         0.589
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.817    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.816    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.713    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.713    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.589    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.588    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_3_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.294     | 0.078     |           | 0.295     | -0.295    |
| dem_r/t1_3_1_I1[1]                 |           |           | 0.000     | 0.078     | 0.003     | 0.295     | -0.295    |
| dem_r/g14353__5953                 | B0->Y     | AOI22X1   | 0.100     | 0.084     |           | 0.395     | -0.195    |
| dem_r/n_102                        |           |           | 0.000     | 0.084     |           | 0.395     | -0.195    |
| dem_r/g14189__1474                 | A->Y      | XNOR2X1   | 0.171     | 0.037     |           | 0.566     | -0.024    |
| dem_r/n_235                        |           |           | 0.000     | 0.037     | 0.001     | 0.566     | -0.024    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.362     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.363     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.466     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.466     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.590     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.591     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 452 MET Hold Check
Beginpoint: dem_r/t1_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_2_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.024
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.567
= Slack Time                         0.590
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.817    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.816    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.714    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.714    |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.589    |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.589    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.299     | 0.088     |           | 0.300     | -0.290    |
| dem_r/t1_2_1_I1[1]                 |           |           | 0.000     | 0.088     | 0.004     | 0.300     | -0.290    |
| dem_r/g14347__2900                 | B0->Y     | AOI22X1   | 0.101     | 0.077     |           | 0.401     | -0.189    |
| dem_r/n_108                        |           |           | 0.000     | 0.077     |           | 0.401     | -0.189    |
| dem_r/g14187__4296                 | A->Y      | XNOR2X1   | 0.166     | 0.034     |           | 0.567     | -0.023    |
| dem_r/n_237                        |           |           | 0.000     | 0.034     | 0.001     | 0.567     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.362     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.363     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.466     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.466     |
| CTS_ccl_a_buf_00154                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.591     |
| CTS_5                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.591     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 453 MET Hold Check
Beginpoint: dem_l/t1_2_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_2_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.020
+ Phase Shift                        0.000
= Required Time                     -0.027
- Arrival Time                       0.563
= Slack Time                         0.591
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.818    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.817    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.715    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.715    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.598    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.598    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_2_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.302     | 0.089     |           | 0.295     | -0.295    |
| dem_l/t1_2_1_I1[1]                 |           |           | 0.000     | 0.089     | 0.004     | 0.295     | -0.295    |
| dem_l/g14347__5019                 | B0->Y     | AOI22X1   | 0.103     | 0.079     |           | 0.398     | -0.192    |
| dem_l/n_108                        |           |           | 0.000     | 0.079     |           | 0.398     | -0.192    |
| dem_l/g14187__7114                 | A->Y      | XNOR2X1   | 0.165     | 0.031     |           | 0.563     | -0.027    |
| dem_l/n_237                        |           |           | 0.000     | 0.031     | 0.001     | 0.563     | -0.027    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.363     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.364     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.466     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.466     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.583     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.583     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 454 MET Hold Check
Beginpoint: dem_r/t2_4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t2_4_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.007
+ Hold                              -0.022
+ Phase Shift                        0.000
= Required Time                     -0.029
- Arrival Time                       0.563
= Slack Time                         0.592
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.820    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.819    |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | -0.717    |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | -0.717    |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | -0.599    |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | -0.599    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t2_4_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.298     | 0.082     |           | 0.291     | -0.301    |
| dem_r/t2_4_1_I1[1]                 |           |           | 0.000     | 0.082     | 0.003     | 0.291     | -0.301    |
| dem_r/g14351__8757                 | B0->Y     | AOI22X1   | 0.102     | 0.084     |           | 0.393     | -0.199    |
| dem_r/n_104                        |           |           | 0.000     | 0.084     |           | 0.393     | -0.199    |
| dem_r/g14188__3772                 | A->Y      | XNOR2X1   | 0.170     | 0.035     |           | 0.563     | -0.029    |
| dem_r/n_236                        |           |           | 0.000     | 0.035     | 0.001     | 0.563     | -0.029    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.365     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.366     |
| CTS_ccl_a_buf_00188                | A->Y      | CLKBUFX2  | 0.102     | 0.049     |           | -0.125    | 0.467     |
| CTS_15                             |           |           | 0.000     | 0.049     | 0.003     | -0.125    | 0.467     |
| CTS_ccl_a_buf_00156                | A->Y      | CLKBUFX4  | 0.118     | 0.065     |           | -0.007    | 0.585     |
| CTS_13                             |           |           | 0.000     | 0.065     | 0.009     | -0.007    | 0.585     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 455 MET Hold Check
Beginpoint: dem_r/dem_out_reg_reg[4]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/dem_out_reg_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                               0.000
+ Phase Shift                        0.000
= Required Time                      0.002
- Arrival Time                       0.594
= Slack Time                         0.592
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.820    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.819    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.716    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.716    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.592    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.591    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/dem_out_reg_reg[4]           | CK->Q     | DFFRHQX1  | 0.306     | 0.153     |           | 0.307     | -0.285    |
| dem_out_r[4]                       |           |           | 0.000     | 0.153     | 0.006     | 0.307     | -0.285    |
| dem_r/g14355__7114                 | A->Y      | NAND2XL   | 0.121     | 0.060     |           | 0.428     | -0.164    |
| dem_r/n_79                         |           |           | 0.000     | 0.060     | 0.001     | 0.428     | -0.164    |
| dem_r/g14072__5795                 | B0->Y     | OAI211X1  | 0.166     | 0.130     |           | 0.594     | 0.002     |
| dem_r/n_339                        |           |           | 0.000     | 0.130     | 0.001     | 0.594     | 0.002     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.365     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.366     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.469     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.469     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.593     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.594     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 456 MET Hold Check
Beginpoint: dem_r/t1_6_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t1_6_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.005
+ Hold                              -0.020
+ Phase Shift                        0.000
= Required Time                     -0.015
- Arrival Time                       0.579
= Slack Time                         0.594
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.822    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.821    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.718    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.718    |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | -0.590    |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.009     | 0.005     | -0.590    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t1_6_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.297     | 0.078     |           | 0.301     | -0.293    |
| dem_r/t1_6_1_I1[0]                 |           |           | 0.000     | 0.078     | 0.003     | 0.301     | -0.293    |
| dem_r/g14269__5703                 | B1->Y     | AOI221X1  | 0.139     | 0.069     |           | 0.440     | -0.154    |
| dem_r/n_199                        |           |           | 0.000     | 0.069     | 0.001     | 0.440     | -0.154    |
| dem_r/g14178__6083                 | B->Y      | XNOR2X1   | 0.139     | 0.033     |           | 0.579     | -0.015    |
| dem_r/n_244                        |           |           | 0.000     | 0.033     | 0.001     | 0.579     | -0.015    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.367     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.368     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.470     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.470     |
| dem_r/CTS_ccl_a_buf_00162          | A->Y      | CLKBUFX4  | 0.128     | 0.067     |           | 0.004     | 0.599     |
| dem_r/CTS_2                        |           |           | 0.000     | 0.067     | 0.010     | 0.005     | 0.599     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 457 MET Hold Check
Beginpoint: dem_l/t1_3_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_3_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.024
+ Phase Shift                        0.000
= Required Time                     -0.023
- Arrival Time                       0.572
= Slack Time                         0.595
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.822    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.821    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.718    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.718    |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | -0.594    |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.593    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t1_3_1_I1_reg[1]             | CK->Q     | SDFFRHQX1 | 0.298     | 0.086     |           | 0.299     | -0.295    |
| dem_l/t1_3_1_I1[1]                 |           |           | 0.000     | 0.086     | 0.003     | 0.299     | -0.295    |
| dem_l/g14353__1474                 | B0->Y     | AOI22X1   | 0.104     | 0.082     |           | 0.403     | -0.192    |
| dem_l/n_102                        |           |           | 0.000     | 0.082     |           | 0.403     | -0.192    |
| dem_l/g14189__2250                 | A->Y      | XNOR2X1   | 0.169     | 0.035     |           | 0.572     | -0.023    |
| dem_l/n_235                        |           |           | 0.000     | 0.035     | 0.001     | 0.572     | -0.023    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.367     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.368     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.471     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.471     |
| CTS_ccl_a_buf_00152                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.001     | 0.595     |
| CTS_4                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.596     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 458 MET Hold Check
Beginpoint: dsm/I1_chan1_reg_reg[27]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I1_chan2_reg_reg[27]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time            -0.000
+ Hold                               0.036
+ Phase Shift                        0.000
= Required Time                      0.036
- Arrival Time                       0.633
= Slack Time                         0.596
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.824    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.823    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.721    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.721    |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | -0.597    |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | -0.596    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I1_chan1_reg_reg[27]           | CK->Q     | DFFRHQX1  | 0.253     | 0.056     |           | 0.252     | -0.344    |
| dsm/int1_out[27]                   |           |           | 0.000     | 0.056     | 0.002     | 0.252     | -0.344    |
| dsm/addinc_I1_adder1_add_37_20_g688| A->Y      | XNOR2X1   | 0.153     | 0.030     |           | 0.406     | -0.191    |
| __8780                             |           |           |           |           |           |           |           |
| dsm/addinc_I1_adder1_add_37_20_n_0 |           |           | 0.000     | 0.030     | 0.001     | 0.406     | -0.191    |
| dsm/addinc_I1_adder1_add_37_20_g660| A->Y      | XNOR2X1   | 0.148     | 0.044     |           | 0.554     | -0.042    |
| __8780                             |           |           |           |           |           |           |           |
| dsm/I1_adder_out[27]               |           |           | 0.000     | 0.044     | 0.001     | 0.554     | -0.042    |
| dsm/g3443__7344                    | AN->Y     | NOR2BX1   | 0.079     | 0.037     |           | 0.633     | 0.036     |
| dsm/n_143                          |           |           | 0.000     | 0.037     | 0.001     | 0.633     | 0.036     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.369     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.370     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.472     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.472     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.596     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.596     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 459 MET Hold Check
Beginpoint: dem_l/t2_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t2_4_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.024
+ Phase Shift                        0.000
= Required Time                     -0.022
- Arrival Time                       0.576
= Slack Time                         0.598
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.825    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.824    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.722    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.722    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.596    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.596    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.073     |           | 0.294     | -0.304    |
| dem_l/t2_4_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.294     | -0.304    |
| dem_l/g14264__9906                 | B1->Y     | AOI221X1  | 0.140     | 0.072     |           | 0.434     | -0.164    |
| dem_l/n_206                        |           |           | 0.000     | 0.072     | 0.002     | 0.434     | -0.164    |
| dem_l/g14188__5266                 | B->Y      | XNOR2X1   | 0.142     | 0.036     |           | 0.576     | -0.022    |
| dem_l/n_236                        |           |           | 0.000     | 0.036     | 0.001     | 0.576     | -0.022    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.370     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.371     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.474     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.474     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.600     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.600     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 460 MET Hold Check
Beginpoint: dem_l/t4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t4_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.022
+ Phase Shift                        0.000
= Required Time                     -0.020
- Arrival Time                       0.591
= Slack Time                         0.611
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.839    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.838    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.735    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.735    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.610    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.609    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t4_1_I1_reg[0]               | CK->Q     | SDFFRHQX1 | 0.264     | 0.075     |           | 0.266     | -0.345    |
| dem_l/t4_1_I1[0]                   |           |           | 0.000     | 0.075     | 0.003     | 0.266     | -0.345    |
| dem_l/g14340__5266                 | A0->Y     | AOI22X1   | 0.121     | 0.078     |           | 0.388     | -0.224    |
| dem_l/n_115                        |           |           | 0.000     | 0.078     | 0.001     | 0.388     | -0.224    |
| dem_l/g14186__5703                 | A->Y      | XNOR2X1   | 0.204     | 0.032     |           | 0.591     | -0.020    |
| dem_l/n_238                        |           |           | 0.000     | 0.032     | 0.001     | 0.591     | -0.020    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.384     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.385     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.487     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.487     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.613     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.613     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 461 MET Hold Check
Beginpoint: dem_r/t4_1_I1_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t4_1_I1_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.001
+ Hold                              -0.021
+ Phase Shift                        0.000
= Required Time                     -0.021
- Arrival Time                       0.593
= Slack Time                         0.614
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.841    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.840    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.738    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.738    |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | -0.613    |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | -0.613    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_r/t4_1_I1_reg[1]               | CK->Q     | SDFFRHQX1 | 0.301     | 0.091     |           | 0.302     | -0.312    |
| dem_r/t4_1_I1[1]                   |           |           | 0.000     | 0.091     | 0.004     | 0.302     | -0.312    |
| dem_r/g14340__3772                 | B0->Y     | AOI22X1   | 0.116     | 0.100     |           | 0.418     | -0.195    |
| dem_r/n_115                        |           |           | 0.000     | 0.100     | 0.001     | 0.418     | -0.195    |
| dem_r/g14186__8780                 | A->Y      | XNOR2X1   | 0.175     | 0.030     |           | 0.593     | -0.021    |
| dem_r/n_238                        |           |           | 0.000     | 0.030     |           | 0.593     | -0.021    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.386     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.387     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.489     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.489     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.614     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.614     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 462 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[27]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I2_chan2_reg_reg[27]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.040
+ Phase Shift                        0.000
= Required Time                      0.043
- Arrival Time                       0.661
= Slack Time                         0.619
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.846    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.845    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.742    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.742    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.616    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.616    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[27]           | CK->Q     | DFFRHQX1  | 0.267     | 0.079     |           | 0.270     | -0.348    |
| dsm/int3_out[27]                   |           |           | 0.000     | 0.079     | 0.003     | 0.270     | -0.348    |
| dsm/g4275__2250                    | A0->Y     | OAI31X1   | 0.147     | 0.052     |           | 0.418     | -0.201    |
| dsm/overflow3                      |           |           | 0.000     | 0.052     | 0.001     | 0.418     | -0.201    |
| dsm/g3472__1840                    | A->Y      | OR3X4     | 0.164     | 0.103     |           | 0.582     | -0.037    |
| dsm/ovclr                          |           |           | 0.000     | 0.103     | 0.017     | 0.582     | -0.037    |
| dsm/g3465__7114                    | B->Y      | NOR2BX1   | 0.079     | 0.032     |           | 0.661     | 0.043     |
| dsm/n_121                          |           |           | 0.000     | 0.032     |           | 0.661     | 0.043     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.391     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.392     |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | 0.495     |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | 0.495     |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | 0.621     |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | 0.621     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 463 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[27]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I3_chan2_reg_reg[27]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.003000
  Other End Arrival Time            -0.000
+ Hold                               0.039
+ Phase Shift                        0.000
= Required Time                      0.039
- Arrival Time                       0.661
= Slack Time                         0.622
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.850    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.849    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.746    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.746    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.620    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.619    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[27]           | CK->Q     | DFFRHQX1  | 0.267     | 0.079     |           | 0.270     | -0.352    |
| dsm/int3_out[27]                   |           |           | 0.000     | 0.079     | 0.003     | 0.270     | -0.352    |
| dsm/g4275__2250                    | A0->Y     | OAI31X1   | 0.147     | 0.052     |           | 0.418     | -0.205    |
| dsm/overflow3                      |           |           | 0.000     | 0.052     | 0.001     | 0.418     | -0.205    |
| dsm/g3472__1840                    | A->Y      | OR3X4     | 0.164     | 0.103     |           | 0.582     | -0.041    |
| dsm/ovclr                          |           |           | 0.000     | 0.103     | 0.017     | 0.582     | -0.040    |
| dsm/g3397__9682                    | B->Y      | NOR2BX1   | 0.079     | 0.031     |           | 0.661     | 0.039     |
| dsm/n_189                          |           |           | 0.000     | 0.031     |           | 0.661     | 0.039     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.395     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.396     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.498     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.498     |
| CTS_ccl_a_buf_00148                | A->Y      | CLKBUFX4  | 0.124     | 0.060     |           | -0.000    | 0.622     |
| CTS_7                              |           |           | 0.000     | 0.060     | 0.008     | -0.000    | 0.622     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 464 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[27]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I5_chan2_out_reg[4]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.019
+ Phase Shift                        0.000
= Required Time                      0.022
- Arrival Time                       0.715
= Slack Time                         0.693
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.921    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.920    |
| dsm/CTS_ccl_a_buf_00184            | A->Y      | CLKBUFX3  | 0.103     | 0.068     |           | -0.124    | -0.817    |
| dsm/CTS_4                          |           |           | 0.000     | 0.068     | 0.008     | -0.124    | -0.817    |
| dsm/CTS_ccl_a_buf_00138            | A->Y      | CLKBUFX4  | 0.126     | 0.063     |           | 0.002     | -0.691    |
| dsm/CTS_7                          |           |           | 0.000     | 0.063     | 0.009     | 0.003     | -0.690    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[27]           | CK->Q     | DFFRHQX1  | 0.267     | 0.079     |           | 0.270     | -0.423    |
| dsm/int3_out[27]                   |           |           | 0.000     | 0.079     | 0.003     | 0.270     | -0.423    |
| dsm/g4526__2683                    | A0N->Y    | OAI2BB1X1 | 0.113     | 0.053     |           | 0.383     | -0.310    |
| dsm/n_355                          |           |           | 0.000     | 0.053     |           | 0.383     | -0.310    |
| dsm/addinc_I4_adder2_add_37_20_g692| A->Y      | XNOR2X1   | 0.156     | 0.037     |           | 0.539     | -0.154    |
| dsm/addinc_I4_adder2_add_37_20_n_0 |           |           | 0.000     | 0.037     | 0.001     | 0.539     | -0.154    |
| dsm/addinc_I4_adder2_add_37_20_g664| A->Y      | XNOR2X1   | 0.175     | 0.088     |           | 0.715     | 0.022     |
| dsm_out[4]                         |           |           | 0.000     | 0.088     | 0.003     | 0.715     | 0.022     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.466     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.467     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.569     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.569     |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | 0.696     |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | 0.696     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 465 MET Hold Check
Beginpoint: dem_l/t2_4_1_I1_reg[0]/Q
triggered with leading edge of mclk512
Endpoint: dem_l/t1_7_1_I1_reg[0]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.002
+ Hold                              -0.058
+ Phase Shift                        0.000
= Required Time                     -0.056
- Arrival Time                       0.672
= Slack Time                         0.728
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.956    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.955    |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | -0.852    |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.852    |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | -0.726    |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | -0.726    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_l/t2_4_1_I1_reg[0]             | CK->Q     | SDFFRHQX1 | 0.292     | 0.073     |           | 0.294     | -0.434    |
| dem_l/t2_4_1_I1[0]                 |           |           | 0.000     | 0.073     | 0.003     | 0.294     | -0.434    |
| dem_l/g14264__9906                 | B1->Y     | AOI221X1  | 0.140     | 0.072     |           | 0.434     | -0.294    |
| dem_l/n_206                        |           |           | 0.000     | 0.072     | 0.002     | 0.434     | -0.294    |
| dem_l/g14134__8780                 | A->Y      | NAND2X1   | 0.075     | 0.061     |           | 0.508     | -0.220    |
| dem_l/n_289                        |           |           | 0.000     | 0.061     | 0.002     | 0.508     | -0.220    |
| dem_l/g14130                       | A->Y      | INVX1     | 0.057     | 0.040     |           | 0.565     | -0.163    |
| dem_l/n_288                        |           |           | 0.000     | 0.040     | 0.001     | 0.565     | -0.163    |
| dem_l/g14097__1309                 | A1->Y     | OAI211X1  | 0.107     | 0.068     |           | 0.672     | -0.056    |
| dem_l/n_315                        |           |           | 0.000     | 0.068     | 0.002     | 0.672     | -0.056    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.500     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.501     |
| CTS_ccl_a_buf_00182                | A->Y      | CLKBUFX3  | 0.103     | 0.067     |           | -0.124    | 0.604     |
| CTS_3                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.604     |
| CTS_ccl_a_buf_00160                | A->Y      | CLKBUFX4  | 0.126     | 0.062     |           | 0.002     | 0.730     |
| CTS_1                              |           |           | 0.000     | 0.062     | 0.009     | 0.002     | 0.730     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 466 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[22]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I5_chan2_out_reg[1]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.029
+ Phase Shift                        0.000
= Required Time                      0.033
- Arrival Time                       0.764
= Slack Time                         0.731
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.959    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.958    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.855    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.855    |
| CTS_ccl_a_buf_00132                | A->Y      | CLKBUFX4  | 0.127     | 0.065     |           | 0.002     | -0.729    |
| CTS_10                             |           |           | 0.000     | 0.065     | 0.009     | 0.003     | -0.728    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[22]           | CK->Q     | DFFRHQX1  | 0.253     | 0.051     |           | 0.255     | -0.476    |
| dsm/int3_out[22]                   |           |           | 0.000     | 0.051     | 0.002     | 0.255     | -0.476    |
| dsm/g4525__9682                    | A0N->Y    | OAI2BB1X1 | 0.126     | 0.097     |           | 0.381     | -0.350    |
| dsm/n_350                          |           |           | 0.000     | 0.097     | 0.001     | 0.381     | -0.350    |
| dsm/addinc_I4_adder2_add_37_20_g669| A->S      | ADDFX1    | 0.278     | 0.074     |           | 0.659     | -0.072    |
| dsm/quan_in[22]                    |           |           | 0.000     | 0.074     | 0.002     | 0.659     | -0.072    |
| dsm/g4242__5953                    | AN->Y     | NOR2BX1   | 0.105     | 0.063     |           | 0.764     | 0.033     |
| dsm_out[1]                         |           |           | 0.000     | 0.063     | 0.002     | 0.764     | 0.033     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.504     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.505     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.607     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.607     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.734     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.735     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 467 MET Hold Check
Beginpoint: dem_inR_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_2_1_I1_reg[1]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.001000
  Other End Arrival Time             0.002
+ Hold                              -0.056
+ Phase Shift                        0.000
= Required Time                     -0.053
- Arrival Time                       0.686
= Slack Time                         0.740
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.967    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.966    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.864    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.864    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.737    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.736    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[1]                     | CK->Q     | SDFFRHQX1 | 0.257     | 0.057     |           | 0.260     | -0.480    |
| dem_inR[1]                         |           |           | 0.000     | 0.057     | 0.002     | 0.260     | -0.480    |
| g507                               | A->Y      | MX2X1     | 0.182     | 0.087     |           | 0.442     | -0.297    |
| dem_inR_ex[1]                      |           |           | 0.000     | 0.087     | 0.003     | 0.442     | -0.297    |
| dem_r/g14174__5703                 | B0->Y     | AOI22X2   | 0.118     | 0.101     |           | 0.560     | -0.180    |
| dem_r/n_250                        |           |           | 0.000     | 0.101     | 0.003     | 0.560     | -0.180    |
| dem_r/g14170__7118                 | AN->Y     | NAND2BX1  | 0.127     | 0.066     |           | 0.686     | -0.053    |
| dem_r/n_254                        |           |           | 0.000     | 0.066     | 0.002     | 0.686     | -0.053    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.512     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.513     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.615     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.615     |
| CTS_ccl_a_buf_00144                | A->Y      | CLKBUFX4  | 0.126     | 0.064     |           | 0.002     | 0.742     |
| CTS_11                             |           |           | 0.000     | 0.064     | 0.009     | 0.002     | 0.742     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 468 MET Hold Check
Beginpoint: dem_inR_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_1_1_I1_reg[1]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.002000
  Other End Arrival Time             0.001
+ Hold                              -0.052
+ Phase Shift                        0.000
= Required Time                     -0.051
- Arrival Time                       0.689
= Slack Time                         0.740
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.968    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.967    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.865    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.865    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.737    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.737    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[1]                     | CK->Q     | SDFFRHQX1 | 0.257     | 0.057     |           | 0.260     | -0.480    |
| dem_inR[1]                         |           |           | 0.000     | 0.057     | 0.002     | 0.260     | -0.480    |
| g507                               | A->Y      | MX2X1     | 0.182     | 0.087     |           | 0.442     | -0.298    |
| dem_inR_ex[1]                      |           |           | 0.000     | 0.087     | 0.003     | 0.442     | -0.298    |
| dem_r/g14173__5953                 | B0->Y     | AOI22X1   | 0.124     | 0.105     |           | 0.566     | -0.174    |
| dem_r/n_251                        |           |           | 0.000     | 0.105     | 0.001     | 0.566     | -0.174    |
| dem_r/g14167__2900                 | AN->Y     | NAND2BX1  | 0.123     | 0.056     |           | 0.689     | -0.051    |
| dem_r/n_259                        |           |           | 0.000     | 0.056     | 0.002     | 0.689     | -0.051    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.513     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.514     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.616     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.616     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.741     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.741     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 469 MET Hold Check
Beginpoint: dem_inR_reg[1]/Q
triggered with leading edge of mclk512
Endpoint: dem_r/t3_1_1_I1_reg[0]/SE
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: -0.002000
  Other End Arrival Time             0.001
+ Hold                              -0.052
+ Phase Shift                        0.000
= Required Time                     -0.051
- Arrival Time                       0.689
= Slack Time                         0.740
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.968    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.967    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.865    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.865    |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.737    |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.737    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dem_inR_reg[1]                     | CK->Q     | SDFFRHQX1 | 0.257     | 0.057     |           | 0.260     | -0.480    |
| dem_inR[1]                         |           |           | 0.000     | 0.057     | 0.002     | 0.260     | -0.480    |
| g507                               | A->Y      | MX2X1     | 0.182     | 0.087     |           | 0.442     | -0.298    |
| dem_inR_ex[1]                      |           |           | 0.000     | 0.087     | 0.003     | 0.442     | -0.298    |
| dem_r/g14173__5953                 | B0->Y     | AOI22X1   | 0.124     | 0.105     |           | 0.566     | -0.174    |
| dem_r/n_251                        |           |           | 0.000     | 0.105     | 0.001     | 0.566     | -0.174    |
| dem_r/g14167__2900                 | AN->Y     | NAND2BX1  | 0.123     | 0.056     |           | 0.689     | -0.051    |
| dem_r/n_259                        |           |           | 0.000     | 0.056     | 0.002     | 0.689     | -0.051    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.513     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.514     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.616     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.616     |
| CTS_ccl_a_buf_00150                | A->Y      | CLKBUFX4  | 0.125     | 0.061     |           | 0.000     | 0.741     |
| CTS_8                              |           |           | 0.000     | 0.061     | 0.008     | 0.001     | 0.741     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
PATH 470 MET Hold Check
Beginpoint: dsm/I3_chan1_reg_reg[23]/Q
triggered with leading edge of mclk512
Endpoint: dsm/I5_chan2_out_reg[2]/D
checked with leading edge of mclk512
Analysis View: analysis_slow
Skew: 0.000000
  Other End Arrival Time             0.003
+ Hold                               0.028
+ Phase Shift                        0.000
= Required Time                      0.032
- Arrival Time                       0.776
= Slack Time                         0.744
   Launch clock and data path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | -0.972    |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | -0.971    |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | -0.868    |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | -0.868    |
| dsm/CTS_ccl_a_buf_00142            | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | -0.741    |
| dsm/CTS_8                          |           |           | 0.000     | 0.066     | 0.009     | 0.003     | -0.741    |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| dsm/I3_chan1_reg_reg[23]           | CK->Q     | DFFRHQX1  | 0.258     | 0.060     |           | 0.261     | -0.483    |
| dsm/int3_out[23]                   |           |           | 0.000     | 0.060     | 0.002     | 0.261     | -0.483    |
| dsm/g4524__4547                    | A0N->Y    | OAI2BB1X1 | 0.126     | 0.090     |           | 0.386     | -0.358    |
| dsm/n_351                          |           |           | 0.000     | 0.090     | 0.001     | 0.386     | -0.358    |
| dsm/addinc_I4_adder2_add_37_20_g668| A->S      | ADDFX1    | 0.279     | 0.082     |           | 0.666     | -0.078    |
| dsm/quan_in[23]                    |           |           | 0.000     | 0.082     | 0.002     | 0.666     | -0.078    |
| dsm/g4241__1786                    | AN->Y     | NOR2BX1   | 0.110     | 0.066     |           | 0.776     | 0.032     |
| dsm_out[2]                         |           |           | 0.000     | 0.066     | 0.002     | 0.776     | 0.032     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
   Capture clock path
       Clock Rise Edge                    0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.243
     = Beginpoint Arrival Time           -0.228
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
|name                                |arc        |cell       |delay      |slew       |load       |arrival    |required   |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
| mclk512                            |           |           | 0.000     | 0.033     | 0.014     | -0.228    | 0.516     |
| mclk512                            |           |           | 0.001     | 0.033     | 0.014     | -0.227    | 0.517     |
| CTS_ccl_a_buf_00186                | A->Y      | CLKBUFX3  | 0.102     | 0.067     |           | -0.124    | 0.620     |
| CTS_9                              |           |           | 0.000     | 0.067     | 0.008     | -0.124    | 0.620     |
| CTS_ccl_a_buf_00146                | A->Y      | CLKBUFX4  | 0.127     | 0.066     |           | 0.003     | 0.747     |
| CTS_12                             |           |           | 0.000     | 0.066     | 0.009     | 0.003     | 0.747     |
+------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
