0.6
2019.1
May 24 2019
15:06:07
D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v,1595921473,verilog,,D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v,,decode_47;decode_top;seg_sel,,,,,,,,
D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v,1595920081,verilog,,,,decode_47_tb,,,,,,,,
