---
layout: default
---

## The nifty chips

#### A Generated 7GS/s 8b Time-Interleaved SAR ADC Integrated to a Signal Analysis SoC
![chip5](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/5_adc.png)  
Process: 16nm CMOS FinFET  
Tapeout Date: Dec 2016

#### A Generated SAR ADC Prototype
![chip4](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/4_adc.png)  
Process: 28nm CMOS  
Tapeout Date: Dec 2015

#### A Complete 60Gb/s Transceiver
![chip3](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/3_60gtrx.png)  
Process: 65nm CMOS  
Tapeout Date: May 2015

#### A 60Gb/s Receiver Frontend
![chip2](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/2_60grxfe.jpg)  
Process: 65nm CMOS  
Tapeout Date: June 2014

#### A 5Gb/s Digitally-Controlled Decision Feedback Equalizer
![chip1](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/1_dcdfe.png)  
Process: 130nm CMOS  
Tapeout Date: June 2008

[back](./)
