#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 24 21:39:29 2023
# Process ID: 12068
# Current directory: /nfs/home/p/p_thibe/COEN313/Projet
# Command line: vivado
# Log file: /nfs/home/p/p_thibe/COEN313/Projet/vivado.log
# Journal file: /nfs/home/p/p_thibe/COEN313/Projet/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_2 /nfs/home/p/p_thibe/COEN313/Projet/project_2 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/nfs/home/p/p_thibe/COEN313/Projet/register.vhd /nfs/home/p/p_thibe/COEN313/Projet/Ajuster.vhd /nfs/home/p/p_thibe/COEN313/Projet/code.vhd /nfs/home/p/p_thibe/COEN313/Projet/Comparater.vhd}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse /nfs/home/p/p_thibe/COEN313/Projet/constraint.xdc
update_compile_order -fileset sources_1
set_property target_constrs_file /nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/constrs_1/imports/Projet/constraint.xdc [current_fileset -constrset]
launch_runs synth_1 -jobs 6
[Fri Nov 24 21:42:28 2023] Launched synth_1...
Run output will be captured here: /nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Nov 24 21:44:07 2023] Launched impl_1...
Run output will be captured here: /nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7042.328 ; gain = 0.000 ; free physical = 10539 ; free virtual = 22179
Restored from archive | CPU: 0.010000 secs | Memory: 0.048569 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7042.328 ; gain = 0.000 ; free physical = 10539 ; free virtual = 22179
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 7224.285 ; gain = 836.410 ; free physical = 10412 ; free virtual = 22054
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
write_schematic -format pdf -orientation portrait /nfs/home/p/p_thibe/COEN313/Projet/schematic.pdf
/nfs/home/p/p_thibe/COEN313/Projet/schematic.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 21:51:17 2023...
