
5_HSEM_OpenAMP_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ad8  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08103d70  08103d70  00013d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08103da8  08103da8  00013da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08103db0  08103db0  00013db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08103db4  08103db4  00013db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  10000000  08103db8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000b4  10000010  08103dc8  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  100000c4  08103dc8  000200c4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001953d  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002963  00000000  00000000  0003957d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000b20  00000000  00000000  0003bee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000a68  00000000  00000000  0003ca00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a12f  00000000  00000000  0003d468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f9c0  00000000  00000000  00077597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017d7dc  00000000  00000000  00086f57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00204733  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002d00  00000000  00000000  00204788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08103d58 	.word	0x08103d58

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08103d58 	.word	0x08103d58

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295
 81002ec:	f000 b96e 	b.w	81005cc <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9d08      	ldr	r5, [sp, #32]
 810030e:	4604      	mov	r4, r0
 8100310:	468c      	mov	ip, r1
 8100312:	2b00      	cmp	r3, #0
 8100314:	f040 8083 	bne.w	810041e <__udivmoddi4+0x116>
 8100318:	428a      	cmp	r2, r1
 810031a:	4617      	mov	r7, r2
 810031c:	d947      	bls.n	81003ae <__udivmoddi4+0xa6>
 810031e:	fab2 f282 	clz	r2, r2
 8100322:	b142      	cbz	r2, 8100336 <__udivmoddi4+0x2e>
 8100324:	f1c2 0020 	rsb	r0, r2, #32
 8100328:	fa24 f000 	lsr.w	r0, r4, r0
 810032c:	4091      	lsls	r1, r2
 810032e:	4097      	lsls	r7, r2
 8100330:	ea40 0c01 	orr.w	ip, r0, r1
 8100334:	4094      	lsls	r4, r2
 8100336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 810033a:	0c23      	lsrs	r3, r4, #16
 810033c:	fbbc f6f8 	udiv	r6, ip, r8
 8100340:	fa1f fe87 	uxth.w	lr, r7
 8100344:	fb08 c116 	mls	r1, r8, r6, ip
 8100348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810034c:	fb06 f10e 	mul.w	r1, r6, lr
 8100350:	4299      	cmp	r1, r3
 8100352:	d909      	bls.n	8100368 <__udivmoddi4+0x60>
 8100354:	18fb      	adds	r3, r7, r3
 8100356:	f106 30ff 	add.w	r0, r6, #4294967295
 810035a:	f080 8119 	bcs.w	8100590 <__udivmoddi4+0x288>
 810035e:	4299      	cmp	r1, r3
 8100360:	f240 8116 	bls.w	8100590 <__udivmoddi4+0x288>
 8100364:	3e02      	subs	r6, #2
 8100366:	443b      	add	r3, r7
 8100368:	1a5b      	subs	r3, r3, r1
 810036a:	b2a4      	uxth	r4, r4
 810036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100370:	fb08 3310 	mls	r3, r8, r0, r3
 8100374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100378:	fb00 fe0e 	mul.w	lr, r0, lr
 810037c:	45a6      	cmp	lr, r4
 810037e:	d909      	bls.n	8100394 <__udivmoddi4+0x8c>
 8100380:	193c      	adds	r4, r7, r4
 8100382:	f100 33ff 	add.w	r3, r0, #4294967295
 8100386:	f080 8105 	bcs.w	8100594 <__udivmoddi4+0x28c>
 810038a:	45a6      	cmp	lr, r4
 810038c:	f240 8102 	bls.w	8100594 <__udivmoddi4+0x28c>
 8100390:	3802      	subs	r0, #2
 8100392:	443c      	add	r4, r7
 8100394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100398:	eba4 040e 	sub.w	r4, r4, lr
 810039c:	2600      	movs	r6, #0
 810039e:	b11d      	cbz	r5, 81003a8 <__udivmoddi4+0xa0>
 81003a0:	40d4      	lsrs	r4, r2
 81003a2:	2300      	movs	r3, #0
 81003a4:	e9c5 4300 	strd	r4, r3, [r5]
 81003a8:	4631      	mov	r1, r6
 81003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003ae:	b902      	cbnz	r2, 81003b2 <__udivmoddi4+0xaa>
 81003b0:	deff      	udf	#255	; 0xff
 81003b2:	fab2 f282 	clz	r2, r2
 81003b6:	2a00      	cmp	r2, #0
 81003b8:	d150      	bne.n	810045c <__udivmoddi4+0x154>
 81003ba:	1bcb      	subs	r3, r1, r7
 81003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 81003c0:	fa1f f887 	uxth.w	r8, r7
 81003c4:	2601      	movs	r6, #1
 81003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 81003ca:	0c21      	lsrs	r1, r4, #16
 81003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 81003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81003d4:	fb08 f30c 	mul.w	r3, r8, ip
 81003d8:	428b      	cmp	r3, r1
 81003da:	d907      	bls.n	81003ec <__udivmoddi4+0xe4>
 81003dc:	1879      	adds	r1, r7, r1
 81003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 81003e2:	d202      	bcs.n	81003ea <__udivmoddi4+0xe2>
 81003e4:	428b      	cmp	r3, r1
 81003e6:	f200 80e9 	bhi.w	81005bc <__udivmoddi4+0x2b4>
 81003ea:	4684      	mov	ip, r0
 81003ec:	1ac9      	subs	r1, r1, r3
 81003ee:	b2a3      	uxth	r3, r4
 81003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 81003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 81003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 81003fc:	fb08 f800 	mul.w	r8, r8, r0
 8100400:	45a0      	cmp	r8, r4
 8100402:	d907      	bls.n	8100414 <__udivmoddi4+0x10c>
 8100404:	193c      	adds	r4, r7, r4
 8100406:	f100 33ff 	add.w	r3, r0, #4294967295
 810040a:	d202      	bcs.n	8100412 <__udivmoddi4+0x10a>
 810040c:	45a0      	cmp	r8, r4
 810040e:	f200 80d9 	bhi.w	81005c4 <__udivmoddi4+0x2bc>
 8100412:	4618      	mov	r0, r3
 8100414:	eba4 0408 	sub.w	r4, r4, r8
 8100418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 810041c:	e7bf      	b.n	810039e <__udivmoddi4+0x96>
 810041e:	428b      	cmp	r3, r1
 8100420:	d909      	bls.n	8100436 <__udivmoddi4+0x12e>
 8100422:	2d00      	cmp	r5, #0
 8100424:	f000 80b1 	beq.w	810058a <__udivmoddi4+0x282>
 8100428:	2600      	movs	r6, #0
 810042a:	e9c5 0100 	strd	r0, r1, [r5]
 810042e:	4630      	mov	r0, r6
 8100430:	4631      	mov	r1, r6
 8100432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100436:	fab3 f683 	clz	r6, r3
 810043a:	2e00      	cmp	r6, #0
 810043c:	d14a      	bne.n	81004d4 <__udivmoddi4+0x1cc>
 810043e:	428b      	cmp	r3, r1
 8100440:	d302      	bcc.n	8100448 <__udivmoddi4+0x140>
 8100442:	4282      	cmp	r2, r0
 8100444:	f200 80b8 	bhi.w	81005b8 <__udivmoddi4+0x2b0>
 8100448:	1a84      	subs	r4, r0, r2
 810044a:	eb61 0103 	sbc.w	r1, r1, r3
 810044e:	2001      	movs	r0, #1
 8100450:	468c      	mov	ip, r1
 8100452:	2d00      	cmp	r5, #0
 8100454:	d0a8      	beq.n	81003a8 <__udivmoddi4+0xa0>
 8100456:	e9c5 4c00 	strd	r4, ip, [r5]
 810045a:	e7a5      	b.n	81003a8 <__udivmoddi4+0xa0>
 810045c:	f1c2 0320 	rsb	r3, r2, #32
 8100460:	fa20 f603 	lsr.w	r6, r0, r3
 8100464:	4097      	lsls	r7, r2
 8100466:	fa01 f002 	lsl.w	r0, r1, r2
 810046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 810046e:	40d9      	lsrs	r1, r3
 8100470:	4330      	orrs	r0, r6
 8100472:	0c03      	lsrs	r3, r0, #16
 8100474:	fbb1 f6fe 	udiv	r6, r1, lr
 8100478:	fa1f f887 	uxth.w	r8, r7
 810047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8100480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100484:	fb06 f108 	mul.w	r1, r6, r8
 8100488:	4299      	cmp	r1, r3
 810048a:	fa04 f402 	lsl.w	r4, r4, r2
 810048e:	d909      	bls.n	81004a4 <__udivmoddi4+0x19c>
 8100490:	18fb      	adds	r3, r7, r3
 8100492:	f106 3cff 	add.w	ip, r6, #4294967295
 8100496:	f080 808d 	bcs.w	81005b4 <__udivmoddi4+0x2ac>
 810049a:	4299      	cmp	r1, r3
 810049c:	f240 808a 	bls.w	81005b4 <__udivmoddi4+0x2ac>
 81004a0:	3e02      	subs	r6, #2
 81004a2:	443b      	add	r3, r7
 81004a4:	1a5b      	subs	r3, r3, r1
 81004a6:	b281      	uxth	r1, r0
 81004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 81004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 81004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81004b4:	fb00 f308 	mul.w	r3, r0, r8
 81004b8:	428b      	cmp	r3, r1
 81004ba:	d907      	bls.n	81004cc <__udivmoddi4+0x1c4>
 81004bc:	1879      	adds	r1, r7, r1
 81004be:	f100 3cff 	add.w	ip, r0, #4294967295
 81004c2:	d273      	bcs.n	81005ac <__udivmoddi4+0x2a4>
 81004c4:	428b      	cmp	r3, r1
 81004c6:	d971      	bls.n	81005ac <__udivmoddi4+0x2a4>
 81004c8:	3802      	subs	r0, #2
 81004ca:	4439      	add	r1, r7
 81004cc:	1acb      	subs	r3, r1, r3
 81004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 81004d2:	e778      	b.n	81003c6 <__udivmoddi4+0xbe>
 81004d4:	f1c6 0c20 	rsb	ip, r6, #32
 81004d8:	fa03 f406 	lsl.w	r4, r3, r6
 81004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 81004e0:	431c      	orrs	r4, r3
 81004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 81004e6:	fa01 f306 	lsl.w	r3, r1, r6
 81004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 81004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 81004f2:	431f      	orrs	r7, r3
 81004f4:	0c3b      	lsrs	r3, r7, #16
 81004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 81004fa:	fa1f f884 	uxth.w	r8, r4
 81004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8100502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8100506:	fb09 fa08 	mul.w	sl, r9, r8
 810050a:	458a      	cmp	sl, r1
 810050c:	fa02 f206 	lsl.w	r2, r2, r6
 8100510:	fa00 f306 	lsl.w	r3, r0, r6
 8100514:	d908      	bls.n	8100528 <__udivmoddi4+0x220>
 8100516:	1861      	adds	r1, r4, r1
 8100518:	f109 30ff 	add.w	r0, r9, #4294967295
 810051c:	d248      	bcs.n	81005b0 <__udivmoddi4+0x2a8>
 810051e:	458a      	cmp	sl, r1
 8100520:	d946      	bls.n	81005b0 <__udivmoddi4+0x2a8>
 8100522:	f1a9 0902 	sub.w	r9, r9, #2
 8100526:	4421      	add	r1, r4
 8100528:	eba1 010a 	sub.w	r1, r1, sl
 810052c:	b2bf      	uxth	r7, r7
 810052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8100532:	fb0e 1110 	mls	r1, lr, r0, r1
 8100536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 810053a:	fb00 f808 	mul.w	r8, r0, r8
 810053e:	45b8      	cmp	r8, r7
 8100540:	d907      	bls.n	8100552 <__udivmoddi4+0x24a>
 8100542:	19e7      	adds	r7, r4, r7
 8100544:	f100 31ff 	add.w	r1, r0, #4294967295
 8100548:	d22e      	bcs.n	81005a8 <__udivmoddi4+0x2a0>
 810054a:	45b8      	cmp	r8, r7
 810054c:	d92c      	bls.n	81005a8 <__udivmoddi4+0x2a0>
 810054e:	3802      	subs	r0, #2
 8100550:	4427      	add	r7, r4
 8100552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8100556:	eba7 0708 	sub.w	r7, r7, r8
 810055a:	fba0 8902 	umull	r8, r9, r0, r2
 810055e:	454f      	cmp	r7, r9
 8100560:	46c6      	mov	lr, r8
 8100562:	4649      	mov	r1, r9
 8100564:	d31a      	bcc.n	810059c <__udivmoddi4+0x294>
 8100566:	d017      	beq.n	8100598 <__udivmoddi4+0x290>
 8100568:	b15d      	cbz	r5, 8100582 <__udivmoddi4+0x27a>
 810056a:	ebb3 020e 	subs.w	r2, r3, lr
 810056e:	eb67 0701 	sbc.w	r7, r7, r1
 8100572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8100576:	40f2      	lsrs	r2, r6
 8100578:	ea4c 0202 	orr.w	r2, ip, r2
 810057c:	40f7      	lsrs	r7, r6
 810057e:	e9c5 2700 	strd	r2, r7, [r5]
 8100582:	2600      	movs	r6, #0
 8100584:	4631      	mov	r1, r6
 8100586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810058a:	462e      	mov	r6, r5
 810058c:	4628      	mov	r0, r5
 810058e:	e70b      	b.n	81003a8 <__udivmoddi4+0xa0>
 8100590:	4606      	mov	r6, r0
 8100592:	e6e9      	b.n	8100368 <__udivmoddi4+0x60>
 8100594:	4618      	mov	r0, r3
 8100596:	e6fd      	b.n	8100394 <__udivmoddi4+0x8c>
 8100598:	4543      	cmp	r3, r8
 810059a:	d2e5      	bcs.n	8100568 <__udivmoddi4+0x260>
 810059c:	ebb8 0e02 	subs.w	lr, r8, r2
 81005a0:	eb69 0104 	sbc.w	r1, r9, r4
 81005a4:	3801      	subs	r0, #1
 81005a6:	e7df      	b.n	8100568 <__udivmoddi4+0x260>
 81005a8:	4608      	mov	r0, r1
 81005aa:	e7d2      	b.n	8100552 <__udivmoddi4+0x24a>
 81005ac:	4660      	mov	r0, ip
 81005ae:	e78d      	b.n	81004cc <__udivmoddi4+0x1c4>
 81005b0:	4681      	mov	r9, r0
 81005b2:	e7b9      	b.n	8100528 <__udivmoddi4+0x220>
 81005b4:	4666      	mov	r6, ip
 81005b6:	e775      	b.n	81004a4 <__udivmoddi4+0x19c>
 81005b8:	4630      	mov	r0, r6
 81005ba:	e74a      	b.n	8100452 <__udivmoddi4+0x14a>
 81005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 81005c0:	4439      	add	r1, r7
 81005c2:	e713      	b.n	81003ec <__udivmoddi4+0xe4>
 81005c4:	3802      	subs	r0, #2
 81005c6:	443c      	add	r4, r7
 81005c8:	e724      	b.n	8100414 <__udivmoddi4+0x10c>
 81005ca:	bf00      	nop

081005cc <__aeabi_idiv0>:
 81005cc:	4770      	bx	lr
 81005ce:	bf00      	nop

081005d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81005d0:	b480      	push	{r7}
 81005d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81005d4:	4b0b      	ldr	r3, [pc, #44]	; (8100604 <SystemInit+0x34>)
 81005d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81005da:	4a0a      	ldr	r2, [pc, #40]	; (8100604 <SystemInit+0x34>)
 81005dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81005e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81005e4:	4b07      	ldr	r3, [pc, #28]	; (8100604 <SystemInit+0x34>)
 81005e6:	691b      	ldr	r3, [r3, #16]
 81005e8:	4a06      	ldr	r2, [pc, #24]	; (8100604 <SystemInit+0x34>)
 81005ea:	f043 0310 	orr.w	r3, r3, #16
 81005ee:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 81005f0:	4b04      	ldr	r3, [pc, #16]	; (8100604 <SystemInit+0x34>)
 81005f2:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 81005f6:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 81005f8:	bf00      	nop
 81005fa:	46bd      	mov	sp, r7
 81005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100600:	4770      	bx	lr
 8100602:	bf00      	nop
 8100604:	e000ed00 	.word	0xe000ed00

08100608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100608:	b580      	push	{r7, lr}
 810060a:	b082      	sub	sp, #8
 810060c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810060e:	4b1c      	ldr	r3, [pc, #112]	; (8100680 <main+0x78>)
 8100610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100614:	4a1a      	ldr	r2, [pc, #104]	; (8100680 <main+0x78>)
 8100616:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810061a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810061e:	4b18      	ldr	r3, [pc, #96]	; (8100680 <main+0x78>)
 8100620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100628:	607b      	str	r3, [r7, #4]
 810062a:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810062c:	2001      	movs	r0, #1
 810062e:	f000 fd01 	bl	8101034 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100632:	f000 fda5 	bl	8101180 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100636:	2201      	movs	r2, #1
 8100638:	2102      	movs	r1, #2
 810063a:	2000      	movs	r0, #0
 810063c:	f000 fd26 	bl	810108c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100640:	4b10      	ldr	r3, [pc, #64]	; (8100684 <main+0x7c>)
 8100642:	681b      	ldr	r3, [r3, #0]
 8100644:	091b      	lsrs	r3, r3, #4
 8100646:	f003 030f 	and.w	r3, r3, #15
 810064a:	2b07      	cmp	r3, #7
 810064c:	d108      	bne.n	8100660 <main+0x58>
 810064e:	4b0e      	ldr	r3, [pc, #56]	; (8100688 <main+0x80>)
 8100650:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100654:	4a0c      	ldr	r2, [pc, #48]	; (8100688 <main+0x80>)
 8100656:	f043 0301 	orr.w	r3, r3, #1
 810065a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810065e:	e007      	b.n	8100670 <main+0x68>
 8100660:	4b09      	ldr	r3, [pc, #36]	; (8100688 <main+0x80>)
 8100662:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8100666:	4a08      	ldr	r2, [pc, #32]	; (8100688 <main+0x80>)
 8100668:	f043 0301 	orr.w	r3, r3, #1
 810066c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100670:	f000 f958 	bl	8100924 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100674:	f000 f856 	bl	8100724 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8100678:	f000 f808 	bl	810068c <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 810067c:	e7fe      	b.n	810067c <main+0x74>
 810067e:	bf00      	nop
 8100680:	58024400 	.word	0x58024400
 8100684:	e000ed00 	.word	0xe000ed00
 8100688:	58026400 	.word	0x58026400

0810068c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 810068c:	b580      	push	{r7, lr}
 810068e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8100690:	4b22      	ldr	r3, [pc, #136]	; (810071c <MX_USART3_UART_Init+0x90>)
 8100692:	4a23      	ldr	r2, [pc, #140]	; (8100720 <MX_USART3_UART_Init+0x94>)
 8100694:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8100696:	4b21      	ldr	r3, [pc, #132]	; (810071c <MX_USART3_UART_Init+0x90>)
 8100698:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 810069c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810069e:	4b1f      	ldr	r3, [pc, #124]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006a0:	2200      	movs	r2, #0
 81006a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 81006a4:	4b1d      	ldr	r3, [pc, #116]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006a6:	2200      	movs	r2, #0
 81006a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 81006aa:	4b1c      	ldr	r3, [pc, #112]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006ac:	2200      	movs	r2, #0
 81006ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 81006b0:	4b1a      	ldr	r3, [pc, #104]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006b2:	220c      	movs	r2, #12
 81006b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 81006b6:	4b19      	ldr	r3, [pc, #100]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006b8:	2200      	movs	r2, #0
 81006ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 81006bc:	4b17      	ldr	r3, [pc, #92]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006be:	2200      	movs	r2, #0
 81006c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 81006c2:	4b16      	ldr	r3, [pc, #88]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006c4:	2200      	movs	r2, #0
 81006c6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 81006c8:	4b14      	ldr	r3, [pc, #80]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006ca:	2200      	movs	r2, #0
 81006cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 81006ce:	4b13      	ldr	r3, [pc, #76]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006d0:	2200      	movs	r2, #0
 81006d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 81006d4:	4811      	ldr	r0, [pc, #68]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006d6:	f002 fa9b 	bl	8102c10 <HAL_UART_Init>
 81006da:	4603      	mov	r3, r0
 81006dc:	2b00      	cmp	r3, #0
 81006de:	d001      	beq.n	81006e4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 81006e0:	f000 f83a 	bl	8100758 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 81006e4:	2100      	movs	r1, #0
 81006e6:	480d      	ldr	r0, [pc, #52]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006e8:	f003 fa30 	bl	8103b4c <HAL_UARTEx_SetTxFifoThreshold>
 81006ec:	4603      	mov	r3, r0
 81006ee:	2b00      	cmp	r3, #0
 81006f0:	d001      	beq.n	81006f6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 81006f2:	f000 f831 	bl	8100758 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 81006f6:	2100      	movs	r1, #0
 81006f8:	4808      	ldr	r0, [pc, #32]	; (810071c <MX_USART3_UART_Init+0x90>)
 81006fa:	f003 fa65 	bl	8103bc8 <HAL_UARTEx_SetRxFifoThreshold>
 81006fe:	4603      	mov	r3, r0
 8100700:	2b00      	cmp	r3, #0
 8100702:	d001      	beq.n	8100708 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8100704:	f000 f828 	bl	8100758 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8100708:	4804      	ldr	r0, [pc, #16]	; (810071c <MX_USART3_UART_Init+0x90>)
 810070a:	f003 f9e6 	bl	8103ada <HAL_UARTEx_DisableFifoMode>
 810070e:	4603      	mov	r3, r0
 8100710:	2b00      	cmp	r3, #0
 8100712:	d001      	beq.n	8100718 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8100714:	f000 f820 	bl	8100758 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8100718:	bf00      	nop
 810071a:	bd80      	pop	{r7, pc}
 810071c:	10000030 	.word	0x10000030
 8100720:	40004800 	.word	0x40004800

08100724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100724:	b480      	push	{r7}
 8100726:	b083      	sub	sp, #12
 8100728:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 810072a:	4b0a      	ldr	r3, [pc, #40]	; (8100754 <MX_GPIO_Init+0x30>)
 810072c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100730:	4a08      	ldr	r2, [pc, #32]	; (8100754 <MX_GPIO_Init+0x30>)
 8100732:	f043 0308 	orr.w	r3, r3, #8
 8100736:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810073a:	4b06      	ldr	r3, [pc, #24]	; (8100754 <MX_GPIO_Init+0x30>)
 810073c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100740:	f003 0308 	and.w	r3, r3, #8
 8100744:	607b      	str	r3, [r7, #4]
 8100746:	687b      	ldr	r3, [r7, #4]

}
 8100748:	bf00      	nop
 810074a:	370c      	adds	r7, #12
 810074c:	46bd      	mov	sp, r7
 810074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100752:	4770      	bx	lr
 8100754:	58024400 	.word	0x58024400

08100758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100758:	b480      	push	{r7}
 810075a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810075c:	b672      	cpsid	i
}
 810075e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100760:	e7fe      	b.n	8100760 <Error_Handler+0x8>
	...

08100764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100764:	b580      	push	{r7, lr}
 8100766:	b082      	sub	sp, #8
 8100768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810076a:	4b0d      	ldr	r3, [pc, #52]	; (81007a0 <HAL_MspInit+0x3c>)
 810076c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100770:	4a0b      	ldr	r2, [pc, #44]	; (81007a0 <HAL_MspInit+0x3c>)
 8100772:	f043 0302 	orr.w	r3, r3, #2
 8100776:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810077a:	4b09      	ldr	r3, [pc, #36]	; (81007a0 <HAL_MspInit+0x3c>)
 810077c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100780:	f003 0302 	and.w	r3, r3, #2
 8100784:	607b      	str	r3, [r7, #4]
 8100786:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 0, 0);
 8100788:	2200      	movs	r2, #0
 810078a:	2100      	movs	r1, #0
 810078c:	207e      	movs	r0, #126	; 0x7e
 810078e:	f000 fa58 	bl	8100c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 8100792:	207e      	movs	r0, #126	; 0x7e
 8100794:	f000 fa6f 	bl	8100c76 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100798:	bf00      	nop
 810079a:	3708      	adds	r7, #8
 810079c:	46bd      	mov	sp, r7
 810079e:	bd80      	pop	{r7, pc}
 81007a0:	58024400 	.word	0x58024400

081007a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 81007a4:	b580      	push	{r7, lr}
 81007a6:	b0b8      	sub	sp, #224	; 0xe0
 81007a8:	af00      	add	r7, sp, #0
 81007aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81007ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81007b0:	2200      	movs	r2, #0
 81007b2:	601a      	str	r2, [r3, #0]
 81007b4:	605a      	str	r2, [r3, #4]
 81007b6:	609a      	str	r2, [r3, #8]
 81007b8:	60da      	str	r2, [r3, #12]
 81007ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81007bc:	f107 0310 	add.w	r3, r7, #16
 81007c0:	22bc      	movs	r2, #188	; 0xbc
 81007c2:	2100      	movs	r1, #0
 81007c4:	4618      	mov	r0, r3
 81007c6:	f003 fabf 	bl	8103d48 <memset>
  if(huart->Instance==USART3)
 81007ca:	687b      	ldr	r3, [r7, #4]
 81007cc:	681b      	ldr	r3, [r3, #0]
 81007ce:	4a25      	ldr	r2, [pc, #148]	; (8100864 <HAL_UART_MspInit+0xc0>)
 81007d0:	4293      	cmp	r3, r2
 81007d2:	d142      	bne.n	810085a <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81007d4:	2302      	movs	r3, #2
 81007d6:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 81007d8:	2300      	movs	r3, #0
 81007da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81007de:	f107 0310 	add.w	r3, r7, #16
 81007e2:	4618      	mov	r0, r3
 81007e4:	f000 feb2 	bl	810154c <HAL_RCCEx_PeriphCLKConfig>
 81007e8:	4603      	mov	r3, r0
 81007ea:	2b00      	cmp	r3, #0
 81007ec:	d001      	beq.n	81007f2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 81007ee:	f7ff ffb3 	bl	8100758 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 81007f2:	4b1d      	ldr	r3, [pc, #116]	; (8100868 <HAL_UART_MspInit+0xc4>)
 81007f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81007f8:	4a1b      	ldr	r2, [pc, #108]	; (8100868 <HAL_UART_MspInit+0xc4>)
 81007fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 81007fe:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8100802:	4b19      	ldr	r3, [pc, #100]	; (8100868 <HAL_UART_MspInit+0xc4>)
 8100804:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100808:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810080c:	60fb      	str	r3, [r7, #12]
 810080e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8100810:	4b15      	ldr	r3, [pc, #84]	; (8100868 <HAL_UART_MspInit+0xc4>)
 8100812:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100816:	4a14      	ldr	r2, [pc, #80]	; (8100868 <HAL_UART_MspInit+0xc4>)
 8100818:	f043 0308 	orr.w	r3, r3, #8
 810081c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100820:	4b11      	ldr	r3, [pc, #68]	; (8100868 <HAL_UART_MspInit+0xc4>)
 8100822:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100826:	f003 0308 	and.w	r3, r3, #8
 810082a:	60bb      	str	r3, [r7, #8]
 810082c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 810082e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8100832:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100836:	2302      	movs	r3, #2
 8100838:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810083c:	2300      	movs	r3, #0
 810083e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100842:	2300      	movs	r3, #0
 8100844:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8100848:	2307      	movs	r3, #7
 810084a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 810084e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100852:	4619      	mov	r1, r3
 8100854:	4805      	ldr	r0, [pc, #20]	; (810086c <HAL_UART_MspInit+0xc8>)
 8100856:	f000 fa3d 	bl	8100cd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 810085a:	bf00      	nop
 810085c:	37e0      	adds	r7, #224	; 0xe0
 810085e:	46bd      	mov	sp, r7
 8100860:	bd80      	pop	{r7, pc}
 8100862:	bf00      	nop
 8100864:	40004800 	.word	0x40004800
 8100868:	58024400 	.word	0x58024400
 810086c:	58020c00 	.word	0x58020c00

08100870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100870:	b480      	push	{r7}
 8100872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8100874:	e7fe      	b.n	8100874 <NMI_Handler+0x4>

08100876 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100876:	b480      	push	{r7}
 8100878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 810087a:	e7fe      	b.n	810087a <HardFault_Handler+0x4>

0810087c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 810087c:	b480      	push	{r7}
 810087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100880:	e7fe      	b.n	8100880 <MemManage_Handler+0x4>

08100882 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100882:	b480      	push	{r7}
 8100884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100886:	e7fe      	b.n	8100886 <BusFault_Handler+0x4>

08100888 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100888:	b480      	push	{r7}
 810088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 810088c:	e7fe      	b.n	810088c <UsageFault_Handler+0x4>

0810088e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 810088e:	b480      	push	{r7}
 8100890:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100892:	bf00      	nop
 8100894:	46bd      	mov	sp, r7
 8100896:	f85d 7b04 	ldr.w	r7, [sp], #4
 810089a:	4770      	bx	lr

0810089c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 810089c:	b480      	push	{r7}
 810089e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81008a0:	bf00      	nop
 81008a2:	46bd      	mov	sp, r7
 81008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008a8:	4770      	bx	lr

081008aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81008aa:	b480      	push	{r7}
 81008ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81008ae:	bf00      	nop
 81008b0:	46bd      	mov	sp, r7
 81008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008b6:	4770      	bx	lr

081008b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81008b8:	b580      	push	{r7, lr}
 81008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81008bc:	f000 f8c6 	bl	8100a4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81008c0:	bf00      	nop
 81008c2:	bd80      	pop	{r7, pc}

081008c4 <HSEM2_IRQHandler>:

/**
  * @brief This function handles HSEM2 global interrupt.
  */
void HSEM2_IRQHandler(void)
{
 81008c4:	b580      	push	{r7, lr}
 81008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM2_IRQn 0 */

  /* USER CODE END HSEM2_IRQn 0 */
  HAL_HSEM_IRQHandler();
 81008c8:	f000 fbc6 	bl	8101058 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM2_IRQn 1 */

  /* USER CODE END HSEM2_IRQn 1 */
}
 81008cc:	bf00      	nop
 81008ce:	bd80      	pop	{r7, pc}

081008d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81008d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100908 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81008d4:	f7ff fe7c 	bl	81005d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81008d8:	480c      	ldr	r0, [pc, #48]	; (810090c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81008da:	490d      	ldr	r1, [pc, #52]	; (8100910 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81008dc:	4a0d      	ldr	r2, [pc, #52]	; (8100914 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81008de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81008e0:	e002      	b.n	81008e8 <LoopCopyDataInit>

081008e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81008e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81008e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81008e6:	3304      	adds	r3, #4

081008e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81008e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81008ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81008ec:	d3f9      	bcc.n	81008e2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81008ee:	4a0a      	ldr	r2, [pc, #40]	; (8100918 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81008f0:	4c0a      	ldr	r4, [pc, #40]	; (810091c <LoopFillZerobss+0x22>)
  movs r3, #0
 81008f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 81008f4:	e001      	b.n	81008fa <LoopFillZerobss>

081008f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81008f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81008f8:	3204      	adds	r2, #4

081008fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81008fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81008fc:	d3fb      	bcc.n	81008f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81008fe:	f003 f9ff 	bl	8103d00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100902:	f7ff fe81 	bl	8100608 <main>
  bx  lr
 8100906:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100908:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 810090c:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100910:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8100914:	08103db8 	.word	0x08103db8
  ldr r2, =_sbss
 8100918:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 810091c:	100000c4 	.word	0x100000c4

08100920 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100920:	e7fe      	b.n	8100920 <ADC3_IRQHandler>
	...

08100924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100924:	b580      	push	{r7, lr}
 8100926:	b082      	sub	sp, #8
 8100928:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 810092a:	4b28      	ldr	r3, [pc, #160]	; (81009cc <HAL_Init+0xa8>)
 810092c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100930:	4a26      	ldr	r2, [pc, #152]	; (81009cc <HAL_Init+0xa8>)
 8100932:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8100936:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810093a:	4b24      	ldr	r3, [pc, #144]	; (81009cc <HAL_Init+0xa8>)
 810093c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100940:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8100944:	603b      	str	r3, [r7, #0]
 8100946:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100948:	4b21      	ldr	r3, [pc, #132]	; (81009d0 <HAL_Init+0xac>)
 810094a:	681b      	ldr	r3, [r3, #0]
 810094c:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8100950:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8100954:	4a1e      	ldr	r2, [pc, #120]	; (81009d0 <HAL_Init+0xac>)
 8100956:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 810095a:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 810095c:	4b1c      	ldr	r3, [pc, #112]	; (81009d0 <HAL_Init+0xac>)
 810095e:	681b      	ldr	r3, [r3, #0]
 8100960:	4a1b      	ldr	r2, [pc, #108]	; (81009d0 <HAL_Init+0xac>)
 8100962:	f043 0301 	orr.w	r3, r3, #1
 8100966:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100968:	2003      	movs	r0, #3
 810096a:	f000 f95f 	bl	8100c2c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810096e:	f000 fc15 	bl	810119c <HAL_RCC_GetSysClockFreq>
 8100972:	4602      	mov	r2, r0
 8100974:	4b15      	ldr	r3, [pc, #84]	; (81009cc <HAL_Init+0xa8>)
 8100976:	699b      	ldr	r3, [r3, #24]
 8100978:	0a1b      	lsrs	r3, r3, #8
 810097a:	f003 030f 	and.w	r3, r3, #15
 810097e:	4915      	ldr	r1, [pc, #84]	; (81009d4 <HAL_Init+0xb0>)
 8100980:	5ccb      	ldrb	r3, [r1, r3]
 8100982:	f003 031f 	and.w	r3, r3, #31
 8100986:	fa22 f303 	lsr.w	r3, r2, r3
 810098a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810098c:	4b0f      	ldr	r3, [pc, #60]	; (81009cc <HAL_Init+0xa8>)
 810098e:	699b      	ldr	r3, [r3, #24]
 8100990:	f003 030f 	and.w	r3, r3, #15
 8100994:	4a0f      	ldr	r2, [pc, #60]	; (81009d4 <HAL_Init+0xb0>)
 8100996:	5cd3      	ldrb	r3, [r2, r3]
 8100998:	f003 031f 	and.w	r3, r3, #31
 810099c:	687a      	ldr	r2, [r7, #4]
 810099e:	fa22 f303 	lsr.w	r3, r2, r3
 81009a2:	4a0d      	ldr	r2, [pc, #52]	; (81009d8 <HAL_Init+0xb4>)
 81009a4:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81009a6:	4b0c      	ldr	r3, [pc, #48]	; (81009d8 <HAL_Init+0xb4>)
 81009a8:	681b      	ldr	r3, [r3, #0]
 81009aa:	4a0c      	ldr	r2, [pc, #48]	; (81009dc <HAL_Init+0xb8>)
 81009ac:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81009ae:	200f      	movs	r0, #15
 81009b0:	f000 f816 	bl	81009e0 <HAL_InitTick>
 81009b4:	4603      	mov	r3, r0
 81009b6:	2b00      	cmp	r3, #0
 81009b8:	d001      	beq.n	81009be <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81009ba:	2301      	movs	r3, #1
 81009bc:	e002      	b.n	81009c4 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81009be:	f7ff fed1 	bl	8100764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81009c2:	2300      	movs	r3, #0
}
 81009c4:	4618      	mov	r0, r3
 81009c6:	3708      	adds	r7, #8
 81009c8:	46bd      	mov	sp, r7
 81009ca:	bd80      	pop	{r7, pc}
 81009cc:	58024400 	.word	0x58024400
 81009d0:	40024400 	.word	0x40024400
 81009d4:	08103d70 	.word	0x08103d70
 81009d8:	10000004 	.word	0x10000004
 81009dc:	10000000 	.word	0x10000000

081009e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81009e0:	b580      	push	{r7, lr}
 81009e2:	b082      	sub	sp, #8
 81009e4:	af00      	add	r7, sp, #0
 81009e6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81009e8:	4b15      	ldr	r3, [pc, #84]	; (8100a40 <HAL_InitTick+0x60>)
 81009ea:	781b      	ldrb	r3, [r3, #0]
 81009ec:	2b00      	cmp	r3, #0
 81009ee:	d101      	bne.n	81009f4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81009f0:	2301      	movs	r3, #1
 81009f2:	e021      	b.n	8100a38 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81009f4:	4b13      	ldr	r3, [pc, #76]	; (8100a44 <HAL_InitTick+0x64>)
 81009f6:	681a      	ldr	r2, [r3, #0]
 81009f8:	4b11      	ldr	r3, [pc, #68]	; (8100a40 <HAL_InitTick+0x60>)
 81009fa:	781b      	ldrb	r3, [r3, #0]
 81009fc:	4619      	mov	r1, r3
 81009fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8100a02:	fbb3 f3f1 	udiv	r3, r3, r1
 8100a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8100a0a:	4618      	mov	r0, r3
 8100a0c:	f000 f941 	bl	8100c92 <HAL_SYSTICK_Config>
 8100a10:	4603      	mov	r3, r0
 8100a12:	2b00      	cmp	r3, #0
 8100a14:	d001      	beq.n	8100a1a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100a16:	2301      	movs	r3, #1
 8100a18:	e00e      	b.n	8100a38 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100a1a:	687b      	ldr	r3, [r7, #4]
 8100a1c:	2b0f      	cmp	r3, #15
 8100a1e:	d80a      	bhi.n	8100a36 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100a20:	2200      	movs	r2, #0
 8100a22:	6879      	ldr	r1, [r7, #4]
 8100a24:	f04f 30ff 	mov.w	r0, #4294967295
 8100a28:	f000 f90b 	bl	8100c42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100a2c:	4a06      	ldr	r2, [pc, #24]	; (8100a48 <HAL_InitTick+0x68>)
 8100a2e:	687b      	ldr	r3, [r7, #4]
 8100a30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8100a32:	2300      	movs	r3, #0
 8100a34:	e000      	b.n	8100a38 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8100a36:	2301      	movs	r3, #1
}
 8100a38:	4618      	mov	r0, r3
 8100a3a:	3708      	adds	r7, #8
 8100a3c:	46bd      	mov	sp, r7
 8100a3e:	bd80      	pop	{r7, pc}
 8100a40:	1000000c 	.word	0x1000000c
 8100a44:	10000000 	.word	0x10000000
 8100a48:	10000008 	.word	0x10000008

08100a4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100a4c:	b480      	push	{r7}
 8100a4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100a50:	4b06      	ldr	r3, [pc, #24]	; (8100a6c <HAL_IncTick+0x20>)
 8100a52:	781b      	ldrb	r3, [r3, #0]
 8100a54:	461a      	mov	r2, r3
 8100a56:	4b06      	ldr	r3, [pc, #24]	; (8100a70 <HAL_IncTick+0x24>)
 8100a58:	681b      	ldr	r3, [r3, #0]
 8100a5a:	4413      	add	r3, r2
 8100a5c:	4a04      	ldr	r2, [pc, #16]	; (8100a70 <HAL_IncTick+0x24>)
 8100a5e:	6013      	str	r3, [r2, #0]
}
 8100a60:	bf00      	nop
 8100a62:	46bd      	mov	sp, r7
 8100a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a68:	4770      	bx	lr
 8100a6a:	bf00      	nop
 8100a6c:	1000000c 	.word	0x1000000c
 8100a70:	100000c0 	.word	0x100000c0

08100a74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100a74:	b480      	push	{r7}
 8100a76:	af00      	add	r7, sp, #0
  return uwTick;
 8100a78:	4b03      	ldr	r3, [pc, #12]	; (8100a88 <HAL_GetTick+0x14>)
 8100a7a:	681b      	ldr	r3, [r3, #0]
}
 8100a7c:	4618      	mov	r0, r3
 8100a7e:	46bd      	mov	sp, r7
 8100a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a84:	4770      	bx	lr
 8100a86:	bf00      	nop
 8100a88:	100000c0 	.word	0x100000c0

08100a8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100a8c:	b480      	push	{r7}
 8100a8e:	b085      	sub	sp, #20
 8100a90:	af00      	add	r7, sp, #0
 8100a92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100a94:	687b      	ldr	r3, [r7, #4]
 8100a96:	f003 0307 	and.w	r3, r3, #7
 8100a9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100a9c:	4b0c      	ldr	r3, [pc, #48]	; (8100ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8100a9e:	68db      	ldr	r3, [r3, #12]
 8100aa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8100aa2:	68ba      	ldr	r2, [r7, #8]
 8100aa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8100aa8:	4013      	ands	r3, r2
 8100aaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100aac:	68fb      	ldr	r3, [r7, #12]
 8100aae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100ab0:	68bb      	ldr	r3, [r7, #8]
 8100ab2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8100ab4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8100ab8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8100abc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100abe:	4a04      	ldr	r2, [pc, #16]	; (8100ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8100ac0:	68bb      	ldr	r3, [r7, #8]
 8100ac2:	60d3      	str	r3, [r2, #12]
}
 8100ac4:	bf00      	nop
 8100ac6:	3714      	adds	r7, #20
 8100ac8:	46bd      	mov	sp, r7
 8100aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ace:	4770      	bx	lr
 8100ad0:	e000ed00 	.word	0xe000ed00

08100ad4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8100ad4:	b480      	push	{r7}
 8100ad6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100ad8:	4b04      	ldr	r3, [pc, #16]	; (8100aec <__NVIC_GetPriorityGrouping+0x18>)
 8100ada:	68db      	ldr	r3, [r3, #12]
 8100adc:	0a1b      	lsrs	r3, r3, #8
 8100ade:	f003 0307 	and.w	r3, r3, #7
}
 8100ae2:	4618      	mov	r0, r3
 8100ae4:	46bd      	mov	sp, r7
 8100ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100aea:	4770      	bx	lr
 8100aec:	e000ed00 	.word	0xe000ed00

08100af0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8100af0:	b480      	push	{r7}
 8100af2:	b083      	sub	sp, #12
 8100af4:	af00      	add	r7, sp, #0
 8100af6:	4603      	mov	r3, r0
 8100af8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100afa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100afe:	2b00      	cmp	r3, #0
 8100b00:	db0b      	blt.n	8100b1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8100b02:	88fb      	ldrh	r3, [r7, #6]
 8100b04:	f003 021f 	and.w	r2, r3, #31
 8100b08:	4907      	ldr	r1, [pc, #28]	; (8100b28 <__NVIC_EnableIRQ+0x38>)
 8100b0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100b0e:	095b      	lsrs	r3, r3, #5
 8100b10:	2001      	movs	r0, #1
 8100b12:	fa00 f202 	lsl.w	r2, r0, r2
 8100b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8100b1a:	bf00      	nop
 8100b1c:	370c      	adds	r7, #12
 8100b1e:	46bd      	mov	sp, r7
 8100b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b24:	4770      	bx	lr
 8100b26:	bf00      	nop
 8100b28:	e000e100 	.word	0xe000e100

08100b2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100b2c:	b480      	push	{r7}
 8100b2e:	b083      	sub	sp, #12
 8100b30:	af00      	add	r7, sp, #0
 8100b32:	4603      	mov	r3, r0
 8100b34:	6039      	str	r1, [r7, #0]
 8100b36:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100b38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100b3c:	2b00      	cmp	r3, #0
 8100b3e:	db0a      	blt.n	8100b56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100b40:	683b      	ldr	r3, [r7, #0]
 8100b42:	b2da      	uxtb	r2, r3
 8100b44:	490c      	ldr	r1, [pc, #48]	; (8100b78 <__NVIC_SetPriority+0x4c>)
 8100b46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100b4a:	0112      	lsls	r2, r2, #4
 8100b4c:	b2d2      	uxtb	r2, r2
 8100b4e:	440b      	add	r3, r1
 8100b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100b54:	e00a      	b.n	8100b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100b56:	683b      	ldr	r3, [r7, #0]
 8100b58:	b2da      	uxtb	r2, r3
 8100b5a:	4908      	ldr	r1, [pc, #32]	; (8100b7c <__NVIC_SetPriority+0x50>)
 8100b5c:	88fb      	ldrh	r3, [r7, #6]
 8100b5e:	f003 030f 	and.w	r3, r3, #15
 8100b62:	3b04      	subs	r3, #4
 8100b64:	0112      	lsls	r2, r2, #4
 8100b66:	b2d2      	uxtb	r2, r2
 8100b68:	440b      	add	r3, r1
 8100b6a:	761a      	strb	r2, [r3, #24]
}
 8100b6c:	bf00      	nop
 8100b6e:	370c      	adds	r7, #12
 8100b70:	46bd      	mov	sp, r7
 8100b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b76:	4770      	bx	lr
 8100b78:	e000e100 	.word	0xe000e100
 8100b7c:	e000ed00 	.word	0xe000ed00

08100b80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100b80:	b480      	push	{r7}
 8100b82:	b089      	sub	sp, #36	; 0x24
 8100b84:	af00      	add	r7, sp, #0
 8100b86:	60f8      	str	r0, [r7, #12]
 8100b88:	60b9      	str	r1, [r7, #8]
 8100b8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8100b8c:	68fb      	ldr	r3, [r7, #12]
 8100b8e:	f003 0307 	and.w	r3, r3, #7
 8100b92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8100b94:	69fb      	ldr	r3, [r7, #28]
 8100b96:	f1c3 0307 	rsb	r3, r3, #7
 8100b9a:	2b04      	cmp	r3, #4
 8100b9c:	bf28      	it	cs
 8100b9e:	2304      	movcs	r3, #4
 8100ba0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8100ba2:	69fb      	ldr	r3, [r7, #28]
 8100ba4:	3304      	adds	r3, #4
 8100ba6:	2b06      	cmp	r3, #6
 8100ba8:	d902      	bls.n	8100bb0 <NVIC_EncodePriority+0x30>
 8100baa:	69fb      	ldr	r3, [r7, #28]
 8100bac:	3b03      	subs	r3, #3
 8100bae:	e000      	b.n	8100bb2 <NVIC_EncodePriority+0x32>
 8100bb0:	2300      	movs	r3, #0
 8100bb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8100bb8:	69bb      	ldr	r3, [r7, #24]
 8100bba:	fa02 f303 	lsl.w	r3, r2, r3
 8100bbe:	43da      	mvns	r2, r3
 8100bc0:	68bb      	ldr	r3, [r7, #8]
 8100bc2:	401a      	ands	r2, r3
 8100bc4:	697b      	ldr	r3, [r7, #20]
 8100bc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8100bc8:	f04f 31ff 	mov.w	r1, #4294967295
 8100bcc:	697b      	ldr	r3, [r7, #20]
 8100bce:	fa01 f303 	lsl.w	r3, r1, r3
 8100bd2:	43d9      	mvns	r1, r3
 8100bd4:	687b      	ldr	r3, [r7, #4]
 8100bd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100bd8:	4313      	orrs	r3, r2
         );
}
 8100bda:	4618      	mov	r0, r3
 8100bdc:	3724      	adds	r7, #36	; 0x24
 8100bde:	46bd      	mov	sp, r7
 8100be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100be4:	4770      	bx	lr
	...

08100be8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8100be8:	b580      	push	{r7, lr}
 8100bea:	b082      	sub	sp, #8
 8100bec:	af00      	add	r7, sp, #0
 8100bee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8100bf0:	687b      	ldr	r3, [r7, #4]
 8100bf2:	3b01      	subs	r3, #1
 8100bf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8100bf8:	d301      	bcc.n	8100bfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8100bfa:	2301      	movs	r3, #1
 8100bfc:	e00f      	b.n	8100c1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8100bfe:	4a0a      	ldr	r2, [pc, #40]	; (8100c28 <SysTick_Config+0x40>)
 8100c00:	687b      	ldr	r3, [r7, #4]
 8100c02:	3b01      	subs	r3, #1
 8100c04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8100c06:	210f      	movs	r1, #15
 8100c08:	f04f 30ff 	mov.w	r0, #4294967295
 8100c0c:	f7ff ff8e 	bl	8100b2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8100c10:	4b05      	ldr	r3, [pc, #20]	; (8100c28 <SysTick_Config+0x40>)
 8100c12:	2200      	movs	r2, #0
 8100c14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8100c16:	4b04      	ldr	r3, [pc, #16]	; (8100c28 <SysTick_Config+0x40>)
 8100c18:	2207      	movs	r2, #7
 8100c1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8100c1c:	2300      	movs	r3, #0
}
 8100c1e:	4618      	mov	r0, r3
 8100c20:	3708      	adds	r7, #8
 8100c22:	46bd      	mov	sp, r7
 8100c24:	bd80      	pop	{r7, pc}
 8100c26:	bf00      	nop
 8100c28:	e000e010 	.word	0xe000e010

08100c2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100c2c:	b580      	push	{r7, lr}
 8100c2e:	b082      	sub	sp, #8
 8100c30:	af00      	add	r7, sp, #0
 8100c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100c34:	6878      	ldr	r0, [r7, #4]
 8100c36:	f7ff ff29 	bl	8100a8c <__NVIC_SetPriorityGrouping>
}
 8100c3a:	bf00      	nop
 8100c3c:	3708      	adds	r7, #8
 8100c3e:	46bd      	mov	sp, r7
 8100c40:	bd80      	pop	{r7, pc}

08100c42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100c42:	b580      	push	{r7, lr}
 8100c44:	b086      	sub	sp, #24
 8100c46:	af00      	add	r7, sp, #0
 8100c48:	4603      	mov	r3, r0
 8100c4a:	60b9      	str	r1, [r7, #8]
 8100c4c:	607a      	str	r2, [r7, #4]
 8100c4e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100c50:	f7ff ff40 	bl	8100ad4 <__NVIC_GetPriorityGrouping>
 8100c54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100c56:	687a      	ldr	r2, [r7, #4]
 8100c58:	68b9      	ldr	r1, [r7, #8]
 8100c5a:	6978      	ldr	r0, [r7, #20]
 8100c5c:	f7ff ff90 	bl	8100b80 <NVIC_EncodePriority>
 8100c60:	4602      	mov	r2, r0
 8100c62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8100c66:	4611      	mov	r1, r2
 8100c68:	4618      	mov	r0, r3
 8100c6a:	f7ff ff5f 	bl	8100b2c <__NVIC_SetPriority>
}
 8100c6e:	bf00      	nop
 8100c70:	3718      	adds	r7, #24
 8100c72:	46bd      	mov	sp, r7
 8100c74:	bd80      	pop	{r7, pc}

08100c76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8100c76:	b580      	push	{r7, lr}
 8100c78:	b082      	sub	sp, #8
 8100c7a:	af00      	add	r7, sp, #0
 8100c7c:	4603      	mov	r3, r0
 8100c7e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8100c80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100c84:	4618      	mov	r0, r3
 8100c86:	f7ff ff33 	bl	8100af0 <__NVIC_EnableIRQ>
}
 8100c8a:	bf00      	nop
 8100c8c:	3708      	adds	r7, #8
 8100c8e:	46bd      	mov	sp, r7
 8100c90:	bd80      	pop	{r7, pc}

08100c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8100c92:	b580      	push	{r7, lr}
 8100c94:	b082      	sub	sp, #8
 8100c96:	af00      	add	r7, sp, #0
 8100c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8100c9a:	6878      	ldr	r0, [r7, #4]
 8100c9c:	f7ff ffa4 	bl	8100be8 <SysTick_Config>
 8100ca0:	4603      	mov	r3, r0
}
 8100ca2:	4618      	mov	r0, r3
 8100ca4:	3708      	adds	r7, #8
 8100ca6:	46bd      	mov	sp, r7
 8100ca8:	bd80      	pop	{r7, pc}
	...

08100cac <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8100cac:	b480      	push	{r7}
 8100cae:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8100cb0:	4b07      	ldr	r3, [pc, #28]	; (8100cd0 <HAL_GetCurrentCPUID+0x24>)
 8100cb2:	681b      	ldr	r3, [r3, #0]
 8100cb4:	091b      	lsrs	r3, r3, #4
 8100cb6:	f003 030f 	and.w	r3, r3, #15
 8100cba:	2b07      	cmp	r3, #7
 8100cbc:	d101      	bne.n	8100cc2 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8100cbe:	2303      	movs	r3, #3
 8100cc0:	e000      	b.n	8100cc4 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8100cc2:	2301      	movs	r3, #1
  }
}
 8100cc4:	4618      	mov	r0, r3
 8100cc6:	46bd      	mov	sp, r7
 8100cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ccc:	4770      	bx	lr
 8100cce:	bf00      	nop
 8100cd0:	e000ed00 	.word	0xe000ed00

08100cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8100cd4:	b480      	push	{r7}
 8100cd6:	b089      	sub	sp, #36	; 0x24
 8100cd8:	af00      	add	r7, sp, #0
 8100cda:	6078      	str	r0, [r7, #4]
 8100cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8100cde:	2300      	movs	r3, #0
 8100ce0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8100ce2:	4b89      	ldr	r3, [pc, #548]	; (8100f08 <HAL_GPIO_Init+0x234>)
 8100ce4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100ce6:	e194      	b.n	8101012 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8100ce8:	683b      	ldr	r3, [r7, #0]
 8100cea:	681a      	ldr	r2, [r3, #0]
 8100cec:	2101      	movs	r1, #1
 8100cee:	69fb      	ldr	r3, [r7, #28]
 8100cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8100cf4:	4013      	ands	r3, r2
 8100cf6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8100cf8:	693b      	ldr	r3, [r7, #16]
 8100cfa:	2b00      	cmp	r3, #0
 8100cfc:	f000 8186 	beq.w	810100c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8100d00:	683b      	ldr	r3, [r7, #0]
 8100d02:	685b      	ldr	r3, [r3, #4]
 8100d04:	f003 0303 	and.w	r3, r3, #3
 8100d08:	2b01      	cmp	r3, #1
 8100d0a:	d005      	beq.n	8100d18 <HAL_GPIO_Init+0x44>
 8100d0c:	683b      	ldr	r3, [r7, #0]
 8100d0e:	685b      	ldr	r3, [r3, #4]
 8100d10:	f003 0303 	and.w	r3, r3, #3
 8100d14:	2b02      	cmp	r3, #2
 8100d16:	d130      	bne.n	8100d7a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8100d18:	687b      	ldr	r3, [r7, #4]
 8100d1a:	689b      	ldr	r3, [r3, #8]
 8100d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8100d1e:	69fb      	ldr	r3, [r7, #28]
 8100d20:	005b      	lsls	r3, r3, #1
 8100d22:	2203      	movs	r2, #3
 8100d24:	fa02 f303 	lsl.w	r3, r2, r3
 8100d28:	43db      	mvns	r3, r3
 8100d2a:	69ba      	ldr	r2, [r7, #24]
 8100d2c:	4013      	ands	r3, r2
 8100d2e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8100d30:	683b      	ldr	r3, [r7, #0]
 8100d32:	68da      	ldr	r2, [r3, #12]
 8100d34:	69fb      	ldr	r3, [r7, #28]
 8100d36:	005b      	lsls	r3, r3, #1
 8100d38:	fa02 f303 	lsl.w	r3, r2, r3
 8100d3c:	69ba      	ldr	r2, [r7, #24]
 8100d3e:	4313      	orrs	r3, r2
 8100d40:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8100d42:	687b      	ldr	r3, [r7, #4]
 8100d44:	69ba      	ldr	r2, [r7, #24]
 8100d46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8100d48:	687b      	ldr	r3, [r7, #4]
 8100d4a:	685b      	ldr	r3, [r3, #4]
 8100d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8100d4e:	2201      	movs	r2, #1
 8100d50:	69fb      	ldr	r3, [r7, #28]
 8100d52:	fa02 f303 	lsl.w	r3, r2, r3
 8100d56:	43db      	mvns	r3, r3
 8100d58:	69ba      	ldr	r2, [r7, #24]
 8100d5a:	4013      	ands	r3, r2
 8100d5c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8100d5e:	683b      	ldr	r3, [r7, #0]
 8100d60:	685b      	ldr	r3, [r3, #4]
 8100d62:	091b      	lsrs	r3, r3, #4
 8100d64:	f003 0201 	and.w	r2, r3, #1
 8100d68:	69fb      	ldr	r3, [r7, #28]
 8100d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8100d6e:	69ba      	ldr	r2, [r7, #24]
 8100d70:	4313      	orrs	r3, r2
 8100d72:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8100d74:	687b      	ldr	r3, [r7, #4]
 8100d76:	69ba      	ldr	r2, [r7, #24]
 8100d78:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8100d7a:	683b      	ldr	r3, [r7, #0]
 8100d7c:	685b      	ldr	r3, [r3, #4]
 8100d7e:	f003 0303 	and.w	r3, r3, #3
 8100d82:	2b03      	cmp	r3, #3
 8100d84:	d017      	beq.n	8100db6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8100d86:	687b      	ldr	r3, [r7, #4]
 8100d88:	68db      	ldr	r3, [r3, #12]
 8100d8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8100d8c:	69fb      	ldr	r3, [r7, #28]
 8100d8e:	005b      	lsls	r3, r3, #1
 8100d90:	2203      	movs	r2, #3
 8100d92:	fa02 f303 	lsl.w	r3, r2, r3
 8100d96:	43db      	mvns	r3, r3
 8100d98:	69ba      	ldr	r2, [r7, #24]
 8100d9a:	4013      	ands	r3, r2
 8100d9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8100d9e:	683b      	ldr	r3, [r7, #0]
 8100da0:	689a      	ldr	r2, [r3, #8]
 8100da2:	69fb      	ldr	r3, [r7, #28]
 8100da4:	005b      	lsls	r3, r3, #1
 8100da6:	fa02 f303 	lsl.w	r3, r2, r3
 8100daa:	69ba      	ldr	r2, [r7, #24]
 8100dac:	4313      	orrs	r3, r2
 8100dae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8100db0:	687b      	ldr	r3, [r7, #4]
 8100db2:	69ba      	ldr	r2, [r7, #24]
 8100db4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8100db6:	683b      	ldr	r3, [r7, #0]
 8100db8:	685b      	ldr	r3, [r3, #4]
 8100dba:	f003 0303 	and.w	r3, r3, #3
 8100dbe:	2b02      	cmp	r3, #2
 8100dc0:	d123      	bne.n	8100e0a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8100dc2:	69fb      	ldr	r3, [r7, #28]
 8100dc4:	08da      	lsrs	r2, r3, #3
 8100dc6:	687b      	ldr	r3, [r7, #4]
 8100dc8:	3208      	adds	r2, #8
 8100dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8100dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8100dd0:	69fb      	ldr	r3, [r7, #28]
 8100dd2:	f003 0307 	and.w	r3, r3, #7
 8100dd6:	009b      	lsls	r3, r3, #2
 8100dd8:	220f      	movs	r2, #15
 8100dda:	fa02 f303 	lsl.w	r3, r2, r3
 8100dde:	43db      	mvns	r3, r3
 8100de0:	69ba      	ldr	r2, [r7, #24]
 8100de2:	4013      	ands	r3, r2
 8100de4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8100de6:	683b      	ldr	r3, [r7, #0]
 8100de8:	691a      	ldr	r2, [r3, #16]
 8100dea:	69fb      	ldr	r3, [r7, #28]
 8100dec:	f003 0307 	and.w	r3, r3, #7
 8100df0:	009b      	lsls	r3, r3, #2
 8100df2:	fa02 f303 	lsl.w	r3, r2, r3
 8100df6:	69ba      	ldr	r2, [r7, #24]
 8100df8:	4313      	orrs	r3, r2
 8100dfa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8100dfc:	69fb      	ldr	r3, [r7, #28]
 8100dfe:	08da      	lsrs	r2, r3, #3
 8100e00:	687b      	ldr	r3, [r7, #4]
 8100e02:	3208      	adds	r2, #8
 8100e04:	69b9      	ldr	r1, [r7, #24]
 8100e06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8100e0a:	687b      	ldr	r3, [r7, #4]
 8100e0c:	681b      	ldr	r3, [r3, #0]
 8100e0e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8100e10:	69fb      	ldr	r3, [r7, #28]
 8100e12:	005b      	lsls	r3, r3, #1
 8100e14:	2203      	movs	r2, #3
 8100e16:	fa02 f303 	lsl.w	r3, r2, r3
 8100e1a:	43db      	mvns	r3, r3
 8100e1c:	69ba      	ldr	r2, [r7, #24]
 8100e1e:	4013      	ands	r3, r2
 8100e20:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8100e22:	683b      	ldr	r3, [r7, #0]
 8100e24:	685b      	ldr	r3, [r3, #4]
 8100e26:	f003 0203 	and.w	r2, r3, #3
 8100e2a:	69fb      	ldr	r3, [r7, #28]
 8100e2c:	005b      	lsls	r3, r3, #1
 8100e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8100e32:	69ba      	ldr	r2, [r7, #24]
 8100e34:	4313      	orrs	r3, r2
 8100e36:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8100e38:	687b      	ldr	r3, [r7, #4]
 8100e3a:	69ba      	ldr	r2, [r7, #24]
 8100e3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8100e3e:	683b      	ldr	r3, [r7, #0]
 8100e40:	685b      	ldr	r3, [r3, #4]
 8100e42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8100e46:	2b00      	cmp	r3, #0
 8100e48:	f000 80e0 	beq.w	810100c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100e4c:	4b2f      	ldr	r3, [pc, #188]	; (8100f0c <HAL_GPIO_Init+0x238>)
 8100e4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e52:	4a2e      	ldr	r2, [pc, #184]	; (8100f0c <HAL_GPIO_Init+0x238>)
 8100e54:	f043 0302 	orr.w	r3, r3, #2
 8100e58:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100e5c:	4b2b      	ldr	r3, [pc, #172]	; (8100f0c <HAL_GPIO_Init+0x238>)
 8100e5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e62:	f003 0302 	and.w	r3, r3, #2
 8100e66:	60fb      	str	r3, [r7, #12]
 8100e68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8100e6a:	4a29      	ldr	r2, [pc, #164]	; (8100f10 <HAL_GPIO_Init+0x23c>)
 8100e6c:	69fb      	ldr	r3, [r7, #28]
 8100e6e:	089b      	lsrs	r3, r3, #2
 8100e70:	3302      	adds	r3, #2
 8100e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8100e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8100e78:	69fb      	ldr	r3, [r7, #28]
 8100e7a:	f003 0303 	and.w	r3, r3, #3
 8100e7e:	009b      	lsls	r3, r3, #2
 8100e80:	220f      	movs	r2, #15
 8100e82:	fa02 f303 	lsl.w	r3, r2, r3
 8100e86:	43db      	mvns	r3, r3
 8100e88:	69ba      	ldr	r2, [r7, #24]
 8100e8a:	4013      	ands	r3, r2
 8100e8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8100e8e:	687b      	ldr	r3, [r7, #4]
 8100e90:	4a20      	ldr	r2, [pc, #128]	; (8100f14 <HAL_GPIO_Init+0x240>)
 8100e92:	4293      	cmp	r3, r2
 8100e94:	d052      	beq.n	8100f3c <HAL_GPIO_Init+0x268>
 8100e96:	687b      	ldr	r3, [r7, #4]
 8100e98:	4a1f      	ldr	r2, [pc, #124]	; (8100f18 <HAL_GPIO_Init+0x244>)
 8100e9a:	4293      	cmp	r3, r2
 8100e9c:	d031      	beq.n	8100f02 <HAL_GPIO_Init+0x22e>
 8100e9e:	687b      	ldr	r3, [r7, #4]
 8100ea0:	4a1e      	ldr	r2, [pc, #120]	; (8100f1c <HAL_GPIO_Init+0x248>)
 8100ea2:	4293      	cmp	r3, r2
 8100ea4:	d02b      	beq.n	8100efe <HAL_GPIO_Init+0x22a>
 8100ea6:	687b      	ldr	r3, [r7, #4]
 8100ea8:	4a1d      	ldr	r2, [pc, #116]	; (8100f20 <HAL_GPIO_Init+0x24c>)
 8100eaa:	4293      	cmp	r3, r2
 8100eac:	d025      	beq.n	8100efa <HAL_GPIO_Init+0x226>
 8100eae:	687b      	ldr	r3, [r7, #4]
 8100eb0:	4a1c      	ldr	r2, [pc, #112]	; (8100f24 <HAL_GPIO_Init+0x250>)
 8100eb2:	4293      	cmp	r3, r2
 8100eb4:	d01f      	beq.n	8100ef6 <HAL_GPIO_Init+0x222>
 8100eb6:	687b      	ldr	r3, [r7, #4]
 8100eb8:	4a1b      	ldr	r2, [pc, #108]	; (8100f28 <HAL_GPIO_Init+0x254>)
 8100eba:	4293      	cmp	r3, r2
 8100ebc:	d019      	beq.n	8100ef2 <HAL_GPIO_Init+0x21e>
 8100ebe:	687b      	ldr	r3, [r7, #4]
 8100ec0:	4a1a      	ldr	r2, [pc, #104]	; (8100f2c <HAL_GPIO_Init+0x258>)
 8100ec2:	4293      	cmp	r3, r2
 8100ec4:	d013      	beq.n	8100eee <HAL_GPIO_Init+0x21a>
 8100ec6:	687b      	ldr	r3, [r7, #4]
 8100ec8:	4a19      	ldr	r2, [pc, #100]	; (8100f30 <HAL_GPIO_Init+0x25c>)
 8100eca:	4293      	cmp	r3, r2
 8100ecc:	d00d      	beq.n	8100eea <HAL_GPIO_Init+0x216>
 8100ece:	687b      	ldr	r3, [r7, #4]
 8100ed0:	4a18      	ldr	r2, [pc, #96]	; (8100f34 <HAL_GPIO_Init+0x260>)
 8100ed2:	4293      	cmp	r3, r2
 8100ed4:	d007      	beq.n	8100ee6 <HAL_GPIO_Init+0x212>
 8100ed6:	687b      	ldr	r3, [r7, #4]
 8100ed8:	4a17      	ldr	r2, [pc, #92]	; (8100f38 <HAL_GPIO_Init+0x264>)
 8100eda:	4293      	cmp	r3, r2
 8100edc:	d101      	bne.n	8100ee2 <HAL_GPIO_Init+0x20e>
 8100ede:	2309      	movs	r3, #9
 8100ee0:	e02d      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100ee2:	230a      	movs	r3, #10
 8100ee4:	e02b      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100ee6:	2308      	movs	r3, #8
 8100ee8:	e029      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100eea:	2307      	movs	r3, #7
 8100eec:	e027      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100eee:	2306      	movs	r3, #6
 8100ef0:	e025      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100ef2:	2305      	movs	r3, #5
 8100ef4:	e023      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100ef6:	2304      	movs	r3, #4
 8100ef8:	e021      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100efa:	2303      	movs	r3, #3
 8100efc:	e01f      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100efe:	2302      	movs	r3, #2
 8100f00:	e01d      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100f02:	2301      	movs	r3, #1
 8100f04:	e01b      	b.n	8100f3e <HAL_GPIO_Init+0x26a>
 8100f06:	bf00      	nop
 8100f08:	580000c0 	.word	0x580000c0
 8100f0c:	58024400 	.word	0x58024400
 8100f10:	58000400 	.word	0x58000400
 8100f14:	58020000 	.word	0x58020000
 8100f18:	58020400 	.word	0x58020400
 8100f1c:	58020800 	.word	0x58020800
 8100f20:	58020c00 	.word	0x58020c00
 8100f24:	58021000 	.word	0x58021000
 8100f28:	58021400 	.word	0x58021400
 8100f2c:	58021800 	.word	0x58021800
 8100f30:	58021c00 	.word	0x58021c00
 8100f34:	58022000 	.word	0x58022000
 8100f38:	58022400 	.word	0x58022400
 8100f3c:	2300      	movs	r3, #0
 8100f3e:	69fa      	ldr	r2, [r7, #28]
 8100f40:	f002 0203 	and.w	r2, r2, #3
 8100f44:	0092      	lsls	r2, r2, #2
 8100f46:	4093      	lsls	r3, r2
 8100f48:	69ba      	ldr	r2, [r7, #24]
 8100f4a:	4313      	orrs	r3, r2
 8100f4c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8100f4e:	4938      	ldr	r1, [pc, #224]	; (8101030 <HAL_GPIO_Init+0x35c>)
 8100f50:	69fb      	ldr	r3, [r7, #28]
 8100f52:	089b      	lsrs	r3, r3, #2
 8100f54:	3302      	adds	r3, #2
 8100f56:	69ba      	ldr	r2, [r7, #24]
 8100f58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8100f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100f60:	681b      	ldr	r3, [r3, #0]
 8100f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100f64:	693b      	ldr	r3, [r7, #16]
 8100f66:	43db      	mvns	r3, r3
 8100f68:	69ba      	ldr	r2, [r7, #24]
 8100f6a:	4013      	ands	r3, r2
 8100f6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8100f6e:	683b      	ldr	r3, [r7, #0]
 8100f70:	685b      	ldr	r3, [r3, #4]
 8100f72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8100f76:	2b00      	cmp	r3, #0
 8100f78:	d003      	beq.n	8100f82 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8100f7a:	69ba      	ldr	r2, [r7, #24]
 8100f7c:	693b      	ldr	r3, [r7, #16]
 8100f7e:	4313      	orrs	r3, r2
 8100f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8100f82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8100f86:	69bb      	ldr	r3, [r7, #24]
 8100f88:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8100f8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100f8e:	685b      	ldr	r3, [r3, #4]
 8100f90:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100f92:	693b      	ldr	r3, [r7, #16]
 8100f94:	43db      	mvns	r3, r3
 8100f96:	69ba      	ldr	r2, [r7, #24]
 8100f98:	4013      	ands	r3, r2
 8100f9a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8100f9c:	683b      	ldr	r3, [r7, #0]
 8100f9e:	685b      	ldr	r3, [r3, #4]
 8100fa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8100fa4:	2b00      	cmp	r3, #0
 8100fa6:	d003      	beq.n	8100fb0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8100fa8:	69ba      	ldr	r2, [r7, #24]
 8100faa:	693b      	ldr	r3, [r7, #16]
 8100fac:	4313      	orrs	r3, r2
 8100fae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8100fb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8100fb4:	69bb      	ldr	r3, [r7, #24]
 8100fb6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8100fb8:	697b      	ldr	r3, [r7, #20]
 8100fba:	685b      	ldr	r3, [r3, #4]
 8100fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100fbe:	693b      	ldr	r3, [r7, #16]
 8100fc0:	43db      	mvns	r3, r3
 8100fc2:	69ba      	ldr	r2, [r7, #24]
 8100fc4:	4013      	ands	r3, r2
 8100fc6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8100fc8:	683b      	ldr	r3, [r7, #0]
 8100fca:	685b      	ldr	r3, [r3, #4]
 8100fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100fd0:	2b00      	cmp	r3, #0
 8100fd2:	d003      	beq.n	8100fdc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8100fd4:	69ba      	ldr	r2, [r7, #24]
 8100fd6:	693b      	ldr	r3, [r7, #16]
 8100fd8:	4313      	orrs	r3, r2
 8100fda:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8100fdc:	697b      	ldr	r3, [r7, #20]
 8100fde:	69ba      	ldr	r2, [r7, #24]
 8100fe0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8100fe2:	697b      	ldr	r3, [r7, #20]
 8100fe4:	681b      	ldr	r3, [r3, #0]
 8100fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100fe8:	693b      	ldr	r3, [r7, #16]
 8100fea:	43db      	mvns	r3, r3
 8100fec:	69ba      	ldr	r2, [r7, #24]
 8100fee:	4013      	ands	r3, r2
 8100ff0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8100ff2:	683b      	ldr	r3, [r7, #0]
 8100ff4:	685b      	ldr	r3, [r3, #4]
 8100ff6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8100ffa:	2b00      	cmp	r3, #0
 8100ffc:	d003      	beq.n	8101006 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8100ffe:	69ba      	ldr	r2, [r7, #24]
 8101000:	693b      	ldr	r3, [r7, #16]
 8101002:	4313      	orrs	r3, r2
 8101004:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8101006:	697b      	ldr	r3, [r7, #20]
 8101008:	69ba      	ldr	r2, [r7, #24]
 810100a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 810100c:	69fb      	ldr	r3, [r7, #28]
 810100e:	3301      	adds	r3, #1
 8101010:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101012:	683b      	ldr	r3, [r7, #0]
 8101014:	681a      	ldr	r2, [r3, #0]
 8101016:	69fb      	ldr	r3, [r7, #28]
 8101018:	fa22 f303 	lsr.w	r3, r2, r3
 810101c:	2b00      	cmp	r3, #0
 810101e:	f47f ae63 	bne.w	8100ce8 <HAL_GPIO_Init+0x14>
  }
}
 8101022:	bf00      	nop
 8101024:	bf00      	nop
 8101026:	3724      	adds	r7, #36	; 0x24
 8101028:	46bd      	mov	sp, r7
 810102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810102e:	4770      	bx	lr
 8101030:	58000400 	.word	0x58000400

08101034 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8101034:	b480      	push	{r7}
 8101036:	b083      	sub	sp, #12
 8101038:	af00      	add	r7, sp, #0
 810103a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 810103c:	4b05      	ldr	r3, [pc, #20]	; (8101054 <HAL_HSEM_ActivateNotification+0x20>)
 810103e:	681a      	ldr	r2, [r3, #0]
 8101040:	4904      	ldr	r1, [pc, #16]	; (8101054 <HAL_HSEM_ActivateNotification+0x20>)
 8101042:	687b      	ldr	r3, [r7, #4]
 8101044:	4313      	orrs	r3, r2
 8101046:	600b      	str	r3, [r1, #0]
#endif
}
 8101048:	bf00      	nop
 810104a:	370c      	adds	r7, #12
 810104c:	46bd      	mov	sp, r7
 810104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101052:	4770      	bx	lr
 8101054:	58026510 	.word	0x58026510

08101058 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8101058:	b580      	push	{r7, lr}
 810105a:	b082      	sub	sp, #8
 810105c:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 810105e:	4b0a      	ldr	r3, [pc, #40]	; (8101088 <HAL_HSEM_IRQHandler+0x30>)
 8101060:	68db      	ldr	r3, [r3, #12]
 8101062:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8101064:	4b08      	ldr	r3, [pc, #32]	; (8101088 <HAL_HSEM_IRQHandler+0x30>)
 8101066:	681a      	ldr	r2, [r3, #0]
 8101068:	687b      	ldr	r3, [r7, #4]
 810106a:	43db      	mvns	r3, r3
 810106c:	4906      	ldr	r1, [pc, #24]	; (8101088 <HAL_HSEM_IRQHandler+0x30>)
 810106e:	4013      	ands	r3, r2
 8101070:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8101072:	4a05      	ldr	r2, [pc, #20]	; (8101088 <HAL_HSEM_IRQHandler+0x30>)
 8101074:	687b      	ldr	r3, [r7, #4]
 8101076:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8101078:	6878      	ldr	r0, [r7, #4]
 810107a:	f002 fe31 	bl	8103ce0 <HAL_HSEM_FreeCallback>
}
 810107e:	bf00      	nop
 8101080:	3708      	adds	r7, #8
 8101082:	46bd      	mov	sp, r7
 8101084:	bd80      	pop	{r7, pc}
 8101086:	bf00      	nop
 8101088:	58026510 	.word	0x58026510

0810108c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810108c:	b580      	push	{r7, lr}
 810108e:	b084      	sub	sp, #16
 8101090:	af00      	add	r7, sp, #0
 8101092:	60f8      	str	r0, [r7, #12]
 8101094:	460b      	mov	r3, r1
 8101096:	607a      	str	r2, [r7, #4]
 8101098:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810109a:	4b37      	ldr	r3, [pc, #220]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 810109c:	681b      	ldr	r3, [r3, #0]
 810109e:	f023 0201 	bic.w	r2, r3, #1
 81010a2:	4935      	ldr	r1, [pc, #212]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 81010a4:	68fb      	ldr	r3, [r7, #12]
 81010a6:	4313      	orrs	r3, r2
 81010a8:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81010aa:	687b      	ldr	r3, [r7, #4]
 81010ac:	2b00      	cmp	r3, #0
 81010ae:	d123      	bne.n	81010f8 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81010b0:	f7ff fdfc 	bl	8100cac <HAL_GetCurrentCPUID>
 81010b4:	4603      	mov	r3, r0
 81010b6:	2b03      	cmp	r3, #3
 81010b8:	d158      	bne.n	810116c <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81010ba:	4b2f      	ldr	r3, [pc, #188]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 81010bc:	691b      	ldr	r3, [r3, #16]
 81010be:	4a2e      	ldr	r2, [pc, #184]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 81010c0:	f023 0301 	bic.w	r3, r3, #1
 81010c4:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81010c6:	4b2d      	ldr	r3, [pc, #180]	; (810117c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81010c8:	691b      	ldr	r3, [r3, #16]
 81010ca:	4a2c      	ldr	r2, [pc, #176]	; (810117c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81010cc:	f043 0304 	orr.w	r3, r3, #4
 81010d0:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81010d2:	f3bf 8f4f 	dsb	sy
}
 81010d6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81010d8:	f3bf 8f6f 	isb	sy
}
 81010dc:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81010de:	7afb      	ldrb	r3, [r7, #11]
 81010e0:	2b01      	cmp	r3, #1
 81010e2:	d101      	bne.n	81010e8 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81010e4:	bf30      	wfi
 81010e6:	e000      	b.n	81010ea <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81010e8:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81010ea:	4b24      	ldr	r3, [pc, #144]	; (810117c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81010ec:	691b      	ldr	r3, [r3, #16]
 81010ee:	4a23      	ldr	r2, [pc, #140]	; (810117c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81010f0:	f023 0304 	bic.w	r3, r3, #4
 81010f4:	6113      	str	r3, [r2, #16]
 81010f6:	e03c      	b.n	8101172 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81010f8:	687b      	ldr	r3, [r7, #4]
 81010fa:	2b01      	cmp	r3, #1
 81010fc:	d123      	bne.n	8101146 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81010fe:	f7ff fdd5 	bl	8100cac <HAL_GetCurrentCPUID>
 8101102:	4603      	mov	r3, r0
 8101104:	2b01      	cmp	r3, #1
 8101106:	d133      	bne.n	8101170 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101108:	4b1b      	ldr	r3, [pc, #108]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 810110a:	695b      	ldr	r3, [r3, #20]
 810110c:	4a1a      	ldr	r2, [pc, #104]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 810110e:	f023 0302 	bic.w	r3, r3, #2
 8101112:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101114:	4b19      	ldr	r3, [pc, #100]	; (810117c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101116:	691b      	ldr	r3, [r3, #16]
 8101118:	4a18      	ldr	r2, [pc, #96]	; (810117c <HAL_PWREx_EnterSTOPMode+0xf0>)
 810111a:	f043 0304 	orr.w	r3, r3, #4
 810111e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101120:	f3bf 8f4f 	dsb	sy
}
 8101124:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101126:	f3bf 8f6f 	isb	sy
}
 810112a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810112c:	7afb      	ldrb	r3, [r7, #11]
 810112e:	2b01      	cmp	r3, #1
 8101130:	d101      	bne.n	8101136 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101132:	bf30      	wfi
 8101134:	e000      	b.n	8101138 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101136:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101138:	4b10      	ldr	r3, [pc, #64]	; (810117c <HAL_PWREx_EnterSTOPMode+0xf0>)
 810113a:	691b      	ldr	r3, [r3, #16]
 810113c:	4a0f      	ldr	r2, [pc, #60]	; (810117c <HAL_PWREx_EnterSTOPMode+0xf0>)
 810113e:	f023 0304 	bic.w	r3, r3, #4
 8101142:	6113      	str	r3, [r2, #16]
 8101144:	e015      	b.n	8101172 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101146:	f7ff fdb1 	bl	8100cac <HAL_GetCurrentCPUID>
 810114a:	4603      	mov	r3, r0
 810114c:	2b03      	cmp	r3, #3
 810114e:	d106      	bne.n	810115e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101150:	4b09      	ldr	r3, [pc, #36]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101152:	691b      	ldr	r3, [r3, #16]
 8101154:	4a08      	ldr	r2, [pc, #32]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101156:	f023 0304 	bic.w	r3, r3, #4
 810115a:	6113      	str	r3, [r2, #16]
 810115c:	e009      	b.n	8101172 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810115e:	4b06      	ldr	r3, [pc, #24]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101160:	695b      	ldr	r3, [r3, #20]
 8101162:	4a05      	ldr	r2, [pc, #20]	; (8101178 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101164:	f023 0304 	bic.w	r3, r3, #4
 8101168:	6153      	str	r3, [r2, #20]
 810116a:	e002      	b.n	8101172 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 810116c:	bf00      	nop
 810116e:	e000      	b.n	8101172 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101170:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8101172:	3710      	adds	r7, #16
 8101174:	46bd      	mov	sp, r7
 8101176:	bd80      	pop	{r7, pc}
 8101178:	58024800 	.word	0x58024800
 810117c:	e000ed00 	.word	0xe000ed00

08101180 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101180:	b580      	push	{r7, lr}
 8101182:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101184:	f7ff fd92 	bl	8100cac <HAL_GetCurrentCPUID>
 8101188:	4603      	mov	r3, r0
 810118a:	2b03      	cmp	r3, #3
 810118c:	d101      	bne.n	8101192 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810118e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101190:	e001      	b.n	8101196 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8101192:	bf40      	sev
    __WFE ();
 8101194:	bf20      	wfe
}
 8101196:	bf00      	nop
 8101198:	bd80      	pop	{r7, pc}
	...

0810119c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810119c:	b480      	push	{r7}
 810119e:	b089      	sub	sp, #36	; 0x24
 81011a0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81011a2:	4bb3      	ldr	r3, [pc, #716]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81011a4:	691b      	ldr	r3, [r3, #16]
 81011a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81011aa:	2b18      	cmp	r3, #24
 81011ac:	f200 8155 	bhi.w	810145a <HAL_RCC_GetSysClockFreq+0x2be>
 81011b0:	a201      	add	r2, pc, #4	; (adr r2, 81011b8 <HAL_RCC_GetSysClockFreq+0x1c>)
 81011b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81011b6:	bf00      	nop
 81011b8:	0810121d 	.word	0x0810121d
 81011bc:	0810145b 	.word	0x0810145b
 81011c0:	0810145b 	.word	0x0810145b
 81011c4:	0810145b 	.word	0x0810145b
 81011c8:	0810145b 	.word	0x0810145b
 81011cc:	0810145b 	.word	0x0810145b
 81011d0:	0810145b 	.word	0x0810145b
 81011d4:	0810145b 	.word	0x0810145b
 81011d8:	08101243 	.word	0x08101243
 81011dc:	0810145b 	.word	0x0810145b
 81011e0:	0810145b 	.word	0x0810145b
 81011e4:	0810145b 	.word	0x0810145b
 81011e8:	0810145b 	.word	0x0810145b
 81011ec:	0810145b 	.word	0x0810145b
 81011f0:	0810145b 	.word	0x0810145b
 81011f4:	0810145b 	.word	0x0810145b
 81011f8:	08101249 	.word	0x08101249
 81011fc:	0810145b 	.word	0x0810145b
 8101200:	0810145b 	.word	0x0810145b
 8101204:	0810145b 	.word	0x0810145b
 8101208:	0810145b 	.word	0x0810145b
 810120c:	0810145b 	.word	0x0810145b
 8101210:	0810145b 	.word	0x0810145b
 8101214:	0810145b 	.word	0x0810145b
 8101218:	0810124f 	.word	0x0810124f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810121c:	4b94      	ldr	r3, [pc, #592]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810121e:	681b      	ldr	r3, [r3, #0]
 8101220:	f003 0320 	and.w	r3, r3, #32
 8101224:	2b00      	cmp	r3, #0
 8101226:	d009      	beq.n	810123c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101228:	4b91      	ldr	r3, [pc, #580]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810122a:	681b      	ldr	r3, [r3, #0]
 810122c:	08db      	lsrs	r3, r3, #3
 810122e:	f003 0303 	and.w	r3, r3, #3
 8101232:	4a90      	ldr	r2, [pc, #576]	; (8101474 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101234:	fa22 f303 	lsr.w	r3, r2, r3
 8101238:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 810123a:	e111      	b.n	8101460 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 810123c:	4b8d      	ldr	r3, [pc, #564]	; (8101474 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810123e:	61bb      	str	r3, [r7, #24]
    break;
 8101240:	e10e      	b.n	8101460 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8101242:	4b8d      	ldr	r3, [pc, #564]	; (8101478 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101244:	61bb      	str	r3, [r7, #24]
    break;
 8101246:	e10b      	b.n	8101460 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8101248:	4b8c      	ldr	r3, [pc, #560]	; (810147c <HAL_RCC_GetSysClockFreq+0x2e0>)
 810124a:	61bb      	str	r3, [r7, #24]
    break;
 810124c:	e108      	b.n	8101460 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810124e:	4b88      	ldr	r3, [pc, #544]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101252:	f003 0303 	and.w	r3, r3, #3
 8101256:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8101258:	4b85      	ldr	r3, [pc, #532]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810125a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810125c:	091b      	lsrs	r3, r3, #4
 810125e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8101262:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8101264:	4b82      	ldr	r3, [pc, #520]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101268:	f003 0301 	and.w	r3, r3, #1
 810126c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 810126e:	4b80      	ldr	r3, [pc, #512]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8101272:	08db      	lsrs	r3, r3, #3
 8101274:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101278:	68fa      	ldr	r2, [r7, #12]
 810127a:	fb02 f303 	mul.w	r3, r2, r3
 810127e:	ee07 3a90 	vmov	s15, r3
 8101282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101286:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 810128a:	693b      	ldr	r3, [r7, #16]
 810128c:	2b00      	cmp	r3, #0
 810128e:	f000 80e1 	beq.w	8101454 <HAL_RCC_GetSysClockFreq+0x2b8>
 8101292:	697b      	ldr	r3, [r7, #20]
 8101294:	2b02      	cmp	r3, #2
 8101296:	f000 8083 	beq.w	81013a0 <HAL_RCC_GetSysClockFreq+0x204>
 810129a:	697b      	ldr	r3, [r7, #20]
 810129c:	2b02      	cmp	r3, #2
 810129e:	f200 80a1 	bhi.w	81013e4 <HAL_RCC_GetSysClockFreq+0x248>
 81012a2:	697b      	ldr	r3, [r7, #20]
 81012a4:	2b00      	cmp	r3, #0
 81012a6:	d003      	beq.n	81012b0 <HAL_RCC_GetSysClockFreq+0x114>
 81012a8:	697b      	ldr	r3, [r7, #20]
 81012aa:	2b01      	cmp	r3, #1
 81012ac:	d056      	beq.n	810135c <HAL_RCC_GetSysClockFreq+0x1c0>
 81012ae:	e099      	b.n	81013e4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81012b0:	4b6f      	ldr	r3, [pc, #444]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81012b2:	681b      	ldr	r3, [r3, #0]
 81012b4:	f003 0320 	and.w	r3, r3, #32
 81012b8:	2b00      	cmp	r3, #0
 81012ba:	d02d      	beq.n	8101318 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81012bc:	4b6c      	ldr	r3, [pc, #432]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81012be:	681b      	ldr	r3, [r3, #0]
 81012c0:	08db      	lsrs	r3, r3, #3
 81012c2:	f003 0303 	and.w	r3, r3, #3
 81012c6:	4a6b      	ldr	r2, [pc, #428]	; (8101474 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81012c8:	fa22 f303 	lsr.w	r3, r2, r3
 81012cc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81012ce:	687b      	ldr	r3, [r7, #4]
 81012d0:	ee07 3a90 	vmov	s15, r3
 81012d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81012d8:	693b      	ldr	r3, [r7, #16]
 81012da:	ee07 3a90 	vmov	s15, r3
 81012de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81012e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81012e6:	4b62      	ldr	r3, [pc, #392]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81012ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81012ee:	ee07 3a90 	vmov	s15, r3
 81012f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81012f6:	ed97 6a02 	vldr	s12, [r7, #8]
 81012fa:	eddf 5a61 	vldr	s11, [pc, #388]	; 8101480 <HAL_RCC_GetSysClockFreq+0x2e4>
 81012fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101306:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810130a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810130e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101312:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8101316:	e087      	b.n	8101428 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101318:	693b      	ldr	r3, [r7, #16]
 810131a:	ee07 3a90 	vmov	s15, r3
 810131e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101322:	eddf 6a58 	vldr	s13, [pc, #352]	; 8101484 <HAL_RCC_GetSysClockFreq+0x2e8>
 8101326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810132a:	4b51      	ldr	r3, [pc, #324]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810132e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101332:	ee07 3a90 	vmov	s15, r3
 8101336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810133a:	ed97 6a02 	vldr	s12, [r7, #8]
 810133e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8101480 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810134a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810134e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101356:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810135a:	e065      	b.n	8101428 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810135c:	693b      	ldr	r3, [r7, #16]
 810135e:	ee07 3a90 	vmov	s15, r3
 8101362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101366:	eddf 6a48 	vldr	s13, [pc, #288]	; 8101488 <HAL_RCC_GetSysClockFreq+0x2ec>
 810136a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810136e:	4b40      	ldr	r3, [pc, #256]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101372:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101376:	ee07 3a90 	vmov	s15, r3
 810137a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810137e:	ed97 6a02 	vldr	s12, [r7, #8]
 8101382:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8101480 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101386:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810138a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810138e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101392:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101396:	ee67 7a27 	vmul.f32	s15, s14, s15
 810139a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810139e:	e043      	b.n	8101428 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81013a0:	693b      	ldr	r3, [r7, #16]
 81013a2:	ee07 3a90 	vmov	s15, r3
 81013a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81013aa:	eddf 6a38 	vldr	s13, [pc, #224]	; 810148c <HAL_RCC_GetSysClockFreq+0x2f0>
 81013ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81013b2:	4b2f      	ldr	r3, [pc, #188]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81013b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81013ba:	ee07 3a90 	vmov	s15, r3
 81013be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81013c2:	ed97 6a02 	vldr	s12, [r7, #8]
 81013c6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8101480 <HAL_RCC_GetSysClockFreq+0x2e4>
 81013ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81013ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81013d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81013d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81013da:	ee67 7a27 	vmul.f32	s15, s14, s15
 81013de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81013e2:	e021      	b.n	8101428 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81013e4:	693b      	ldr	r3, [r7, #16]
 81013e6:	ee07 3a90 	vmov	s15, r3
 81013ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81013ee:	eddf 6a26 	vldr	s13, [pc, #152]	; 8101488 <HAL_RCC_GetSysClockFreq+0x2ec>
 81013f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81013f6:	4b1e      	ldr	r3, [pc, #120]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81013fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81013fe:	ee07 3a90 	vmov	s15, r3
 8101402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101406:	ed97 6a02 	vldr	s12, [r7, #8]
 810140a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8101480 <HAL_RCC_GetSysClockFreq+0x2e4>
 810140e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101416:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810141a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810141e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101422:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101426:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8101428:	4b11      	ldr	r3, [pc, #68]	; (8101470 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810142a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810142c:	0a5b      	lsrs	r3, r3, #9
 810142e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8101432:	3301      	adds	r3, #1
 8101434:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8101436:	683b      	ldr	r3, [r7, #0]
 8101438:	ee07 3a90 	vmov	s15, r3
 810143c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101440:	edd7 6a07 	vldr	s13, [r7, #28]
 8101444:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810144c:	ee17 3a90 	vmov	r3, s15
 8101450:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8101452:	e005      	b.n	8101460 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8101454:	2300      	movs	r3, #0
 8101456:	61bb      	str	r3, [r7, #24]
    break;
 8101458:	e002      	b.n	8101460 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 810145a:	4b07      	ldr	r3, [pc, #28]	; (8101478 <HAL_RCC_GetSysClockFreq+0x2dc>)
 810145c:	61bb      	str	r3, [r7, #24]
    break;
 810145e:	bf00      	nop
  }

  return sysclockfreq;
 8101460:	69bb      	ldr	r3, [r7, #24]
}
 8101462:	4618      	mov	r0, r3
 8101464:	3724      	adds	r7, #36	; 0x24
 8101466:	46bd      	mov	sp, r7
 8101468:	f85d 7b04 	ldr.w	r7, [sp], #4
 810146c:	4770      	bx	lr
 810146e:	bf00      	nop
 8101470:	58024400 	.word	0x58024400
 8101474:	03d09000 	.word	0x03d09000
 8101478:	003d0900 	.word	0x003d0900
 810147c:	017d7840 	.word	0x017d7840
 8101480:	46000000 	.word	0x46000000
 8101484:	4c742400 	.word	0x4c742400
 8101488:	4a742400 	.word	0x4a742400
 810148c:	4bbebc20 	.word	0x4bbebc20

08101490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8101490:	b580      	push	{r7, lr}
 8101492:	b082      	sub	sp, #8
 8101494:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8101496:	f7ff fe81 	bl	810119c <HAL_RCC_GetSysClockFreq>
 810149a:	4602      	mov	r2, r0
 810149c:	4b11      	ldr	r3, [pc, #68]	; (81014e4 <HAL_RCC_GetHCLKFreq+0x54>)
 810149e:	699b      	ldr	r3, [r3, #24]
 81014a0:	0a1b      	lsrs	r3, r3, #8
 81014a2:	f003 030f 	and.w	r3, r3, #15
 81014a6:	4910      	ldr	r1, [pc, #64]	; (81014e8 <HAL_RCC_GetHCLKFreq+0x58>)
 81014a8:	5ccb      	ldrb	r3, [r1, r3]
 81014aa:	f003 031f 	and.w	r3, r3, #31
 81014ae:	fa22 f303 	lsr.w	r3, r2, r3
 81014b2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81014b4:	4b0b      	ldr	r3, [pc, #44]	; (81014e4 <HAL_RCC_GetHCLKFreq+0x54>)
 81014b6:	699b      	ldr	r3, [r3, #24]
 81014b8:	f003 030f 	and.w	r3, r3, #15
 81014bc:	4a0a      	ldr	r2, [pc, #40]	; (81014e8 <HAL_RCC_GetHCLKFreq+0x58>)
 81014be:	5cd3      	ldrb	r3, [r2, r3]
 81014c0:	f003 031f 	and.w	r3, r3, #31
 81014c4:	687a      	ldr	r2, [r7, #4]
 81014c6:	fa22 f303 	lsr.w	r3, r2, r3
 81014ca:	4a08      	ldr	r2, [pc, #32]	; (81014ec <HAL_RCC_GetHCLKFreq+0x5c>)
 81014cc:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81014ce:	4b07      	ldr	r3, [pc, #28]	; (81014ec <HAL_RCC_GetHCLKFreq+0x5c>)
 81014d0:	681b      	ldr	r3, [r3, #0]
 81014d2:	4a07      	ldr	r2, [pc, #28]	; (81014f0 <HAL_RCC_GetHCLKFreq+0x60>)
 81014d4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 81014d6:	4b05      	ldr	r3, [pc, #20]	; (81014ec <HAL_RCC_GetHCLKFreq+0x5c>)
 81014d8:	681b      	ldr	r3, [r3, #0]
}
 81014da:	4618      	mov	r0, r3
 81014dc:	3708      	adds	r7, #8
 81014de:	46bd      	mov	sp, r7
 81014e0:	bd80      	pop	{r7, pc}
 81014e2:	bf00      	nop
 81014e4:	58024400 	.word	0x58024400
 81014e8:	08103d70 	.word	0x08103d70
 81014ec:	10000004 	.word	0x10000004
 81014f0:	10000000 	.word	0x10000000

081014f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 81014f4:	b580      	push	{r7, lr}
 81014f6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81014f8:	f7ff ffca 	bl	8101490 <HAL_RCC_GetHCLKFreq>
 81014fc:	4602      	mov	r2, r0
 81014fe:	4b06      	ldr	r3, [pc, #24]	; (8101518 <HAL_RCC_GetPCLK1Freq+0x24>)
 8101500:	69db      	ldr	r3, [r3, #28]
 8101502:	091b      	lsrs	r3, r3, #4
 8101504:	f003 0307 	and.w	r3, r3, #7
 8101508:	4904      	ldr	r1, [pc, #16]	; (810151c <HAL_RCC_GetPCLK1Freq+0x28>)
 810150a:	5ccb      	ldrb	r3, [r1, r3]
 810150c:	f003 031f 	and.w	r3, r3, #31
 8101510:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8101514:	4618      	mov	r0, r3
 8101516:	bd80      	pop	{r7, pc}
 8101518:	58024400 	.word	0x58024400
 810151c:	08103d70 	.word	0x08103d70

08101520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8101520:	b580      	push	{r7, lr}
 8101522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8101524:	f7ff ffb4 	bl	8101490 <HAL_RCC_GetHCLKFreq>
 8101528:	4602      	mov	r2, r0
 810152a:	4b06      	ldr	r3, [pc, #24]	; (8101544 <HAL_RCC_GetPCLK2Freq+0x24>)
 810152c:	69db      	ldr	r3, [r3, #28]
 810152e:	0a1b      	lsrs	r3, r3, #8
 8101530:	f003 0307 	and.w	r3, r3, #7
 8101534:	4904      	ldr	r1, [pc, #16]	; (8101548 <HAL_RCC_GetPCLK2Freq+0x28>)
 8101536:	5ccb      	ldrb	r3, [r1, r3]
 8101538:	f003 031f 	and.w	r3, r3, #31
 810153c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8101540:	4618      	mov	r0, r3
 8101542:	bd80      	pop	{r7, pc}
 8101544:	58024400 	.word	0x58024400
 8101548:	08103d70 	.word	0x08103d70

0810154c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 810154c:	b580      	push	{r7, lr}
 810154e:	b086      	sub	sp, #24
 8101550:	af00      	add	r7, sp, #0
 8101552:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8101554:	2300      	movs	r3, #0
 8101556:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8101558:	2300      	movs	r3, #0
 810155a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 810155c:	687b      	ldr	r3, [r7, #4]
 810155e:	681b      	ldr	r3, [r3, #0]
 8101560:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8101564:	2b00      	cmp	r3, #0
 8101566:	d03f      	beq.n	81015e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8101568:	687b      	ldr	r3, [r7, #4]
 810156a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810156c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101570:	d02a      	beq.n	81015c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8101572:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101576:	d824      	bhi.n	81015c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101578:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810157c:	d018      	beq.n	81015b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 810157e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101582:	d81e      	bhi.n	81015c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101584:	2b00      	cmp	r3, #0
 8101586:	d003      	beq.n	8101590 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8101588:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810158c:	d007      	beq.n	810159e <HAL_RCCEx_PeriphCLKConfig+0x52>
 810158e:	e018      	b.n	81015c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101590:	4bab      	ldr	r3, [pc, #684]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101594:	4aaa      	ldr	r2, [pc, #680]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101596:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810159a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810159c:	e015      	b.n	81015ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810159e:	687b      	ldr	r3, [r7, #4]
 81015a0:	3304      	adds	r3, #4
 81015a2:	2102      	movs	r1, #2
 81015a4:	4618      	mov	r0, r3
 81015a6:	f001 f9cf 	bl	8102948 <RCCEx_PLL2_Config>
 81015aa:	4603      	mov	r3, r0
 81015ac:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 81015ae:	e00c      	b.n	81015ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81015b0:	687b      	ldr	r3, [r7, #4]
 81015b2:	3324      	adds	r3, #36	; 0x24
 81015b4:	2102      	movs	r1, #2
 81015b6:	4618      	mov	r0, r3
 81015b8:	f001 fa78 	bl	8102aac <RCCEx_PLL3_Config>
 81015bc:	4603      	mov	r3, r0
 81015be:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 81015c0:	e003      	b.n	81015ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81015c2:	2301      	movs	r3, #1
 81015c4:	75fb      	strb	r3, [r7, #23]
      break;
 81015c6:	e000      	b.n	81015ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 81015c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 81015ca:	7dfb      	ldrb	r3, [r7, #23]
 81015cc:	2b00      	cmp	r3, #0
 81015ce:	d109      	bne.n	81015e4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81015d0:	4b9b      	ldr	r3, [pc, #620]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81015d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81015d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 81015d8:	687b      	ldr	r3, [r7, #4]
 81015da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81015dc:	4998      	ldr	r1, [pc, #608]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81015de:	4313      	orrs	r3, r2
 81015e0:	650b      	str	r3, [r1, #80]	; 0x50
 81015e2:	e001      	b.n	81015e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81015e4:	7dfb      	ldrb	r3, [r7, #23]
 81015e6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81015e8:	687b      	ldr	r3, [r7, #4]
 81015ea:	681b      	ldr	r3, [r3, #0]
 81015ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81015f0:	2b00      	cmp	r3, #0
 81015f2:	d03d      	beq.n	8101670 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 81015f4:	687b      	ldr	r3, [r7, #4]
 81015f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81015f8:	2b04      	cmp	r3, #4
 81015fa:	d826      	bhi.n	810164a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 81015fc:	a201      	add	r2, pc, #4	; (adr r2, 8101604 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 81015fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101602:	bf00      	nop
 8101604:	08101619 	.word	0x08101619
 8101608:	08101627 	.word	0x08101627
 810160c:	08101639 	.word	0x08101639
 8101610:	08101651 	.word	0x08101651
 8101614:	08101651 	.word	0x08101651
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101618:	4b89      	ldr	r3, [pc, #548]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810161a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810161c:	4a88      	ldr	r2, [pc, #544]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810161e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101622:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101624:	e015      	b.n	8101652 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101626:	687b      	ldr	r3, [r7, #4]
 8101628:	3304      	adds	r3, #4
 810162a:	2100      	movs	r1, #0
 810162c:	4618      	mov	r0, r3
 810162e:	f001 f98b 	bl	8102948 <RCCEx_PLL2_Config>
 8101632:	4603      	mov	r3, r0
 8101634:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101636:	e00c      	b.n	8101652 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8101638:	687b      	ldr	r3, [r7, #4]
 810163a:	3324      	adds	r3, #36	; 0x24
 810163c:	2100      	movs	r1, #0
 810163e:	4618      	mov	r0, r3
 8101640:	f001 fa34 	bl	8102aac <RCCEx_PLL3_Config>
 8101644:	4603      	mov	r3, r0
 8101646:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101648:	e003      	b.n	8101652 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810164a:	2301      	movs	r3, #1
 810164c:	75fb      	strb	r3, [r7, #23]
      break;
 810164e:	e000      	b.n	8101652 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8101650:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101652:	7dfb      	ldrb	r3, [r7, #23]
 8101654:	2b00      	cmp	r3, #0
 8101656:	d109      	bne.n	810166c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8101658:	4b79      	ldr	r3, [pc, #484]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810165a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810165c:	f023 0207 	bic.w	r2, r3, #7
 8101660:	687b      	ldr	r3, [r7, #4]
 8101662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101664:	4976      	ldr	r1, [pc, #472]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101666:	4313      	orrs	r3, r2
 8101668:	650b      	str	r3, [r1, #80]	; 0x50
 810166a:	e001      	b.n	8101670 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810166c:	7dfb      	ldrb	r3, [r7, #23]
 810166e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8101670:	687b      	ldr	r3, [r7, #4]
 8101672:	681b      	ldr	r3, [r3, #0]
 8101674:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8101678:	2b00      	cmp	r3, #0
 810167a:	d042      	beq.n	8101702 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 810167c:	687b      	ldr	r3, [r7, #4]
 810167e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101680:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8101684:	d02b      	beq.n	81016de <HAL_RCCEx_PeriphCLKConfig+0x192>
 8101686:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810168a:	d825      	bhi.n	81016d8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 810168c:	2bc0      	cmp	r3, #192	; 0xc0
 810168e:	d028      	beq.n	81016e2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8101690:	2bc0      	cmp	r3, #192	; 0xc0
 8101692:	d821      	bhi.n	81016d8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8101694:	2b80      	cmp	r3, #128	; 0x80
 8101696:	d016      	beq.n	81016c6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8101698:	2b80      	cmp	r3, #128	; 0x80
 810169a:	d81d      	bhi.n	81016d8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 810169c:	2b00      	cmp	r3, #0
 810169e:	d002      	beq.n	81016a6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 81016a0:	2b40      	cmp	r3, #64	; 0x40
 81016a2:	d007      	beq.n	81016b4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 81016a4:	e018      	b.n	81016d8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81016a6:	4b66      	ldr	r3, [pc, #408]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81016a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81016aa:	4a65      	ldr	r2, [pc, #404]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81016ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81016b0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81016b2:	e017      	b.n	81016e4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81016b4:	687b      	ldr	r3, [r7, #4]
 81016b6:	3304      	adds	r3, #4
 81016b8:	2100      	movs	r1, #0
 81016ba:	4618      	mov	r0, r3
 81016bc:	f001 f944 	bl	8102948 <RCCEx_PLL2_Config>
 81016c0:	4603      	mov	r3, r0
 81016c2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81016c4:	e00e      	b.n	81016e4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81016c6:	687b      	ldr	r3, [r7, #4]
 81016c8:	3324      	adds	r3, #36	; 0x24
 81016ca:	2100      	movs	r1, #0
 81016cc:	4618      	mov	r0, r3
 81016ce:	f001 f9ed 	bl	8102aac <RCCEx_PLL3_Config>
 81016d2:	4603      	mov	r3, r0
 81016d4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81016d6:	e005      	b.n	81016e4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81016d8:	2301      	movs	r3, #1
 81016da:	75fb      	strb	r3, [r7, #23]
      break;
 81016dc:	e002      	b.n	81016e4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81016de:	bf00      	nop
 81016e0:	e000      	b.n	81016e4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81016e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81016e4:	7dfb      	ldrb	r3, [r7, #23]
 81016e6:	2b00      	cmp	r3, #0
 81016e8:	d109      	bne.n	81016fe <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81016ea:	4b55      	ldr	r3, [pc, #340]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81016ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81016ee:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 81016f2:	687b      	ldr	r3, [r7, #4]
 81016f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81016f6:	4952      	ldr	r1, [pc, #328]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81016f8:	4313      	orrs	r3, r2
 81016fa:	650b      	str	r3, [r1, #80]	; 0x50
 81016fc:	e001      	b.n	8101702 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81016fe:	7dfb      	ldrb	r3, [r7, #23]
 8101700:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8101702:	687b      	ldr	r3, [r7, #4]
 8101704:	681b      	ldr	r3, [r3, #0]
 8101706:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 810170a:	2b00      	cmp	r3, #0
 810170c:	d049      	beq.n	81017a2 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 810170e:	687b      	ldr	r3, [r7, #4]
 8101710:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8101714:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8101718:	d030      	beq.n	810177c <HAL_RCCEx_PeriphCLKConfig+0x230>
 810171a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810171e:	d82a      	bhi.n	8101776 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8101720:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8101724:	d02c      	beq.n	8101780 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8101726:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 810172a:	d824      	bhi.n	8101776 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 810172c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8101730:	d018      	beq.n	8101764 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8101732:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8101736:	d81e      	bhi.n	8101776 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8101738:	2b00      	cmp	r3, #0
 810173a:	d003      	beq.n	8101744 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 810173c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101740:	d007      	beq.n	8101752 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8101742:	e018      	b.n	8101776 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101744:	4b3e      	ldr	r3, [pc, #248]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101748:	4a3d      	ldr	r2, [pc, #244]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810174a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810174e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101750:	e017      	b.n	8101782 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101752:	687b      	ldr	r3, [r7, #4]
 8101754:	3304      	adds	r3, #4
 8101756:	2100      	movs	r1, #0
 8101758:	4618      	mov	r0, r3
 810175a:	f001 f8f5 	bl	8102948 <RCCEx_PLL2_Config>
 810175e:	4603      	mov	r3, r0
 8101760:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8101762:	e00e      	b.n	8101782 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8101764:	687b      	ldr	r3, [r7, #4]
 8101766:	3324      	adds	r3, #36	; 0x24
 8101768:	2100      	movs	r1, #0
 810176a:	4618      	mov	r0, r3
 810176c:	f001 f99e 	bl	8102aac <RCCEx_PLL3_Config>
 8101770:	4603      	mov	r3, r0
 8101772:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101774:	e005      	b.n	8101782 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8101776:	2301      	movs	r3, #1
 8101778:	75fb      	strb	r3, [r7, #23]
      break;
 810177a:	e002      	b.n	8101782 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 810177c:	bf00      	nop
 810177e:	e000      	b.n	8101782 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8101780:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101782:	7dfb      	ldrb	r3, [r7, #23]
 8101784:	2b00      	cmp	r3, #0
 8101786:	d10a      	bne.n	810179e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8101788:	4b2d      	ldr	r3, [pc, #180]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810178a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810178c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8101790:	687b      	ldr	r3, [r7, #4]
 8101792:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8101796:	492a      	ldr	r1, [pc, #168]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101798:	4313      	orrs	r3, r2
 810179a:	658b      	str	r3, [r1, #88]	; 0x58
 810179c:	e001      	b.n	81017a2 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810179e:	7dfb      	ldrb	r3, [r7, #23]
 81017a0:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 81017a2:	687b      	ldr	r3, [r7, #4]
 81017a4:	681b      	ldr	r3, [r3, #0]
 81017a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 81017aa:	2b00      	cmp	r3, #0
 81017ac:	d04c      	beq.n	8101848 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 81017ae:	687b      	ldr	r3, [r7, #4]
 81017b0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81017b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81017b8:	d030      	beq.n	810181c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 81017ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81017be:	d82a      	bhi.n	8101816 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81017c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81017c4:	d02c      	beq.n	8101820 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 81017c6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81017ca:	d824      	bhi.n	8101816 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81017cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81017d0:	d018      	beq.n	8101804 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 81017d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81017d6:	d81e      	bhi.n	8101816 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81017d8:	2b00      	cmp	r3, #0
 81017da:	d003      	beq.n	81017e4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 81017dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81017e0:	d007      	beq.n	81017f2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 81017e2:	e018      	b.n	8101816 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81017e4:	4b16      	ldr	r3, [pc, #88]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81017e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81017e8:	4a15      	ldr	r2, [pc, #84]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81017ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81017ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81017f0:	e017      	b.n	8101822 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81017f2:	687b      	ldr	r3, [r7, #4]
 81017f4:	3304      	adds	r3, #4
 81017f6:	2100      	movs	r1, #0
 81017f8:	4618      	mov	r0, r3
 81017fa:	f001 f8a5 	bl	8102948 <RCCEx_PLL2_Config>
 81017fe:	4603      	mov	r3, r0
 8101800:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8101802:	e00e      	b.n	8101822 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101804:	687b      	ldr	r3, [r7, #4]
 8101806:	3324      	adds	r3, #36	; 0x24
 8101808:	2100      	movs	r1, #0
 810180a:	4618      	mov	r0, r3
 810180c:	f001 f94e 	bl	8102aac <RCCEx_PLL3_Config>
 8101810:	4603      	mov	r3, r0
 8101812:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101814:	e005      	b.n	8101822 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8101816:	2301      	movs	r3, #1
 8101818:	75fb      	strb	r3, [r7, #23]
      break;
 810181a:	e002      	b.n	8101822 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 810181c:	bf00      	nop
 810181e:	e000      	b.n	8101822 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8101820:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101822:	7dfb      	ldrb	r3, [r7, #23]
 8101824:	2b00      	cmp	r3, #0
 8101826:	d10d      	bne.n	8101844 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8101828:	4b05      	ldr	r3, [pc, #20]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810182a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810182c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8101830:	687b      	ldr	r3, [r7, #4]
 8101832:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8101836:	4902      	ldr	r1, [pc, #8]	; (8101840 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101838:	4313      	orrs	r3, r2
 810183a:	658b      	str	r3, [r1, #88]	; 0x58
 810183c:	e004      	b.n	8101848 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 810183e:	bf00      	nop
 8101840:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101844:	7dfb      	ldrb	r3, [r7, #23]
 8101846:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8101848:	687b      	ldr	r3, [r7, #4]
 810184a:	681b      	ldr	r3, [r3, #0]
 810184c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101850:	2b00      	cmp	r3, #0
 8101852:	d032      	beq.n	81018ba <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8101854:	687b      	ldr	r3, [r7, #4]
 8101856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8101858:	2b30      	cmp	r3, #48	; 0x30
 810185a:	d01c      	beq.n	8101896 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 810185c:	2b30      	cmp	r3, #48	; 0x30
 810185e:	d817      	bhi.n	8101890 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8101860:	2b20      	cmp	r3, #32
 8101862:	d00c      	beq.n	810187e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8101864:	2b20      	cmp	r3, #32
 8101866:	d813      	bhi.n	8101890 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8101868:	2b00      	cmp	r3, #0
 810186a:	d016      	beq.n	810189a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 810186c:	2b10      	cmp	r3, #16
 810186e:	d10f      	bne.n	8101890 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101870:	4baf      	ldr	r3, [pc, #700]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101874:	4aae      	ldr	r2, [pc, #696]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101876:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810187a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810187c:	e00e      	b.n	810189c <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810187e:	687b      	ldr	r3, [r7, #4]
 8101880:	3304      	adds	r3, #4
 8101882:	2102      	movs	r1, #2
 8101884:	4618      	mov	r0, r3
 8101886:	f001 f85f 	bl	8102948 <RCCEx_PLL2_Config>
 810188a:	4603      	mov	r3, r0
 810188c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810188e:	e005      	b.n	810189c <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8101890:	2301      	movs	r3, #1
 8101892:	75fb      	strb	r3, [r7, #23]
      break;
 8101894:	e002      	b.n	810189c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8101896:	bf00      	nop
 8101898:	e000      	b.n	810189c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 810189a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810189c:	7dfb      	ldrb	r3, [r7, #23]
 810189e:	2b00      	cmp	r3, #0
 81018a0:	d109      	bne.n	81018b6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 81018a2:	4ba3      	ldr	r3, [pc, #652]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81018a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81018a6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 81018aa:	687b      	ldr	r3, [r7, #4]
 81018ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81018ae:	49a0      	ldr	r1, [pc, #640]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81018b0:	4313      	orrs	r3, r2
 81018b2:	64cb      	str	r3, [r1, #76]	; 0x4c
 81018b4:	e001      	b.n	81018ba <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81018b6:	7dfb      	ldrb	r3, [r7, #23]
 81018b8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81018ba:	687b      	ldr	r3, [r7, #4]
 81018bc:	681b      	ldr	r3, [r3, #0]
 81018be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81018c2:	2b00      	cmp	r3, #0
 81018c4:	d047      	beq.n	8101956 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 81018c6:	687b      	ldr	r3, [r7, #4]
 81018c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81018ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81018ce:	d030      	beq.n	8101932 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 81018d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81018d4:	d82a      	bhi.n	810192c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81018d6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81018da:	d02c      	beq.n	8101936 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 81018dc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81018e0:	d824      	bhi.n	810192c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81018e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81018e6:	d018      	beq.n	810191a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 81018e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81018ec:	d81e      	bhi.n	810192c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81018ee:	2b00      	cmp	r3, #0
 81018f0:	d003      	beq.n	81018fa <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 81018f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81018f6:	d007      	beq.n	8101908 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 81018f8:	e018      	b.n	810192c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81018fa:	4b8d      	ldr	r3, [pc, #564]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81018fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81018fe:	4a8c      	ldr	r2, [pc, #560]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101904:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8101906:	e017      	b.n	8101938 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101908:	687b      	ldr	r3, [r7, #4]
 810190a:	3304      	adds	r3, #4
 810190c:	2100      	movs	r1, #0
 810190e:	4618      	mov	r0, r3
 8101910:	f001 f81a 	bl	8102948 <RCCEx_PLL2_Config>
 8101914:	4603      	mov	r3, r0
 8101916:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8101918:	e00e      	b.n	8101938 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810191a:	687b      	ldr	r3, [r7, #4]
 810191c:	3324      	adds	r3, #36	; 0x24
 810191e:	2100      	movs	r1, #0
 8101920:	4618      	mov	r0, r3
 8101922:	f001 f8c3 	bl	8102aac <RCCEx_PLL3_Config>
 8101926:	4603      	mov	r3, r0
 8101928:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 810192a:	e005      	b.n	8101938 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810192c:	2301      	movs	r3, #1
 810192e:	75fb      	strb	r3, [r7, #23]
      break;
 8101930:	e002      	b.n	8101938 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8101932:	bf00      	nop
 8101934:	e000      	b.n	8101938 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8101936:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101938:	7dfb      	ldrb	r3, [r7, #23]
 810193a:	2b00      	cmp	r3, #0
 810193c:	d109      	bne.n	8101952 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 810193e:	4b7c      	ldr	r3, [pc, #496]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101940:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101942:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8101946:	687b      	ldr	r3, [r7, #4]
 8101948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810194a:	4979      	ldr	r1, [pc, #484]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810194c:	4313      	orrs	r3, r2
 810194e:	650b      	str	r3, [r1, #80]	; 0x50
 8101950:	e001      	b.n	8101956 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101952:	7dfb      	ldrb	r3, [r7, #23]
 8101954:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8101956:	687b      	ldr	r3, [r7, #4]
 8101958:	681b      	ldr	r3, [r3, #0]
 810195a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810195e:	2b00      	cmp	r3, #0
 8101960:	d049      	beq.n	81019f6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8101962:	687b      	ldr	r3, [r7, #4]
 8101964:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8101966:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810196a:	d02e      	beq.n	81019ca <HAL_RCCEx_PeriphCLKConfig+0x47e>
 810196c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8101970:	d828      	bhi.n	81019c4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8101972:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8101976:	d02a      	beq.n	81019ce <HAL_RCCEx_PeriphCLKConfig+0x482>
 8101978:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810197c:	d822      	bhi.n	81019c4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810197e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8101982:	d026      	beq.n	81019d2 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8101984:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8101988:	d81c      	bhi.n	81019c4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810198a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810198e:	d010      	beq.n	81019b2 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8101990:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8101994:	d816      	bhi.n	81019c4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8101996:	2b00      	cmp	r3, #0
 8101998:	d01d      	beq.n	81019d6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 810199a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810199e:	d111      	bne.n	81019c4 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81019a0:	687b      	ldr	r3, [r7, #4]
 81019a2:	3304      	adds	r3, #4
 81019a4:	2101      	movs	r1, #1
 81019a6:	4618      	mov	r0, r3
 81019a8:	f000 ffce 	bl	8102948 <RCCEx_PLL2_Config>
 81019ac:	4603      	mov	r3, r0
 81019ae:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 81019b0:	e012      	b.n	81019d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81019b2:	687b      	ldr	r3, [r7, #4]
 81019b4:	3324      	adds	r3, #36	; 0x24
 81019b6:	2101      	movs	r1, #1
 81019b8:	4618      	mov	r0, r3
 81019ba:	f001 f877 	bl	8102aac <RCCEx_PLL3_Config>
 81019be:	4603      	mov	r3, r0
 81019c0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 81019c2:	e009      	b.n	81019d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81019c4:	2301      	movs	r3, #1
 81019c6:	75fb      	strb	r3, [r7, #23]
      break;
 81019c8:	e006      	b.n	81019d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81019ca:	bf00      	nop
 81019cc:	e004      	b.n	81019d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81019ce:	bf00      	nop
 81019d0:	e002      	b.n	81019d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81019d2:	bf00      	nop
 81019d4:	e000      	b.n	81019d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81019d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81019d8:	7dfb      	ldrb	r3, [r7, #23]
 81019da:	2b00      	cmp	r3, #0
 81019dc:	d109      	bne.n	81019f2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81019de:	4b54      	ldr	r3, [pc, #336]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81019e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81019e2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81019e6:	687b      	ldr	r3, [r7, #4]
 81019e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81019ea:	4951      	ldr	r1, [pc, #324]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81019ec:	4313      	orrs	r3, r2
 81019ee:	650b      	str	r3, [r1, #80]	; 0x50
 81019f0:	e001      	b.n	81019f6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81019f2:	7dfb      	ldrb	r3, [r7, #23]
 81019f4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81019f6:	687b      	ldr	r3, [r7, #4]
 81019f8:	681b      	ldr	r3, [r3, #0]
 81019fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81019fe:	2b00      	cmp	r3, #0
 8101a00:	d04b      	beq.n	8101a9a <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8101a02:	687b      	ldr	r3, [r7, #4]
 8101a04:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8101a08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8101a0c:	d02e      	beq.n	8101a6c <HAL_RCCEx_PeriphCLKConfig+0x520>
 8101a0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8101a12:	d828      	bhi.n	8101a66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8101a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101a18:	d02a      	beq.n	8101a70 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8101a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101a1e:	d822      	bhi.n	8101a66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8101a20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8101a24:	d026      	beq.n	8101a74 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8101a26:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8101a2a:	d81c      	bhi.n	8101a66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8101a2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8101a30:	d010      	beq.n	8101a54 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8101a32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8101a36:	d816      	bhi.n	8101a66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8101a38:	2b00      	cmp	r3, #0
 8101a3a:	d01d      	beq.n	8101a78 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8101a3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8101a40:	d111      	bne.n	8101a66 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8101a42:	687b      	ldr	r3, [r7, #4]
 8101a44:	3304      	adds	r3, #4
 8101a46:	2101      	movs	r1, #1
 8101a48:	4618      	mov	r0, r3
 8101a4a:	f000 ff7d 	bl	8102948 <RCCEx_PLL2_Config>
 8101a4e:	4603      	mov	r3, r0
 8101a50:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8101a52:	e012      	b.n	8101a7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8101a54:	687b      	ldr	r3, [r7, #4]
 8101a56:	3324      	adds	r3, #36	; 0x24
 8101a58:	2101      	movs	r1, #1
 8101a5a:	4618      	mov	r0, r3
 8101a5c:	f001 f826 	bl	8102aac <RCCEx_PLL3_Config>
 8101a60:	4603      	mov	r3, r0
 8101a62:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8101a64:	e009      	b.n	8101a7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8101a66:	2301      	movs	r3, #1
 8101a68:	75fb      	strb	r3, [r7, #23]
      break;
 8101a6a:	e006      	b.n	8101a7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8101a6c:	bf00      	nop
 8101a6e:	e004      	b.n	8101a7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8101a70:	bf00      	nop
 8101a72:	e002      	b.n	8101a7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8101a74:	bf00      	nop
 8101a76:	e000      	b.n	8101a7a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8101a78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101a7a:	7dfb      	ldrb	r3, [r7, #23]
 8101a7c:	2b00      	cmp	r3, #0
 8101a7e:	d10a      	bne.n	8101a96 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8101a80:	4b2b      	ldr	r3, [pc, #172]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101a84:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8101a88:	687b      	ldr	r3, [r7, #4]
 8101a8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8101a8e:	4928      	ldr	r1, [pc, #160]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101a90:	4313      	orrs	r3, r2
 8101a92:	658b      	str	r3, [r1, #88]	; 0x58
 8101a94:	e001      	b.n	8101a9a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101a96:	7dfb      	ldrb	r3, [r7, #23]
 8101a98:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8101a9a:	687b      	ldr	r3, [r7, #4]
 8101a9c:	681b      	ldr	r3, [r3, #0]
 8101a9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8101aa2:	2b00      	cmp	r3, #0
 8101aa4:	d02f      	beq.n	8101b06 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8101aa6:	687b      	ldr	r3, [r7, #4]
 8101aa8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101aaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8101aae:	d00e      	beq.n	8101ace <HAL_RCCEx_PeriphCLKConfig+0x582>
 8101ab0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8101ab4:	d814      	bhi.n	8101ae0 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8101ab6:	2b00      	cmp	r3, #0
 8101ab8:	d015      	beq.n	8101ae6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8101aba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8101abe:	d10f      	bne.n	8101ae0 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101ac0:	4b1b      	ldr	r3, [pc, #108]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101ac4:	4a1a      	ldr	r2, [pc, #104]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101ac6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101aca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8101acc:	e00c      	b.n	8101ae8 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8101ace:	687b      	ldr	r3, [r7, #4]
 8101ad0:	3304      	adds	r3, #4
 8101ad2:	2101      	movs	r1, #1
 8101ad4:	4618      	mov	r0, r3
 8101ad6:	f000 ff37 	bl	8102948 <RCCEx_PLL2_Config>
 8101ada:	4603      	mov	r3, r0
 8101adc:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8101ade:	e003      	b.n	8101ae8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101ae0:	2301      	movs	r3, #1
 8101ae2:	75fb      	strb	r3, [r7, #23]
      break;
 8101ae4:	e000      	b.n	8101ae8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8101ae6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101ae8:	7dfb      	ldrb	r3, [r7, #23]
 8101aea:	2b00      	cmp	r3, #0
 8101aec:	d109      	bne.n	8101b02 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8101aee:	4b10      	ldr	r3, [pc, #64]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101af0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101af2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8101af6:	687b      	ldr	r3, [r7, #4]
 8101af8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101afa:	490d      	ldr	r1, [pc, #52]	; (8101b30 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8101afc:	4313      	orrs	r3, r2
 8101afe:	650b      	str	r3, [r1, #80]	; 0x50
 8101b00:	e001      	b.n	8101b06 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101b02:	7dfb      	ldrb	r3, [r7, #23]
 8101b04:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8101b06:	687b      	ldr	r3, [r7, #4]
 8101b08:	681b      	ldr	r3, [r3, #0]
 8101b0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8101b0e:	2b00      	cmp	r3, #0
 8101b10:	d033      	beq.n	8101b7a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8101b12:	687b      	ldr	r3, [r7, #4]
 8101b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8101b16:	2b03      	cmp	r3, #3
 8101b18:	d81c      	bhi.n	8101b54 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8101b1a:	a201      	add	r2, pc, #4	; (adr r2, 8101b20 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8101b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101b20:	08101b5b 	.word	0x08101b5b
 8101b24:	08101b35 	.word	0x08101b35
 8101b28:	08101b43 	.word	0x08101b43
 8101b2c:	08101b5b 	.word	0x08101b5b
 8101b30:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101b34:	4bb9      	ldr	r3, [pc, #740]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101b38:	4ab8      	ldr	r2, [pc, #736]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101b3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101b3e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8101b40:	e00c      	b.n	8101b5c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8101b42:	687b      	ldr	r3, [r7, #4]
 8101b44:	3304      	adds	r3, #4
 8101b46:	2102      	movs	r1, #2
 8101b48:	4618      	mov	r0, r3
 8101b4a:	f000 fefd 	bl	8102948 <RCCEx_PLL2_Config>
 8101b4e:	4603      	mov	r3, r0
 8101b50:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8101b52:	e003      	b.n	8101b5c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8101b54:	2301      	movs	r3, #1
 8101b56:	75fb      	strb	r3, [r7, #23]
      break;
 8101b58:	e000      	b.n	8101b5c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8101b5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101b5c:	7dfb      	ldrb	r3, [r7, #23]
 8101b5e:	2b00      	cmp	r3, #0
 8101b60:	d109      	bne.n	8101b76 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8101b62:	4bae      	ldr	r3, [pc, #696]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8101b66:	f023 0203 	bic.w	r2, r3, #3
 8101b6a:	687b      	ldr	r3, [r7, #4]
 8101b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8101b6e:	49ab      	ldr	r1, [pc, #684]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101b70:	4313      	orrs	r3, r2
 8101b72:	64cb      	str	r3, [r1, #76]	; 0x4c
 8101b74:	e001      	b.n	8101b7a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101b76:	7dfb      	ldrb	r3, [r7, #23]
 8101b78:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8101b7a:	687b      	ldr	r3, [r7, #4]
 8101b7c:	681b      	ldr	r3, [r3, #0]
 8101b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8101b82:	2b00      	cmp	r3, #0
 8101b84:	f000 8088 	beq.w	8101c98 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8101b88:	4ba5      	ldr	r3, [pc, #660]	; (8101e20 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8101b8a:	681b      	ldr	r3, [r3, #0]
 8101b8c:	4aa4      	ldr	r2, [pc, #656]	; (8101e20 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8101b8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8101b92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8101b94:	f7fe ff6e 	bl	8100a74 <HAL_GetTick>
 8101b98:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8101b9a:	e009      	b.n	8101bb0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8101b9c:	f7fe ff6a 	bl	8100a74 <HAL_GetTick>
 8101ba0:	4602      	mov	r2, r0
 8101ba2:	693b      	ldr	r3, [r7, #16]
 8101ba4:	1ad3      	subs	r3, r2, r3
 8101ba6:	2b64      	cmp	r3, #100	; 0x64
 8101ba8:	d902      	bls.n	8101bb0 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8101baa:	2303      	movs	r3, #3
 8101bac:	75fb      	strb	r3, [r7, #23]
        break;
 8101bae:	e005      	b.n	8101bbc <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8101bb0:	4b9b      	ldr	r3, [pc, #620]	; (8101e20 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8101bb2:	681b      	ldr	r3, [r3, #0]
 8101bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101bb8:	2b00      	cmp	r3, #0
 8101bba:	d0ef      	beq.n	8101b9c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8101bbc:	7dfb      	ldrb	r3, [r7, #23]
 8101bbe:	2b00      	cmp	r3, #0
 8101bc0:	d168      	bne.n	8101c94 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8101bc2:	4b96      	ldr	r3, [pc, #600]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101bc4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8101bc6:	687b      	ldr	r3, [r7, #4]
 8101bc8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8101bcc:	4053      	eors	r3, r2
 8101bce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8101bd2:	2b00      	cmp	r3, #0
 8101bd4:	d013      	beq.n	8101bfe <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8101bd6:	4b91      	ldr	r3, [pc, #580]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8101bda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8101bde:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8101be0:	4b8e      	ldr	r3, [pc, #568]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8101be4:	4a8d      	ldr	r2, [pc, #564]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101be6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8101bea:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8101bec:	4b8b      	ldr	r3, [pc, #556]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8101bf0:	4a8a      	ldr	r2, [pc, #552]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101bf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8101bf6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8101bf8:	4a88      	ldr	r2, [pc, #544]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101bfa:	68fb      	ldr	r3, [r7, #12]
 8101bfc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8101bfe:	687b      	ldr	r3, [r7, #4]
 8101c00:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8101c04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8101c08:	d115      	bne.n	8101c36 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8101c0a:	f7fe ff33 	bl	8100a74 <HAL_GetTick>
 8101c0e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8101c10:	e00b      	b.n	8101c2a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8101c12:	f7fe ff2f 	bl	8100a74 <HAL_GetTick>
 8101c16:	4602      	mov	r2, r0
 8101c18:	693b      	ldr	r3, [r7, #16]
 8101c1a:	1ad3      	subs	r3, r2, r3
 8101c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8101c20:	4293      	cmp	r3, r2
 8101c22:	d902      	bls.n	8101c2a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8101c24:	2303      	movs	r3, #3
 8101c26:	75fb      	strb	r3, [r7, #23]
            break;
 8101c28:	e005      	b.n	8101c36 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8101c2a:	4b7c      	ldr	r3, [pc, #496]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8101c2e:	f003 0302 	and.w	r3, r3, #2
 8101c32:	2b00      	cmp	r3, #0
 8101c34:	d0ed      	beq.n	8101c12 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8101c36:	7dfb      	ldrb	r3, [r7, #23]
 8101c38:	2b00      	cmp	r3, #0
 8101c3a:	d128      	bne.n	8101c8e <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8101c3c:	687b      	ldr	r3, [r7, #4]
 8101c3e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8101c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8101c46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8101c4a:	d10f      	bne.n	8101c6c <HAL_RCCEx_PeriphCLKConfig+0x720>
 8101c4c:	4b73      	ldr	r3, [pc, #460]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101c4e:	691b      	ldr	r3, [r3, #16]
 8101c50:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8101c54:	687b      	ldr	r3, [r7, #4]
 8101c56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8101c5a:	091b      	lsrs	r3, r3, #4
 8101c5c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8101c60:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8101c64:	496d      	ldr	r1, [pc, #436]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101c66:	4313      	orrs	r3, r2
 8101c68:	610b      	str	r3, [r1, #16]
 8101c6a:	e005      	b.n	8101c78 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8101c6c:	4b6b      	ldr	r3, [pc, #428]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101c6e:	691b      	ldr	r3, [r3, #16]
 8101c70:	4a6a      	ldr	r2, [pc, #424]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101c72:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8101c76:	6113      	str	r3, [r2, #16]
 8101c78:	4b68      	ldr	r3, [pc, #416]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101c7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8101c7c:	687b      	ldr	r3, [r7, #4]
 8101c7e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8101c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8101c86:	4965      	ldr	r1, [pc, #404]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101c88:	4313      	orrs	r3, r2
 8101c8a:	670b      	str	r3, [r1, #112]	; 0x70
 8101c8c:	e004      	b.n	8101c98 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8101c8e:	7dfb      	ldrb	r3, [r7, #23]
 8101c90:	75bb      	strb	r3, [r7, #22]
 8101c92:	e001      	b.n	8101c98 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101c94:	7dfb      	ldrb	r3, [r7, #23]
 8101c96:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8101c98:	687b      	ldr	r3, [r7, #4]
 8101c9a:	681b      	ldr	r3, [r3, #0]
 8101c9c:	f003 0301 	and.w	r3, r3, #1
 8101ca0:	2b00      	cmp	r3, #0
 8101ca2:	d07e      	beq.n	8101da2 <HAL_RCCEx_PeriphCLKConfig+0x856>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8101ca4:	687b      	ldr	r3, [r7, #4]
 8101ca6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8101ca8:	2b28      	cmp	r3, #40	; 0x28
 8101caa:	d867      	bhi.n	8101d7c <HAL_RCCEx_PeriphCLKConfig+0x830>
 8101cac:	a201      	add	r2, pc, #4	; (adr r2, 8101cb4 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8101cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101cb2:	bf00      	nop
 8101cb4:	08101d83 	.word	0x08101d83
 8101cb8:	08101d7d 	.word	0x08101d7d
 8101cbc:	08101d7d 	.word	0x08101d7d
 8101cc0:	08101d7d 	.word	0x08101d7d
 8101cc4:	08101d7d 	.word	0x08101d7d
 8101cc8:	08101d7d 	.word	0x08101d7d
 8101ccc:	08101d7d 	.word	0x08101d7d
 8101cd0:	08101d7d 	.word	0x08101d7d
 8101cd4:	08101d59 	.word	0x08101d59
 8101cd8:	08101d7d 	.word	0x08101d7d
 8101cdc:	08101d7d 	.word	0x08101d7d
 8101ce0:	08101d7d 	.word	0x08101d7d
 8101ce4:	08101d7d 	.word	0x08101d7d
 8101ce8:	08101d7d 	.word	0x08101d7d
 8101cec:	08101d7d 	.word	0x08101d7d
 8101cf0:	08101d7d 	.word	0x08101d7d
 8101cf4:	08101d6b 	.word	0x08101d6b
 8101cf8:	08101d7d 	.word	0x08101d7d
 8101cfc:	08101d7d 	.word	0x08101d7d
 8101d00:	08101d7d 	.word	0x08101d7d
 8101d04:	08101d7d 	.word	0x08101d7d
 8101d08:	08101d7d 	.word	0x08101d7d
 8101d0c:	08101d7d 	.word	0x08101d7d
 8101d10:	08101d7d 	.word	0x08101d7d
 8101d14:	08101d83 	.word	0x08101d83
 8101d18:	08101d7d 	.word	0x08101d7d
 8101d1c:	08101d7d 	.word	0x08101d7d
 8101d20:	08101d7d 	.word	0x08101d7d
 8101d24:	08101d7d 	.word	0x08101d7d
 8101d28:	08101d7d 	.word	0x08101d7d
 8101d2c:	08101d7d 	.word	0x08101d7d
 8101d30:	08101d7d 	.word	0x08101d7d
 8101d34:	08101d83 	.word	0x08101d83
 8101d38:	08101d7d 	.word	0x08101d7d
 8101d3c:	08101d7d 	.word	0x08101d7d
 8101d40:	08101d7d 	.word	0x08101d7d
 8101d44:	08101d7d 	.word	0x08101d7d
 8101d48:	08101d7d 	.word	0x08101d7d
 8101d4c:	08101d7d 	.word	0x08101d7d
 8101d50:	08101d7d 	.word	0x08101d7d
 8101d54:	08101d83 	.word	0x08101d83
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8101d58:	687b      	ldr	r3, [r7, #4]
 8101d5a:	3304      	adds	r3, #4
 8101d5c:	2101      	movs	r1, #1
 8101d5e:	4618      	mov	r0, r3
 8101d60:	f000 fdf2 	bl	8102948 <RCCEx_PLL2_Config>
 8101d64:	4603      	mov	r3, r0
 8101d66:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8101d68:	e00c      	b.n	8101d84 <HAL_RCCEx_PeriphCLKConfig+0x838>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8101d6a:	687b      	ldr	r3, [r7, #4]
 8101d6c:	3324      	adds	r3, #36	; 0x24
 8101d6e:	2101      	movs	r1, #1
 8101d70:	4618      	mov	r0, r3
 8101d72:	f000 fe9b 	bl	8102aac <RCCEx_PLL3_Config>
 8101d76:	4603      	mov	r3, r0
 8101d78:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8101d7a:	e003      	b.n	8101d84 <HAL_RCCEx_PeriphCLKConfig+0x838>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101d7c:	2301      	movs	r3, #1
 8101d7e:	75fb      	strb	r3, [r7, #23]
      break;
 8101d80:	e000      	b.n	8101d84 <HAL_RCCEx_PeriphCLKConfig+0x838>
      break;
 8101d82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101d84:	7dfb      	ldrb	r3, [r7, #23]
 8101d86:	2b00      	cmp	r3, #0
 8101d88:	d109      	bne.n	8101d9e <HAL_RCCEx_PeriphCLKConfig+0x852>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8101d8a:	4b24      	ldr	r3, [pc, #144]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101d8e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8101d92:	687b      	ldr	r3, [r7, #4]
 8101d94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8101d96:	4921      	ldr	r1, [pc, #132]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101d98:	4313      	orrs	r3, r2
 8101d9a:	654b      	str	r3, [r1, #84]	; 0x54
 8101d9c:	e001      	b.n	8101da2 <HAL_RCCEx_PeriphCLKConfig+0x856>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101d9e:	7dfb      	ldrb	r3, [r7, #23]
 8101da0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8101da2:	687b      	ldr	r3, [r7, #4]
 8101da4:	681b      	ldr	r3, [r3, #0]
 8101da6:	f003 0302 	and.w	r3, r3, #2
 8101daa:	2b00      	cmp	r3, #0
 8101dac:	d03c      	beq.n	8101e28 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8101dae:	687b      	ldr	r3, [r7, #4]
 8101db0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8101db2:	2b05      	cmp	r3, #5
 8101db4:	d820      	bhi.n	8101df8 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 8101db6:	a201      	add	r2, pc, #4	; (adr r2, 8101dbc <HAL_RCCEx_PeriphCLKConfig+0x870>)
 8101db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101dbc:	08101dff 	.word	0x08101dff
 8101dc0:	08101dd5 	.word	0x08101dd5
 8101dc4:	08101de7 	.word	0x08101de7
 8101dc8:	08101dff 	.word	0x08101dff
 8101dcc:	08101dff 	.word	0x08101dff
 8101dd0:	08101dff 	.word	0x08101dff
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8101dd4:	687b      	ldr	r3, [r7, #4]
 8101dd6:	3304      	adds	r3, #4
 8101dd8:	2101      	movs	r1, #1
 8101dda:	4618      	mov	r0, r3
 8101ddc:	f000 fdb4 	bl	8102948 <RCCEx_PLL2_Config>
 8101de0:	4603      	mov	r3, r0
 8101de2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8101de4:	e00c      	b.n	8101e00 <HAL_RCCEx_PeriphCLKConfig+0x8b4>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8101de6:	687b      	ldr	r3, [r7, #4]
 8101de8:	3324      	adds	r3, #36	; 0x24
 8101dea:	2101      	movs	r1, #1
 8101dec:	4618      	mov	r0, r3
 8101dee:	f000 fe5d 	bl	8102aac <RCCEx_PLL3_Config>
 8101df2:	4603      	mov	r3, r0
 8101df4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8101df6:	e003      	b.n	8101e00 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101df8:	2301      	movs	r3, #1
 8101dfa:	75fb      	strb	r3, [r7, #23]
      break;
 8101dfc:	e000      	b.n	8101e00 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      break;
 8101dfe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101e00:	7dfb      	ldrb	r3, [r7, #23]
 8101e02:	2b00      	cmp	r3, #0
 8101e04:	d10e      	bne.n	8101e24 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8101e06:	4b05      	ldr	r3, [pc, #20]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101e0a:	f023 0207 	bic.w	r2, r3, #7
 8101e0e:	687b      	ldr	r3, [r7, #4]
 8101e10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8101e12:	4902      	ldr	r1, [pc, #8]	; (8101e1c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8101e14:	4313      	orrs	r3, r2
 8101e16:	654b      	str	r3, [r1, #84]	; 0x54
 8101e18:	e006      	b.n	8101e28 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8101e1a:	bf00      	nop
 8101e1c:	58024400 	.word	0x58024400
 8101e20:	58024800 	.word	0x58024800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101e24:	7dfb      	ldrb	r3, [r7, #23]
 8101e26:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8101e28:	687b      	ldr	r3, [r7, #4]
 8101e2a:	681b      	ldr	r3, [r3, #0]
 8101e2c:	f003 0304 	and.w	r3, r3, #4
 8101e30:	2b00      	cmp	r3, #0
 8101e32:	d039      	beq.n	8101ea8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8101e34:	687b      	ldr	r3, [r7, #4]
 8101e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8101e3a:	2b05      	cmp	r3, #5
 8101e3c:	d820      	bhi.n	8101e80 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8101e3e:	a201      	add	r2, pc, #4	; (adr r2, 8101e44 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8101e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101e44:	08101e87 	.word	0x08101e87
 8101e48:	08101e5d 	.word	0x08101e5d
 8101e4c:	08101e6f 	.word	0x08101e6f
 8101e50:	08101e87 	.word	0x08101e87
 8101e54:	08101e87 	.word	0x08101e87
 8101e58:	08101e87 	.word	0x08101e87
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8101e5c:	687b      	ldr	r3, [r7, #4]
 8101e5e:	3304      	adds	r3, #4
 8101e60:	2101      	movs	r1, #1
 8101e62:	4618      	mov	r0, r3
 8101e64:	f000 fd70 	bl	8102948 <RCCEx_PLL2_Config>
 8101e68:	4603      	mov	r3, r0
 8101e6a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8101e6c:	e00c      	b.n	8101e88 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8101e6e:	687b      	ldr	r3, [r7, #4]
 8101e70:	3324      	adds	r3, #36	; 0x24
 8101e72:	2101      	movs	r1, #1
 8101e74:	4618      	mov	r0, r3
 8101e76:	f000 fe19 	bl	8102aac <RCCEx_PLL3_Config>
 8101e7a:	4603      	mov	r3, r0
 8101e7c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8101e7e:	e003      	b.n	8101e88 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101e80:	2301      	movs	r3, #1
 8101e82:	75fb      	strb	r3, [r7, #23]
      break;
 8101e84:	e000      	b.n	8101e88 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8101e86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101e88:	7dfb      	ldrb	r3, [r7, #23]
 8101e8a:	2b00      	cmp	r3, #0
 8101e8c:	d10a      	bne.n	8101ea4 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8101e8e:	4bb7      	ldr	r3, [pc, #732]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8101e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101e92:	f023 0207 	bic.w	r2, r3, #7
 8101e96:	687b      	ldr	r3, [r7, #4]
 8101e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8101e9c:	49b3      	ldr	r1, [pc, #716]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8101e9e:	4313      	orrs	r3, r2
 8101ea0:	658b      	str	r3, [r1, #88]	; 0x58
 8101ea2:	e001      	b.n	8101ea8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101ea4:	7dfb      	ldrb	r3, [r7, #23]
 8101ea6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8101ea8:	687b      	ldr	r3, [r7, #4]
 8101eaa:	681b      	ldr	r3, [r3, #0]
 8101eac:	f003 0320 	and.w	r3, r3, #32
 8101eb0:	2b00      	cmp	r3, #0
 8101eb2:	d04b      	beq.n	8101f4c <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8101eb4:	687b      	ldr	r3, [r7, #4]
 8101eb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8101eba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8101ebe:	d02e      	beq.n	8101f1e <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8101ec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8101ec4:	d828      	bhi.n	8101f18 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8101ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101eca:	d02a      	beq.n	8101f22 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8101ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101ed0:	d822      	bhi.n	8101f18 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8101ed2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8101ed6:	d026      	beq.n	8101f26 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8101ed8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8101edc:	d81c      	bhi.n	8101f18 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8101ede:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8101ee2:	d010      	beq.n	8101f06 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8101ee4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8101ee8:	d816      	bhi.n	8101f18 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8101eea:	2b00      	cmp	r3, #0
 8101eec:	d01d      	beq.n	8101f2a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8101eee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8101ef2:	d111      	bne.n	8101f18 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101ef4:	687b      	ldr	r3, [r7, #4]
 8101ef6:	3304      	adds	r3, #4
 8101ef8:	2100      	movs	r1, #0
 8101efa:	4618      	mov	r0, r3
 8101efc:	f000 fd24 	bl	8102948 <RCCEx_PLL2_Config>
 8101f00:	4603      	mov	r3, r0
 8101f02:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8101f04:	e012      	b.n	8101f2c <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8101f06:	687b      	ldr	r3, [r7, #4]
 8101f08:	3324      	adds	r3, #36	; 0x24
 8101f0a:	2102      	movs	r1, #2
 8101f0c:	4618      	mov	r0, r3
 8101f0e:	f000 fdcd 	bl	8102aac <RCCEx_PLL3_Config>
 8101f12:	4603      	mov	r3, r0
 8101f14:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8101f16:	e009      	b.n	8101f2c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101f18:	2301      	movs	r3, #1
 8101f1a:	75fb      	strb	r3, [r7, #23]
      break;
 8101f1c:	e006      	b.n	8101f2c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8101f1e:	bf00      	nop
 8101f20:	e004      	b.n	8101f2c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8101f22:	bf00      	nop
 8101f24:	e002      	b.n	8101f2c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8101f26:	bf00      	nop
 8101f28:	e000      	b.n	8101f2c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8101f2a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101f2c:	7dfb      	ldrb	r3, [r7, #23]
 8101f2e:	2b00      	cmp	r3, #0
 8101f30:	d10a      	bne.n	8101f48 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8101f32:	4b8e      	ldr	r3, [pc, #568]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8101f34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101f36:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8101f3a:	687b      	ldr	r3, [r7, #4]
 8101f3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8101f40:	498a      	ldr	r1, [pc, #552]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8101f42:	4313      	orrs	r3, r2
 8101f44:	654b      	str	r3, [r1, #84]	; 0x54
 8101f46:	e001      	b.n	8101f4c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101f48:	7dfb      	ldrb	r3, [r7, #23]
 8101f4a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8101f4c:	687b      	ldr	r3, [r7, #4]
 8101f4e:	681b      	ldr	r3, [r3, #0]
 8101f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101f54:	2b00      	cmp	r3, #0
 8101f56:	d04b      	beq.n	8101ff0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8101f58:	687b      	ldr	r3, [r7, #4]
 8101f5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8101f5e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8101f62:	d02e      	beq.n	8101fc2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8101f64:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8101f68:	d828      	bhi.n	8101fbc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8101f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8101f6e:	d02a      	beq.n	8101fc6 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8101f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8101f74:	d822      	bhi.n	8101fbc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8101f76:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8101f7a:	d026      	beq.n	8101fca <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8101f7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8101f80:	d81c      	bhi.n	8101fbc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8101f82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8101f86:	d010      	beq.n	8101faa <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8101f88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8101f8c:	d816      	bhi.n	8101fbc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8101f8e:	2b00      	cmp	r3, #0
 8101f90:	d01d      	beq.n	8101fce <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8101f92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8101f96:	d111      	bne.n	8101fbc <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101f98:	687b      	ldr	r3, [r7, #4]
 8101f9a:	3304      	adds	r3, #4
 8101f9c:	2100      	movs	r1, #0
 8101f9e:	4618      	mov	r0, r3
 8101fa0:	f000 fcd2 	bl	8102948 <RCCEx_PLL2_Config>
 8101fa4:	4603      	mov	r3, r0
 8101fa6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8101fa8:	e012      	b.n	8101fd0 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8101faa:	687b      	ldr	r3, [r7, #4]
 8101fac:	3324      	adds	r3, #36	; 0x24
 8101fae:	2102      	movs	r1, #2
 8101fb0:	4618      	mov	r0, r3
 8101fb2:	f000 fd7b 	bl	8102aac <RCCEx_PLL3_Config>
 8101fb6:	4603      	mov	r3, r0
 8101fb8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8101fba:	e009      	b.n	8101fd0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101fbc:	2301      	movs	r3, #1
 8101fbe:	75fb      	strb	r3, [r7, #23]
      break;
 8101fc0:	e006      	b.n	8101fd0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8101fc2:	bf00      	nop
 8101fc4:	e004      	b.n	8101fd0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8101fc6:	bf00      	nop
 8101fc8:	e002      	b.n	8101fd0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8101fca:	bf00      	nop
 8101fcc:	e000      	b.n	8101fd0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8101fce:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101fd0:	7dfb      	ldrb	r3, [r7, #23]
 8101fd2:	2b00      	cmp	r3, #0
 8101fd4:	d10a      	bne.n	8101fec <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8101fd6:	4b65      	ldr	r3, [pc, #404]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8101fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101fda:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8101fde:	687b      	ldr	r3, [r7, #4]
 8101fe0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8101fe4:	4961      	ldr	r1, [pc, #388]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8101fe6:	4313      	orrs	r3, r2
 8101fe8:	658b      	str	r3, [r1, #88]	; 0x58
 8101fea:	e001      	b.n	8101ff0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101fec:	7dfb      	ldrb	r3, [r7, #23]
 8101fee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8101ff0:	687b      	ldr	r3, [r7, #4]
 8101ff2:	681b      	ldr	r3, [r3, #0]
 8101ff4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8101ff8:	2b00      	cmp	r3, #0
 8101ffa:	d04b      	beq.n	8102094 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8101ffc:	687b      	ldr	r3, [r7, #4]
 8101ffe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102002:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8102006:	d02e      	beq.n	8102066 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8102008:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810200c:	d828      	bhi.n	8102060 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810200e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102012:	d02a      	beq.n	810206a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8102014:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102018:	d822      	bhi.n	8102060 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810201a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 810201e:	d026      	beq.n	810206e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8102020:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8102024:	d81c      	bhi.n	8102060 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8102026:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810202a:	d010      	beq.n	810204e <HAL_RCCEx_PeriphCLKConfig+0xb02>
 810202c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102030:	d816      	bhi.n	8102060 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8102032:	2b00      	cmp	r3, #0
 8102034:	d01d      	beq.n	8102072 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8102036:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810203a:	d111      	bne.n	8102060 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810203c:	687b      	ldr	r3, [r7, #4]
 810203e:	3304      	adds	r3, #4
 8102040:	2100      	movs	r1, #0
 8102042:	4618      	mov	r0, r3
 8102044:	f000 fc80 	bl	8102948 <RCCEx_PLL2_Config>
 8102048:	4603      	mov	r3, r0
 810204a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 810204c:	e012      	b.n	8102074 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810204e:	687b      	ldr	r3, [r7, #4]
 8102050:	3324      	adds	r3, #36	; 0x24
 8102052:	2102      	movs	r1, #2
 8102054:	4618      	mov	r0, r3
 8102056:	f000 fd29 	bl	8102aac <RCCEx_PLL3_Config>
 810205a:	4603      	mov	r3, r0
 810205c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 810205e:	e009      	b.n	8102074 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102060:	2301      	movs	r3, #1
 8102062:	75fb      	strb	r3, [r7, #23]
      break;
 8102064:	e006      	b.n	8102074 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8102066:	bf00      	nop
 8102068:	e004      	b.n	8102074 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 810206a:	bf00      	nop
 810206c:	e002      	b.n	8102074 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 810206e:	bf00      	nop
 8102070:	e000      	b.n	8102074 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8102072:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102074:	7dfb      	ldrb	r3, [r7, #23]
 8102076:	2b00      	cmp	r3, #0
 8102078:	d10a      	bne.n	8102090 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 810207a:	4b3c      	ldr	r3, [pc, #240]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810207c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810207e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8102082:	687b      	ldr	r3, [r7, #4]
 8102084:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102088:	4938      	ldr	r1, [pc, #224]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810208a:	4313      	orrs	r3, r2
 810208c:	658b      	str	r3, [r1, #88]	; 0x58
 810208e:	e001      	b.n	8102094 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102090:	7dfb      	ldrb	r3, [r7, #23]
 8102092:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8102094:	687b      	ldr	r3, [r7, #4]
 8102096:	681b      	ldr	r3, [r3, #0]
 8102098:	f003 0308 	and.w	r3, r3, #8
 810209c:	2b00      	cmp	r3, #0
 810209e:	d01a      	beq.n	81020d6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 81020a0:	687b      	ldr	r3, [r7, #4]
 81020a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81020a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81020aa:	d10a      	bne.n	81020c2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 81020ac:	687b      	ldr	r3, [r7, #4]
 81020ae:	3324      	adds	r3, #36	; 0x24
 81020b0:	2102      	movs	r1, #2
 81020b2:	4618      	mov	r0, r3
 81020b4:	f000 fcfa 	bl	8102aac <RCCEx_PLL3_Config>
 81020b8:	4603      	mov	r3, r0
 81020ba:	2b00      	cmp	r3, #0
 81020bc:	d001      	beq.n	81020c2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 81020be:	2301      	movs	r3, #1
 81020c0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 81020c2:	4b2a      	ldr	r3, [pc, #168]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81020c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81020c6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 81020ca:	687b      	ldr	r3, [r7, #4]
 81020cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81020d0:	4926      	ldr	r1, [pc, #152]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81020d2:	4313      	orrs	r3, r2
 81020d4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81020d6:	687b      	ldr	r3, [r7, #4]
 81020d8:	681b      	ldr	r3, [r3, #0]
 81020da:	f003 0310 	and.w	r3, r3, #16
 81020de:	2b00      	cmp	r3, #0
 81020e0:	d01a      	beq.n	8102118 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 81020e2:	687b      	ldr	r3, [r7, #4]
 81020e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81020e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81020ec:	d10a      	bne.n	8102104 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 81020ee:	687b      	ldr	r3, [r7, #4]
 81020f0:	3324      	adds	r3, #36	; 0x24
 81020f2:	2102      	movs	r1, #2
 81020f4:	4618      	mov	r0, r3
 81020f6:	f000 fcd9 	bl	8102aac <RCCEx_PLL3_Config>
 81020fa:	4603      	mov	r3, r0
 81020fc:	2b00      	cmp	r3, #0
 81020fe:	d001      	beq.n	8102104 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8102100:	2301      	movs	r3, #1
 8102102:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8102104:	4b19      	ldr	r3, [pc, #100]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102108:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810210c:	687b      	ldr	r3, [r7, #4]
 810210e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102112:	4916      	ldr	r1, [pc, #88]	; (810216c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102114:	4313      	orrs	r3, r2
 8102116:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102118:	687b      	ldr	r3, [r7, #4]
 810211a:	681b      	ldr	r3, [r3, #0]
 810211c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8102120:	2b00      	cmp	r3, #0
 8102122:	d036      	beq.n	8102192 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8102124:	687b      	ldr	r3, [r7, #4]
 8102126:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 810212a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810212e:	d01f      	beq.n	8102170 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8102130:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102134:	d817      	bhi.n	8102166 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8102136:	2b00      	cmp	r3, #0
 8102138:	d003      	beq.n	8102142 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 810213a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810213e:	d009      	beq.n	8102154 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8102140:	e011      	b.n	8102166 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102142:	687b      	ldr	r3, [r7, #4]
 8102144:	3304      	adds	r3, #4
 8102146:	2100      	movs	r1, #0
 8102148:	4618      	mov	r0, r3
 810214a:	f000 fbfd 	bl	8102948 <RCCEx_PLL2_Config>
 810214e:	4603      	mov	r3, r0
 8102150:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102152:	e00e      	b.n	8102172 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102154:	687b      	ldr	r3, [r7, #4]
 8102156:	3324      	adds	r3, #36	; 0x24
 8102158:	2102      	movs	r1, #2
 810215a:	4618      	mov	r0, r3
 810215c:	f000 fca6 	bl	8102aac <RCCEx_PLL3_Config>
 8102160:	4603      	mov	r3, r0
 8102162:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102164:	e005      	b.n	8102172 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102166:	2301      	movs	r3, #1
 8102168:	75fb      	strb	r3, [r7, #23]
      break;
 810216a:	e002      	b.n	8102172 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 810216c:	58024400 	.word	0x58024400
      break;
 8102170:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102172:	7dfb      	ldrb	r3, [r7, #23]
 8102174:	2b00      	cmp	r3, #0
 8102176:	d10a      	bne.n	810218e <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8102178:	4b93      	ldr	r3, [pc, #588]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810217a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810217c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8102180:	687b      	ldr	r3, [r7, #4]
 8102182:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102186:	4990      	ldr	r1, [pc, #576]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102188:	4313      	orrs	r3, r2
 810218a:	658b      	str	r3, [r1, #88]	; 0x58
 810218c:	e001      	b.n	8102192 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810218e:	7dfb      	ldrb	r3, [r7, #23]
 8102190:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8102192:	687b      	ldr	r3, [r7, #4]
 8102194:	681b      	ldr	r3, [r3, #0]
 8102196:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810219a:	2b00      	cmp	r3, #0
 810219c:	d033      	beq.n	8102206 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 810219e:	687b      	ldr	r3, [r7, #4]
 81021a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81021a4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81021a8:	d01c      	beq.n	81021e4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 81021aa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81021ae:	d816      	bhi.n	81021de <HAL_RCCEx_PeriphCLKConfig+0xc92>
 81021b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81021b4:	d003      	beq.n	81021be <HAL_RCCEx_PeriphCLKConfig+0xc72>
 81021b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81021ba:	d007      	beq.n	81021cc <HAL_RCCEx_PeriphCLKConfig+0xc80>
 81021bc:	e00f      	b.n	81021de <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81021be:	4b82      	ldr	r3, [pc, #520]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81021c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81021c2:	4a81      	ldr	r2, [pc, #516]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81021c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81021c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 81021ca:	e00c      	b.n	81021e6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81021cc:	687b      	ldr	r3, [r7, #4]
 81021ce:	3324      	adds	r3, #36	; 0x24
 81021d0:	2101      	movs	r1, #1
 81021d2:	4618      	mov	r0, r3
 81021d4:	f000 fc6a 	bl	8102aac <RCCEx_PLL3_Config>
 81021d8:	4603      	mov	r3, r0
 81021da:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 81021dc:	e003      	b.n	81021e6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81021de:	2301      	movs	r3, #1
 81021e0:	75fb      	strb	r3, [r7, #23]
      break;
 81021e2:	e000      	b.n	81021e6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 81021e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81021e6:	7dfb      	ldrb	r3, [r7, #23]
 81021e8:	2b00      	cmp	r3, #0
 81021ea:	d10a      	bne.n	8102202 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81021ec:	4b76      	ldr	r3, [pc, #472]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81021ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81021f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 81021f4:	687b      	ldr	r3, [r7, #4]
 81021f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81021fa:	4973      	ldr	r1, [pc, #460]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81021fc:	4313      	orrs	r3, r2
 81021fe:	654b      	str	r3, [r1, #84]	; 0x54
 8102200:	e001      	b.n	8102206 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102202:	7dfb      	ldrb	r3, [r7, #23]
 8102204:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8102206:	687b      	ldr	r3, [r7, #4]
 8102208:	681b      	ldr	r3, [r3, #0]
 810220a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810220e:	2b00      	cmp	r3, #0
 8102210:	d029      	beq.n	8102266 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8102212:	687b      	ldr	r3, [r7, #4]
 8102214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102216:	2b00      	cmp	r3, #0
 8102218:	d003      	beq.n	8102222 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 810221a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810221e:	d007      	beq.n	8102230 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8102220:	e00f      	b.n	8102242 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102222:	4b69      	ldr	r3, [pc, #420]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102226:	4a68      	ldr	r2, [pc, #416]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810222c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 810222e:	e00b      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102230:	687b      	ldr	r3, [r7, #4]
 8102232:	3304      	adds	r3, #4
 8102234:	2102      	movs	r1, #2
 8102236:	4618      	mov	r0, r3
 8102238:	f000 fb86 	bl	8102948 <RCCEx_PLL2_Config>
 810223c:	4603      	mov	r3, r0
 810223e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8102240:	e002      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8102242:	2301      	movs	r3, #1
 8102244:	75fb      	strb	r3, [r7, #23]
      break;
 8102246:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102248:	7dfb      	ldrb	r3, [r7, #23]
 810224a:	2b00      	cmp	r3, #0
 810224c:	d109      	bne.n	8102262 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 810224e:	4b5e      	ldr	r3, [pc, #376]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102252:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8102256:	687b      	ldr	r3, [r7, #4]
 8102258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810225a:	495b      	ldr	r1, [pc, #364]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810225c:	4313      	orrs	r3, r2
 810225e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8102260:	e001      	b.n	8102266 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102262:	7dfb      	ldrb	r3, [r7, #23]
 8102264:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8102266:	687b      	ldr	r3, [r7, #4]
 8102268:	681b      	ldr	r3, [r3, #0]
 810226a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810226e:	2b00      	cmp	r3, #0
 8102270:	d00a      	beq.n	8102288 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8102272:	687b      	ldr	r3, [r7, #4]
 8102274:	3324      	adds	r3, #36	; 0x24
 8102276:	2102      	movs	r1, #2
 8102278:	4618      	mov	r0, r3
 810227a:	f000 fc17 	bl	8102aac <RCCEx_PLL3_Config>
 810227e:	4603      	mov	r3, r0
 8102280:	2b00      	cmp	r3, #0
 8102282:	d001      	beq.n	8102288 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8102284:	2301      	movs	r3, #1
 8102286:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8102288:	687b      	ldr	r3, [r7, #4]
 810228a:	681b      	ldr	r3, [r3, #0]
 810228c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8102290:	2b00      	cmp	r3, #0
 8102292:	d030      	beq.n	81022f6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8102294:	687b      	ldr	r3, [r7, #4]
 8102296:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8102298:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810229c:	d017      	beq.n	81022ce <HAL_RCCEx_PeriphCLKConfig+0xd82>
 810229e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81022a2:	d811      	bhi.n	81022c8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 81022a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81022a8:	d013      	beq.n	81022d2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 81022aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81022ae:	d80b      	bhi.n	81022c8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 81022b0:	2b00      	cmp	r3, #0
 81022b2:	d010      	beq.n	81022d6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 81022b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81022b8:	d106      	bne.n	81022c8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81022ba:	4b43      	ldr	r3, [pc, #268]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81022bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81022be:	4a42      	ldr	r2, [pc, #264]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81022c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81022c4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 81022c6:	e007      	b.n	81022d8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81022c8:	2301      	movs	r3, #1
 81022ca:	75fb      	strb	r3, [r7, #23]
      break;
 81022cc:	e004      	b.n	81022d8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 81022ce:	bf00      	nop
 81022d0:	e002      	b.n	81022d8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 81022d2:	bf00      	nop
 81022d4:	e000      	b.n	81022d8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 81022d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81022d8:	7dfb      	ldrb	r3, [r7, #23]
 81022da:	2b00      	cmp	r3, #0
 81022dc:	d109      	bne.n	81022f2 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 81022de:	4b3a      	ldr	r3, [pc, #232]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81022e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81022e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81022e6:	687b      	ldr	r3, [r7, #4]
 81022e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 81022ea:	4937      	ldr	r1, [pc, #220]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81022ec:	4313      	orrs	r3, r2
 81022ee:	654b      	str	r3, [r1, #84]	; 0x54
 81022f0:	e001      	b.n	81022f6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81022f2:	7dfb      	ldrb	r3, [r7, #23]
 81022f4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81022f6:	687b      	ldr	r3, [r7, #4]
 81022f8:	681b      	ldr	r3, [r3, #0]
 81022fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81022fe:	2b00      	cmp	r3, #0
 8102300:	d008      	beq.n	8102314 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8102302:	4b31      	ldr	r3, [pc, #196]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102306:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 810230a:	687b      	ldr	r3, [r7, #4]
 810230c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810230e:	492e      	ldr	r1, [pc, #184]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102310:	4313      	orrs	r3, r2
 8102312:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8102314:	687b      	ldr	r3, [r7, #4]
 8102316:	681b      	ldr	r3, [r3, #0]
 8102318:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810231c:	2b00      	cmp	r3, #0
 810231e:	d009      	beq.n	8102334 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8102320:	4b29      	ldr	r3, [pc, #164]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102322:	691b      	ldr	r3, [r3, #16]
 8102324:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8102328:	687b      	ldr	r3, [r7, #4]
 810232a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810232e:	4926      	ldr	r1, [pc, #152]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102330:	4313      	orrs	r3, r2
 8102332:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102334:	687b      	ldr	r3, [r7, #4]
 8102336:	681b      	ldr	r3, [r3, #0]
 8102338:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810233c:	2b00      	cmp	r3, #0
 810233e:	d008      	beq.n	8102352 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8102340:	4b21      	ldr	r3, [pc, #132]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102342:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102344:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8102348:	687b      	ldr	r3, [r7, #4]
 810234a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810234c:	491e      	ldr	r1, [pc, #120]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810234e:	4313      	orrs	r3, r2
 8102350:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102352:	687b      	ldr	r3, [r7, #4]
 8102354:	681b      	ldr	r3, [r3, #0]
 8102356:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 810235a:	2b00      	cmp	r3, #0
 810235c:	d00d      	beq.n	810237a <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 810235e:	4b1a      	ldr	r3, [pc, #104]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102360:	691b      	ldr	r3, [r3, #16]
 8102362:	4a19      	ldr	r2, [pc, #100]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102364:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8102368:	6113      	str	r3, [r2, #16]
 810236a:	4b17      	ldr	r3, [pc, #92]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810236c:	691a      	ldr	r2, [r3, #16]
 810236e:	687b      	ldr	r3, [r7, #4]
 8102370:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8102374:	4914      	ldr	r1, [pc, #80]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102376:	4313      	orrs	r3, r2
 8102378:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 810237a:	687b      	ldr	r3, [r7, #4]
 810237c:	681b      	ldr	r3, [r3, #0]
 810237e:	2b00      	cmp	r3, #0
 8102380:	da08      	bge.n	8102394 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102382:	4b11      	ldr	r3, [pc, #68]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102386:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 810238a:	687b      	ldr	r3, [r7, #4]
 810238c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810238e:	490e      	ldr	r1, [pc, #56]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102390:	4313      	orrs	r3, r2
 8102392:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8102394:	687b      	ldr	r3, [r7, #4]
 8102396:	681b      	ldr	r3, [r3, #0]
 8102398:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 810239c:	2b00      	cmp	r3, #0
 810239e:	d009      	beq.n	81023b4 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81023a0:	4b09      	ldr	r3, [pc, #36]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81023a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81023a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 81023a8:	687b      	ldr	r3, [r7, #4]
 81023aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81023ae:	4906      	ldr	r1, [pc, #24]	; (81023c8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81023b0:	4313      	orrs	r3, r2
 81023b2:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 81023b4:	7dbb      	ldrb	r3, [r7, #22]
 81023b6:	2b00      	cmp	r3, #0
 81023b8:	d101      	bne.n	81023be <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 81023ba:	2300      	movs	r3, #0
 81023bc:	e000      	b.n	81023c0 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 81023be:	2301      	movs	r3, #1
}
 81023c0:	4618      	mov	r0, r3
 81023c2:	3718      	adds	r7, #24
 81023c4:	46bd      	mov	sp, r7
 81023c6:	bd80      	pop	{r7, pc}
 81023c8:	58024400 	.word	0x58024400

081023cc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 81023cc:	b580      	push	{r7, lr}
 81023ce:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 81023d0:	f7ff f85e 	bl	8101490 <HAL_RCC_GetHCLKFreq>
 81023d4:	4602      	mov	r2, r0
 81023d6:	4b06      	ldr	r3, [pc, #24]	; (81023f0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 81023d8:	6a1b      	ldr	r3, [r3, #32]
 81023da:	091b      	lsrs	r3, r3, #4
 81023dc:	f003 0307 	and.w	r3, r3, #7
 81023e0:	4904      	ldr	r1, [pc, #16]	; (81023f4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 81023e2:	5ccb      	ldrb	r3, [r1, r3]
 81023e4:	f003 031f 	and.w	r3, r3, #31
 81023e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 81023ec:	4618      	mov	r0, r3
 81023ee:	bd80      	pop	{r7, pc}
 81023f0:	58024400 	.word	0x58024400
 81023f4:	08103d70 	.word	0x08103d70

081023f8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 81023f8:	b480      	push	{r7}
 81023fa:	b089      	sub	sp, #36	; 0x24
 81023fc:	af00      	add	r7, sp, #0
 81023fe:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102400:	4ba1      	ldr	r3, [pc, #644]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102404:	f003 0303 	and.w	r3, r3, #3
 8102408:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 810240a:	4b9f      	ldr	r3, [pc, #636]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810240c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810240e:	0b1b      	lsrs	r3, r3, #12
 8102410:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8102414:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8102416:	4b9c      	ldr	r3, [pc, #624]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810241a:	091b      	lsrs	r3, r3, #4
 810241c:	f003 0301 	and.w	r3, r3, #1
 8102420:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8102422:	4b99      	ldr	r3, [pc, #612]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102426:	08db      	lsrs	r3, r3, #3
 8102428:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810242c:	693a      	ldr	r2, [r7, #16]
 810242e:	fb02 f303 	mul.w	r3, r2, r3
 8102432:	ee07 3a90 	vmov	s15, r3
 8102436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810243a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 810243e:	697b      	ldr	r3, [r7, #20]
 8102440:	2b00      	cmp	r3, #0
 8102442:	f000 8111 	beq.w	8102668 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8102446:	69bb      	ldr	r3, [r7, #24]
 8102448:	2b02      	cmp	r3, #2
 810244a:	f000 8083 	beq.w	8102554 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 810244e:	69bb      	ldr	r3, [r7, #24]
 8102450:	2b02      	cmp	r3, #2
 8102452:	f200 80a1 	bhi.w	8102598 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8102456:	69bb      	ldr	r3, [r7, #24]
 8102458:	2b00      	cmp	r3, #0
 810245a:	d003      	beq.n	8102464 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 810245c:	69bb      	ldr	r3, [r7, #24]
 810245e:	2b01      	cmp	r3, #1
 8102460:	d056      	beq.n	8102510 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8102462:	e099      	b.n	8102598 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102464:	4b88      	ldr	r3, [pc, #544]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102466:	681b      	ldr	r3, [r3, #0]
 8102468:	f003 0320 	and.w	r3, r3, #32
 810246c:	2b00      	cmp	r3, #0
 810246e:	d02d      	beq.n	81024cc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102470:	4b85      	ldr	r3, [pc, #532]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102472:	681b      	ldr	r3, [r3, #0]
 8102474:	08db      	lsrs	r3, r3, #3
 8102476:	f003 0303 	and.w	r3, r3, #3
 810247a:	4a84      	ldr	r2, [pc, #528]	; (810268c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 810247c:	fa22 f303 	lsr.w	r3, r2, r3
 8102480:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102482:	68bb      	ldr	r3, [r7, #8]
 8102484:	ee07 3a90 	vmov	s15, r3
 8102488:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810248c:	697b      	ldr	r3, [r7, #20]
 810248e:	ee07 3a90 	vmov	s15, r3
 8102492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102496:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810249a:	4b7b      	ldr	r3, [pc, #492]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810249c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810249e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81024a2:	ee07 3a90 	vmov	s15, r3
 81024a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81024aa:	ed97 6a03 	vldr	s12, [r7, #12]
 81024ae:	eddf 5a78 	vldr	s11, [pc, #480]	; 8102690 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81024b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81024b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81024ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81024be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81024c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81024c6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 81024ca:	e087      	b.n	81025dc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81024cc:	697b      	ldr	r3, [r7, #20]
 81024ce:	ee07 3a90 	vmov	s15, r3
 81024d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81024d6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8102694 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 81024da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81024de:	4b6a      	ldr	r3, [pc, #424]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81024e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81024e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81024e6:	ee07 3a90 	vmov	s15, r3
 81024ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81024ee:	ed97 6a03 	vldr	s12, [r7, #12]
 81024f2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8102690 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81024f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81024fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81024fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102502:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102506:	ee67 7a27 	vmul.f32	s15, s14, s15
 810250a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810250e:	e065      	b.n	81025dc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102510:	697b      	ldr	r3, [r7, #20]
 8102512:	ee07 3a90 	vmov	s15, r3
 8102516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810251a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8102698 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810251e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102522:	4b59      	ldr	r3, [pc, #356]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810252a:	ee07 3a90 	vmov	s15, r3
 810252e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102532:	ed97 6a03 	vldr	s12, [r7, #12]
 8102536:	eddf 5a56 	vldr	s11, [pc, #344]	; 8102690 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810253a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810253e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102542:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102546:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810254a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810254e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102552:	e043      	b.n	81025dc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102554:	697b      	ldr	r3, [r7, #20]
 8102556:	ee07 3a90 	vmov	s15, r3
 810255a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810255e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 810269c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8102562:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102566:	4b48      	ldr	r3, [pc, #288]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810256a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810256e:	ee07 3a90 	vmov	s15, r3
 8102572:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102576:	ed97 6a03 	vldr	s12, [r7, #12]
 810257a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8102690 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810257e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102582:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102586:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810258a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810258e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102592:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102596:	e021      	b.n	81025dc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102598:	697b      	ldr	r3, [r7, #20]
 810259a:	ee07 3a90 	vmov	s15, r3
 810259e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81025a2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8102698 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81025a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81025aa:	4b37      	ldr	r3, [pc, #220]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81025ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81025ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81025b2:	ee07 3a90 	vmov	s15, r3
 81025b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81025ba:	ed97 6a03 	vldr	s12, [r7, #12]
 81025be:	eddf 5a34 	vldr	s11, [pc, #208]	; 8102690 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81025c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81025c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81025ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81025ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81025d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81025d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81025da:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 81025dc:	4b2a      	ldr	r3, [pc, #168]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81025de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81025e0:	0a5b      	lsrs	r3, r3, #9
 81025e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81025e6:	ee07 3a90 	vmov	s15, r3
 81025ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81025ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81025f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 81025f6:	edd7 6a07 	vldr	s13, [r7, #28]
 81025fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81025fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102602:	ee17 2a90 	vmov	r2, s15
 8102606:	687b      	ldr	r3, [r7, #4]
 8102608:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 810260a:	4b1f      	ldr	r3, [pc, #124]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810260c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810260e:	0c1b      	lsrs	r3, r3, #16
 8102610:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102614:	ee07 3a90 	vmov	s15, r3
 8102618:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810261c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8102620:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102624:	edd7 6a07 	vldr	s13, [r7, #28]
 8102628:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810262c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102630:	ee17 2a90 	vmov	r2, s15
 8102634:	687b      	ldr	r3, [r7, #4]
 8102636:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8102638:	4b13      	ldr	r3, [pc, #76]	; (8102688 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810263a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810263c:	0e1b      	lsrs	r3, r3, #24
 810263e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102642:	ee07 3a90 	vmov	s15, r3
 8102646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810264a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810264e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102652:	edd7 6a07 	vldr	s13, [r7, #28]
 8102656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810265a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810265e:	ee17 2a90 	vmov	r2, s15
 8102662:	687b      	ldr	r3, [r7, #4]
 8102664:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8102666:	e008      	b.n	810267a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8102668:	687b      	ldr	r3, [r7, #4]
 810266a:	2200      	movs	r2, #0
 810266c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 810266e:	687b      	ldr	r3, [r7, #4]
 8102670:	2200      	movs	r2, #0
 8102672:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8102674:	687b      	ldr	r3, [r7, #4]
 8102676:	2200      	movs	r2, #0
 8102678:	609a      	str	r2, [r3, #8]
}
 810267a:	bf00      	nop
 810267c:	3724      	adds	r7, #36	; 0x24
 810267e:	46bd      	mov	sp, r7
 8102680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102684:	4770      	bx	lr
 8102686:	bf00      	nop
 8102688:	58024400 	.word	0x58024400
 810268c:	03d09000 	.word	0x03d09000
 8102690:	46000000 	.word	0x46000000
 8102694:	4c742400 	.word	0x4c742400
 8102698:	4a742400 	.word	0x4a742400
 810269c:	4bbebc20 	.word	0x4bbebc20

081026a0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 81026a0:	b480      	push	{r7}
 81026a2:	b089      	sub	sp, #36	; 0x24
 81026a4:	af00      	add	r7, sp, #0
 81026a6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81026a8:	4ba1      	ldr	r3, [pc, #644]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81026aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81026ac:	f003 0303 	and.w	r3, r3, #3
 81026b0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 81026b2:	4b9f      	ldr	r3, [pc, #636]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81026b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81026b6:	0d1b      	lsrs	r3, r3, #20
 81026b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81026bc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81026be:	4b9c      	ldr	r3, [pc, #624]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81026c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81026c2:	0a1b      	lsrs	r3, r3, #8
 81026c4:	f003 0301 	and.w	r3, r3, #1
 81026c8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 81026ca:	4b99      	ldr	r3, [pc, #612]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81026cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81026ce:	08db      	lsrs	r3, r3, #3
 81026d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81026d4:	693a      	ldr	r2, [r7, #16]
 81026d6:	fb02 f303 	mul.w	r3, r2, r3
 81026da:	ee07 3a90 	vmov	s15, r3
 81026de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81026e2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81026e6:	697b      	ldr	r3, [r7, #20]
 81026e8:	2b00      	cmp	r3, #0
 81026ea:	f000 8111 	beq.w	8102910 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81026ee:	69bb      	ldr	r3, [r7, #24]
 81026f0:	2b02      	cmp	r3, #2
 81026f2:	f000 8083 	beq.w	81027fc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81026f6:	69bb      	ldr	r3, [r7, #24]
 81026f8:	2b02      	cmp	r3, #2
 81026fa:	f200 80a1 	bhi.w	8102840 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81026fe:	69bb      	ldr	r3, [r7, #24]
 8102700:	2b00      	cmp	r3, #0
 8102702:	d003      	beq.n	810270c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8102704:	69bb      	ldr	r3, [r7, #24]
 8102706:	2b01      	cmp	r3, #1
 8102708:	d056      	beq.n	81027b8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 810270a:	e099      	b.n	8102840 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810270c:	4b88      	ldr	r3, [pc, #544]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810270e:	681b      	ldr	r3, [r3, #0]
 8102710:	f003 0320 	and.w	r3, r3, #32
 8102714:	2b00      	cmp	r3, #0
 8102716:	d02d      	beq.n	8102774 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102718:	4b85      	ldr	r3, [pc, #532]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810271a:	681b      	ldr	r3, [r3, #0]
 810271c:	08db      	lsrs	r3, r3, #3
 810271e:	f003 0303 	and.w	r3, r3, #3
 8102722:	4a84      	ldr	r2, [pc, #528]	; (8102934 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8102724:	fa22 f303 	lsr.w	r3, r2, r3
 8102728:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810272a:	68bb      	ldr	r3, [r7, #8]
 810272c:	ee07 3a90 	vmov	s15, r3
 8102730:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102734:	697b      	ldr	r3, [r7, #20]
 8102736:	ee07 3a90 	vmov	s15, r3
 810273a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810273e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102742:	4b7b      	ldr	r3, [pc, #492]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810274a:	ee07 3a90 	vmov	s15, r3
 810274e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102752:	ed97 6a03 	vldr	s12, [r7, #12]
 8102756:	eddf 5a78 	vldr	s11, [pc, #480]	; 8102938 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810275a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810275e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102762:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810276a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810276e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8102772:	e087      	b.n	8102884 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8102774:	697b      	ldr	r3, [r7, #20]
 8102776:	ee07 3a90 	vmov	s15, r3
 810277a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810277e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 810293c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8102782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102786:	4b6a      	ldr	r3, [pc, #424]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810278a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810278e:	ee07 3a90 	vmov	s15, r3
 8102792:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102796:	ed97 6a03 	vldr	s12, [r7, #12]
 810279a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8102938 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810279e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81027a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81027a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81027aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81027ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 81027b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81027b6:	e065      	b.n	8102884 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81027b8:	697b      	ldr	r3, [r7, #20]
 81027ba:	ee07 3a90 	vmov	s15, r3
 81027be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81027c2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8102940 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81027c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81027ca:	4b59      	ldr	r3, [pc, #356]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81027ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81027d2:	ee07 3a90 	vmov	s15, r3
 81027d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81027da:	ed97 6a03 	vldr	s12, [r7, #12]
 81027de:	eddf 5a56 	vldr	s11, [pc, #344]	; 8102938 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81027e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81027e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81027ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81027ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81027f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81027f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81027fa:	e043      	b.n	8102884 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81027fc:	697b      	ldr	r3, [r7, #20]
 81027fe:	ee07 3a90 	vmov	s15, r3
 8102802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102806:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8102944 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 810280a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810280e:	4b48      	ldr	r3, [pc, #288]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102816:	ee07 3a90 	vmov	s15, r3
 810281a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810281e:	ed97 6a03 	vldr	s12, [r7, #12]
 8102822:	eddf 5a45 	vldr	s11, [pc, #276]	; 8102938 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8102826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810282a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810282e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102836:	ee67 7a27 	vmul.f32	s15, s14, s15
 810283a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810283e:	e021      	b.n	8102884 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8102840:	697b      	ldr	r3, [r7, #20]
 8102842:	ee07 3a90 	vmov	s15, r3
 8102846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810284a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8102940 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810284e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102852:	4b37      	ldr	r3, [pc, #220]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810285a:	ee07 3a90 	vmov	s15, r3
 810285e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102862:	ed97 6a03 	vldr	s12, [r7, #12]
 8102866:	eddf 5a34 	vldr	s11, [pc, #208]	; 8102938 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810286a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810286e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102872:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810287a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810287e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102882:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8102884:	4b2a      	ldr	r3, [pc, #168]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102888:	0a5b      	lsrs	r3, r3, #9
 810288a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810288e:	ee07 3a90 	vmov	s15, r3
 8102892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102896:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810289a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810289e:	edd7 6a07 	vldr	s13, [r7, #28]
 81028a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81028a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81028aa:	ee17 2a90 	vmov	r2, s15
 81028ae:	687b      	ldr	r3, [r7, #4]
 81028b0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 81028b2:	4b1f      	ldr	r3, [pc, #124]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81028b6:	0c1b      	lsrs	r3, r3, #16
 81028b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81028bc:	ee07 3a90 	vmov	s15, r3
 81028c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81028c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81028c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 81028cc:	edd7 6a07 	vldr	s13, [r7, #28]
 81028d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81028d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81028d8:	ee17 2a90 	vmov	r2, s15
 81028dc:	687b      	ldr	r3, [r7, #4]
 81028de:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 81028e0:	4b13      	ldr	r3, [pc, #76]	; (8102930 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81028e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81028e4:	0e1b      	lsrs	r3, r3, #24
 81028e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81028ea:	ee07 3a90 	vmov	s15, r3
 81028ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81028f2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81028f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 81028fa:	edd7 6a07 	vldr	s13, [r7, #28]
 81028fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102906:	ee17 2a90 	vmov	r2, s15
 810290a:	687b      	ldr	r3, [r7, #4]
 810290c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 810290e:	e008      	b.n	8102922 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8102910:	687b      	ldr	r3, [r7, #4]
 8102912:	2200      	movs	r2, #0
 8102914:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8102916:	687b      	ldr	r3, [r7, #4]
 8102918:	2200      	movs	r2, #0
 810291a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 810291c:	687b      	ldr	r3, [r7, #4]
 810291e:	2200      	movs	r2, #0
 8102920:	609a      	str	r2, [r3, #8]
}
 8102922:	bf00      	nop
 8102924:	3724      	adds	r7, #36	; 0x24
 8102926:	46bd      	mov	sp, r7
 8102928:	f85d 7b04 	ldr.w	r7, [sp], #4
 810292c:	4770      	bx	lr
 810292e:	bf00      	nop
 8102930:	58024400 	.word	0x58024400
 8102934:	03d09000 	.word	0x03d09000
 8102938:	46000000 	.word	0x46000000
 810293c:	4c742400 	.word	0x4c742400
 8102940:	4a742400 	.word	0x4a742400
 8102944:	4bbebc20 	.word	0x4bbebc20

08102948 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8102948:	b580      	push	{r7, lr}
 810294a:	b084      	sub	sp, #16
 810294c:	af00      	add	r7, sp, #0
 810294e:	6078      	str	r0, [r7, #4]
 8102950:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8102952:	2300      	movs	r3, #0
 8102954:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8102956:	4b54      	ldr	r3, [pc, #336]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810295a:	f003 0303 	and.w	r3, r3, #3
 810295e:	2b03      	cmp	r3, #3
 8102960:	d101      	bne.n	8102966 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8102962:	2301      	movs	r3, #1
 8102964:	e09b      	b.n	8102a9e <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8102966:	4b50      	ldr	r3, [pc, #320]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102968:	681b      	ldr	r3, [r3, #0]
 810296a:	4a4f      	ldr	r2, [pc, #316]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 810296c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8102970:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102972:	f7fe f87f 	bl	8100a74 <HAL_GetTick>
 8102976:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8102978:	e008      	b.n	810298c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 810297a:	f7fe f87b 	bl	8100a74 <HAL_GetTick>
 810297e:	4602      	mov	r2, r0
 8102980:	68bb      	ldr	r3, [r7, #8]
 8102982:	1ad3      	subs	r3, r2, r3
 8102984:	2b02      	cmp	r3, #2
 8102986:	d901      	bls.n	810298c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8102988:	2303      	movs	r3, #3
 810298a:	e088      	b.n	8102a9e <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810298c:	4b46      	ldr	r3, [pc, #280]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 810298e:	681b      	ldr	r3, [r3, #0]
 8102990:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8102994:	2b00      	cmp	r3, #0
 8102996:	d1f0      	bne.n	810297a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8102998:	4b43      	ldr	r3, [pc, #268]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 810299a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810299c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 81029a0:	687b      	ldr	r3, [r7, #4]
 81029a2:	681b      	ldr	r3, [r3, #0]
 81029a4:	031b      	lsls	r3, r3, #12
 81029a6:	4940      	ldr	r1, [pc, #256]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 81029a8:	4313      	orrs	r3, r2
 81029aa:	628b      	str	r3, [r1, #40]	; 0x28
 81029ac:	687b      	ldr	r3, [r7, #4]
 81029ae:	685b      	ldr	r3, [r3, #4]
 81029b0:	3b01      	subs	r3, #1
 81029b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81029b6:	687b      	ldr	r3, [r7, #4]
 81029b8:	689b      	ldr	r3, [r3, #8]
 81029ba:	3b01      	subs	r3, #1
 81029bc:	025b      	lsls	r3, r3, #9
 81029be:	b29b      	uxth	r3, r3
 81029c0:	431a      	orrs	r2, r3
 81029c2:	687b      	ldr	r3, [r7, #4]
 81029c4:	68db      	ldr	r3, [r3, #12]
 81029c6:	3b01      	subs	r3, #1
 81029c8:	041b      	lsls	r3, r3, #16
 81029ca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81029ce:	431a      	orrs	r2, r3
 81029d0:	687b      	ldr	r3, [r7, #4]
 81029d2:	691b      	ldr	r3, [r3, #16]
 81029d4:	3b01      	subs	r3, #1
 81029d6:	061b      	lsls	r3, r3, #24
 81029d8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81029dc:	4932      	ldr	r1, [pc, #200]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 81029de:	4313      	orrs	r3, r2
 81029e0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81029e2:	4b31      	ldr	r3, [pc, #196]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 81029e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81029e6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 81029ea:	687b      	ldr	r3, [r7, #4]
 81029ec:	695b      	ldr	r3, [r3, #20]
 81029ee:	492e      	ldr	r1, [pc, #184]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 81029f0:	4313      	orrs	r3, r2
 81029f2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81029f4:	4b2c      	ldr	r3, [pc, #176]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 81029f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81029f8:	f023 0220 	bic.w	r2, r3, #32
 81029fc:	687b      	ldr	r3, [r7, #4]
 81029fe:	699b      	ldr	r3, [r3, #24]
 8102a00:	4929      	ldr	r1, [pc, #164]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a02:	4313      	orrs	r3, r2
 8102a04:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8102a06:	4b28      	ldr	r3, [pc, #160]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102a0a:	4a27      	ldr	r2, [pc, #156]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a0c:	f023 0310 	bic.w	r3, r3, #16
 8102a10:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8102a12:	4b25      	ldr	r3, [pc, #148]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102a16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102a1a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8102a1e:	687a      	ldr	r2, [r7, #4]
 8102a20:	69d2      	ldr	r2, [r2, #28]
 8102a22:	00d2      	lsls	r2, r2, #3
 8102a24:	4920      	ldr	r1, [pc, #128]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a26:	4313      	orrs	r3, r2
 8102a28:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8102a2a:	4b1f      	ldr	r3, [pc, #124]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102a2e:	4a1e      	ldr	r2, [pc, #120]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a30:	f043 0310 	orr.w	r3, r3, #16
 8102a34:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8102a36:	683b      	ldr	r3, [r7, #0]
 8102a38:	2b00      	cmp	r3, #0
 8102a3a:	d106      	bne.n	8102a4a <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8102a3c:	4b1a      	ldr	r3, [pc, #104]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102a40:	4a19      	ldr	r2, [pc, #100]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a42:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8102a46:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102a48:	e00f      	b.n	8102a6a <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8102a4a:	683b      	ldr	r3, [r7, #0]
 8102a4c:	2b01      	cmp	r3, #1
 8102a4e:	d106      	bne.n	8102a5e <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8102a50:	4b15      	ldr	r3, [pc, #84]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102a54:	4a14      	ldr	r2, [pc, #80]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8102a5a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102a5c:	e005      	b.n	8102a6a <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8102a5e:	4b12      	ldr	r3, [pc, #72]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102a62:	4a11      	ldr	r2, [pc, #68]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8102a68:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8102a6a:	4b0f      	ldr	r3, [pc, #60]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a6c:	681b      	ldr	r3, [r3, #0]
 8102a6e:	4a0e      	ldr	r2, [pc, #56]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a70:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8102a74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102a76:	f7fd fffd 	bl	8100a74 <HAL_GetTick>
 8102a7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8102a7c:	e008      	b.n	8102a90 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8102a7e:	f7fd fff9 	bl	8100a74 <HAL_GetTick>
 8102a82:	4602      	mov	r2, r0
 8102a84:	68bb      	ldr	r3, [r7, #8]
 8102a86:	1ad3      	subs	r3, r2, r3
 8102a88:	2b02      	cmp	r3, #2
 8102a8a:	d901      	bls.n	8102a90 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8102a8c:	2303      	movs	r3, #3
 8102a8e:	e006      	b.n	8102a9e <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8102a90:	4b05      	ldr	r3, [pc, #20]	; (8102aa8 <RCCEx_PLL2_Config+0x160>)
 8102a92:	681b      	ldr	r3, [r3, #0]
 8102a94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8102a98:	2b00      	cmp	r3, #0
 8102a9a:	d0f0      	beq.n	8102a7e <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8102a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8102a9e:	4618      	mov	r0, r3
 8102aa0:	3710      	adds	r7, #16
 8102aa2:	46bd      	mov	sp, r7
 8102aa4:	bd80      	pop	{r7, pc}
 8102aa6:	bf00      	nop
 8102aa8:	58024400 	.word	0x58024400

08102aac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8102aac:	b580      	push	{r7, lr}
 8102aae:	b084      	sub	sp, #16
 8102ab0:	af00      	add	r7, sp, #0
 8102ab2:	6078      	str	r0, [r7, #4]
 8102ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8102ab6:	2300      	movs	r3, #0
 8102ab8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8102aba:	4b54      	ldr	r3, [pc, #336]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102abe:	f003 0303 	and.w	r3, r3, #3
 8102ac2:	2b03      	cmp	r3, #3
 8102ac4:	d101      	bne.n	8102aca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8102ac6:	2301      	movs	r3, #1
 8102ac8:	e09b      	b.n	8102c02 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8102aca:	4b50      	ldr	r3, [pc, #320]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102acc:	681b      	ldr	r3, [r3, #0]
 8102ace:	4a4f      	ldr	r2, [pc, #316]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102ad0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8102ad4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102ad6:	f7fd ffcd 	bl	8100a74 <HAL_GetTick>
 8102ada:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8102adc:	e008      	b.n	8102af0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8102ade:	f7fd ffc9 	bl	8100a74 <HAL_GetTick>
 8102ae2:	4602      	mov	r2, r0
 8102ae4:	68bb      	ldr	r3, [r7, #8]
 8102ae6:	1ad3      	subs	r3, r2, r3
 8102ae8:	2b02      	cmp	r3, #2
 8102aea:	d901      	bls.n	8102af0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8102aec:	2303      	movs	r3, #3
 8102aee:	e088      	b.n	8102c02 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8102af0:	4b46      	ldr	r3, [pc, #280]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102af2:	681b      	ldr	r3, [r3, #0]
 8102af4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102af8:	2b00      	cmp	r3, #0
 8102afa:	d1f0      	bne.n	8102ade <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8102afc:	4b43      	ldr	r3, [pc, #268]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102b00:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8102b04:	687b      	ldr	r3, [r7, #4]
 8102b06:	681b      	ldr	r3, [r3, #0]
 8102b08:	051b      	lsls	r3, r3, #20
 8102b0a:	4940      	ldr	r1, [pc, #256]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b0c:	4313      	orrs	r3, r2
 8102b0e:	628b      	str	r3, [r1, #40]	; 0x28
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	685b      	ldr	r3, [r3, #4]
 8102b14:	3b01      	subs	r3, #1
 8102b16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8102b1a:	687b      	ldr	r3, [r7, #4]
 8102b1c:	689b      	ldr	r3, [r3, #8]
 8102b1e:	3b01      	subs	r3, #1
 8102b20:	025b      	lsls	r3, r3, #9
 8102b22:	b29b      	uxth	r3, r3
 8102b24:	431a      	orrs	r2, r3
 8102b26:	687b      	ldr	r3, [r7, #4]
 8102b28:	68db      	ldr	r3, [r3, #12]
 8102b2a:	3b01      	subs	r3, #1
 8102b2c:	041b      	lsls	r3, r3, #16
 8102b2e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8102b32:	431a      	orrs	r2, r3
 8102b34:	687b      	ldr	r3, [r7, #4]
 8102b36:	691b      	ldr	r3, [r3, #16]
 8102b38:	3b01      	subs	r3, #1
 8102b3a:	061b      	lsls	r3, r3, #24
 8102b3c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8102b40:	4932      	ldr	r1, [pc, #200]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b42:	4313      	orrs	r3, r2
 8102b44:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8102b46:	4b31      	ldr	r3, [pc, #196]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102b4a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8102b4e:	687b      	ldr	r3, [r7, #4]
 8102b50:	695b      	ldr	r3, [r3, #20]
 8102b52:	492e      	ldr	r1, [pc, #184]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b54:	4313      	orrs	r3, r2
 8102b56:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8102b58:	4b2c      	ldr	r3, [pc, #176]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102b5c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8102b60:	687b      	ldr	r3, [r7, #4]
 8102b62:	699b      	ldr	r3, [r3, #24]
 8102b64:	4929      	ldr	r1, [pc, #164]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b66:	4313      	orrs	r3, r2
 8102b68:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8102b6a:	4b28      	ldr	r3, [pc, #160]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102b6e:	4a27      	ldr	r2, [pc, #156]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8102b74:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8102b76:	4b25      	ldr	r3, [pc, #148]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102b7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102b7e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8102b82:	687a      	ldr	r2, [r7, #4]
 8102b84:	69d2      	ldr	r2, [r2, #28]
 8102b86:	00d2      	lsls	r2, r2, #3
 8102b88:	4920      	ldr	r1, [pc, #128]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b8a:	4313      	orrs	r3, r2
 8102b8c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8102b8e:	4b1f      	ldr	r3, [pc, #124]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102b92:	4a1e      	ldr	r2, [pc, #120]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8102b98:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8102b9a:	683b      	ldr	r3, [r7, #0]
 8102b9c:	2b00      	cmp	r3, #0
 8102b9e:	d106      	bne.n	8102bae <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8102ba0:	4b1a      	ldr	r3, [pc, #104]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102ba4:	4a19      	ldr	r2, [pc, #100]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102ba6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8102baa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102bac:	e00f      	b.n	8102bce <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8102bae:	683b      	ldr	r3, [r7, #0]
 8102bb0:	2b01      	cmp	r3, #1
 8102bb2:	d106      	bne.n	8102bc2 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8102bb4:	4b15      	ldr	r3, [pc, #84]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102bb8:	4a14      	ldr	r2, [pc, #80]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102bba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8102bbe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102bc0:	e005      	b.n	8102bce <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8102bc2:	4b12      	ldr	r3, [pc, #72]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102bc6:	4a11      	ldr	r2, [pc, #68]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102bc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8102bcc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8102bce:	4b0f      	ldr	r3, [pc, #60]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102bd0:	681b      	ldr	r3, [r3, #0]
 8102bd2:	4a0e      	ldr	r2, [pc, #56]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8102bd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102bda:	f7fd ff4b 	bl	8100a74 <HAL_GetTick>
 8102bde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8102be0:	e008      	b.n	8102bf4 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8102be2:	f7fd ff47 	bl	8100a74 <HAL_GetTick>
 8102be6:	4602      	mov	r2, r0
 8102be8:	68bb      	ldr	r3, [r7, #8]
 8102bea:	1ad3      	subs	r3, r2, r3
 8102bec:	2b02      	cmp	r3, #2
 8102bee:	d901      	bls.n	8102bf4 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8102bf0:	2303      	movs	r3, #3
 8102bf2:	e006      	b.n	8102c02 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8102bf4:	4b05      	ldr	r3, [pc, #20]	; (8102c0c <RCCEx_PLL3_Config+0x160>)
 8102bf6:	681b      	ldr	r3, [r3, #0]
 8102bf8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102bfc:	2b00      	cmp	r3, #0
 8102bfe:	d0f0      	beq.n	8102be2 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8102c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8102c02:	4618      	mov	r0, r3
 8102c04:	3710      	adds	r7, #16
 8102c06:	46bd      	mov	sp, r7
 8102c08:	bd80      	pop	{r7, pc}
 8102c0a:	bf00      	nop
 8102c0c:	58024400 	.word	0x58024400

08102c10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8102c10:	b580      	push	{r7, lr}
 8102c12:	b082      	sub	sp, #8
 8102c14:	af00      	add	r7, sp, #0
 8102c16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8102c18:	687b      	ldr	r3, [r7, #4]
 8102c1a:	2b00      	cmp	r3, #0
 8102c1c:	d101      	bne.n	8102c22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8102c1e:	2301      	movs	r3, #1
 8102c20:	e042      	b.n	8102ca8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8102c22:	687b      	ldr	r3, [r7, #4]
 8102c24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102c28:	2b00      	cmp	r3, #0
 8102c2a:	d106      	bne.n	8102c3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8102c2c:	687b      	ldr	r3, [r7, #4]
 8102c2e:	2200      	movs	r2, #0
 8102c30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8102c34:	6878      	ldr	r0, [r7, #4]
 8102c36:	f7fd fdb5 	bl	81007a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8102c3a:	687b      	ldr	r3, [r7, #4]
 8102c3c:	2224      	movs	r2, #36	; 0x24
 8102c3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8102c42:	687b      	ldr	r3, [r7, #4]
 8102c44:	681b      	ldr	r3, [r3, #0]
 8102c46:	681a      	ldr	r2, [r3, #0]
 8102c48:	687b      	ldr	r3, [r7, #4]
 8102c4a:	681b      	ldr	r3, [r3, #0]
 8102c4c:	f022 0201 	bic.w	r2, r2, #1
 8102c50:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8102c52:	6878      	ldr	r0, [r7, #4]
 8102c54:	f000 f82c 	bl	8102cb0 <UART_SetConfig>
 8102c58:	4603      	mov	r3, r0
 8102c5a:	2b01      	cmp	r3, #1
 8102c5c:	d101      	bne.n	8102c62 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8102c5e:	2301      	movs	r3, #1
 8102c60:	e022      	b.n	8102ca8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8102c62:	687b      	ldr	r3, [r7, #4]
 8102c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102c66:	2b00      	cmp	r3, #0
 8102c68:	d002      	beq.n	8102c70 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8102c6a:	6878      	ldr	r0, [r7, #4]
 8102c6c:	f000 fd80 	bl	8103770 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8102c70:	687b      	ldr	r3, [r7, #4]
 8102c72:	681b      	ldr	r3, [r3, #0]
 8102c74:	685a      	ldr	r2, [r3, #4]
 8102c76:	687b      	ldr	r3, [r7, #4]
 8102c78:	681b      	ldr	r3, [r3, #0]
 8102c7a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8102c7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8102c80:	687b      	ldr	r3, [r7, #4]
 8102c82:	681b      	ldr	r3, [r3, #0]
 8102c84:	689a      	ldr	r2, [r3, #8]
 8102c86:	687b      	ldr	r3, [r7, #4]
 8102c88:	681b      	ldr	r3, [r3, #0]
 8102c8a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8102c8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8102c90:	687b      	ldr	r3, [r7, #4]
 8102c92:	681b      	ldr	r3, [r3, #0]
 8102c94:	681a      	ldr	r2, [r3, #0]
 8102c96:	687b      	ldr	r3, [r7, #4]
 8102c98:	681b      	ldr	r3, [r3, #0]
 8102c9a:	f042 0201 	orr.w	r2, r2, #1
 8102c9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8102ca0:	6878      	ldr	r0, [r7, #4]
 8102ca2:	f000 fe07 	bl	81038b4 <UART_CheckIdleState>
 8102ca6:	4603      	mov	r3, r0
}
 8102ca8:	4618      	mov	r0, r3
 8102caa:	3708      	adds	r7, #8
 8102cac:	46bd      	mov	sp, r7
 8102cae:	bd80      	pop	{r7, pc}

08102cb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8102cb0:	b5b0      	push	{r4, r5, r7, lr}
 8102cb2:	b08e      	sub	sp, #56	; 0x38
 8102cb4:	af00      	add	r7, sp, #0
 8102cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8102cb8:	2300      	movs	r3, #0
 8102cba:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8102cbe:	687b      	ldr	r3, [r7, #4]
 8102cc0:	689a      	ldr	r2, [r3, #8]
 8102cc2:	687b      	ldr	r3, [r7, #4]
 8102cc4:	691b      	ldr	r3, [r3, #16]
 8102cc6:	431a      	orrs	r2, r3
 8102cc8:	687b      	ldr	r3, [r7, #4]
 8102cca:	695b      	ldr	r3, [r3, #20]
 8102ccc:	431a      	orrs	r2, r3
 8102cce:	687b      	ldr	r3, [r7, #4]
 8102cd0:	69db      	ldr	r3, [r3, #28]
 8102cd2:	4313      	orrs	r3, r2
 8102cd4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8102cd6:	687b      	ldr	r3, [r7, #4]
 8102cd8:	681b      	ldr	r3, [r3, #0]
 8102cda:	681a      	ldr	r2, [r3, #0]
 8102cdc:	4bc0      	ldr	r3, [pc, #768]	; (8102fe0 <UART_SetConfig+0x330>)
 8102cde:	4013      	ands	r3, r2
 8102ce0:	687a      	ldr	r2, [r7, #4]
 8102ce2:	6812      	ldr	r2, [r2, #0]
 8102ce4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8102ce6:	430b      	orrs	r3, r1
 8102ce8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8102cea:	687b      	ldr	r3, [r7, #4]
 8102cec:	681b      	ldr	r3, [r3, #0]
 8102cee:	685b      	ldr	r3, [r3, #4]
 8102cf0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8102cf4:	687b      	ldr	r3, [r7, #4]
 8102cf6:	68da      	ldr	r2, [r3, #12]
 8102cf8:	687b      	ldr	r3, [r7, #4]
 8102cfa:	681b      	ldr	r3, [r3, #0]
 8102cfc:	430a      	orrs	r2, r1
 8102cfe:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8102d00:	687b      	ldr	r3, [r7, #4]
 8102d02:	699b      	ldr	r3, [r3, #24]
 8102d04:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8102d06:	687b      	ldr	r3, [r7, #4]
 8102d08:	681b      	ldr	r3, [r3, #0]
 8102d0a:	4ab6      	ldr	r2, [pc, #728]	; (8102fe4 <UART_SetConfig+0x334>)
 8102d0c:	4293      	cmp	r3, r2
 8102d0e:	d004      	beq.n	8102d1a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8102d10:	687b      	ldr	r3, [r7, #4]
 8102d12:	6a1b      	ldr	r3, [r3, #32]
 8102d14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8102d16:	4313      	orrs	r3, r2
 8102d18:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8102d1a:	687b      	ldr	r3, [r7, #4]
 8102d1c:	681b      	ldr	r3, [r3, #0]
 8102d1e:	689b      	ldr	r3, [r3, #8]
 8102d20:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8102d24:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8102d28:	687a      	ldr	r2, [r7, #4]
 8102d2a:	6812      	ldr	r2, [r2, #0]
 8102d2c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8102d2e:	430b      	orrs	r3, r1
 8102d30:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8102d32:	687b      	ldr	r3, [r7, #4]
 8102d34:	681b      	ldr	r3, [r3, #0]
 8102d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102d38:	f023 010f 	bic.w	r1, r3, #15
 8102d3c:	687b      	ldr	r3, [r7, #4]
 8102d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8102d40:	687b      	ldr	r3, [r7, #4]
 8102d42:	681b      	ldr	r3, [r3, #0]
 8102d44:	430a      	orrs	r2, r1
 8102d46:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8102d48:	687b      	ldr	r3, [r7, #4]
 8102d4a:	681b      	ldr	r3, [r3, #0]
 8102d4c:	4aa6      	ldr	r2, [pc, #664]	; (8102fe8 <UART_SetConfig+0x338>)
 8102d4e:	4293      	cmp	r3, r2
 8102d50:	d176      	bne.n	8102e40 <UART_SetConfig+0x190>
 8102d52:	4ba6      	ldr	r3, [pc, #664]	; (8102fec <UART_SetConfig+0x33c>)
 8102d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102d56:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8102d5a:	2b28      	cmp	r3, #40	; 0x28
 8102d5c:	d86c      	bhi.n	8102e38 <UART_SetConfig+0x188>
 8102d5e:	a201      	add	r2, pc, #4	; (adr r2, 8102d64 <UART_SetConfig+0xb4>)
 8102d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102d64:	08102e09 	.word	0x08102e09
 8102d68:	08102e39 	.word	0x08102e39
 8102d6c:	08102e39 	.word	0x08102e39
 8102d70:	08102e39 	.word	0x08102e39
 8102d74:	08102e39 	.word	0x08102e39
 8102d78:	08102e39 	.word	0x08102e39
 8102d7c:	08102e39 	.word	0x08102e39
 8102d80:	08102e39 	.word	0x08102e39
 8102d84:	08102e11 	.word	0x08102e11
 8102d88:	08102e39 	.word	0x08102e39
 8102d8c:	08102e39 	.word	0x08102e39
 8102d90:	08102e39 	.word	0x08102e39
 8102d94:	08102e39 	.word	0x08102e39
 8102d98:	08102e39 	.word	0x08102e39
 8102d9c:	08102e39 	.word	0x08102e39
 8102da0:	08102e39 	.word	0x08102e39
 8102da4:	08102e19 	.word	0x08102e19
 8102da8:	08102e39 	.word	0x08102e39
 8102dac:	08102e39 	.word	0x08102e39
 8102db0:	08102e39 	.word	0x08102e39
 8102db4:	08102e39 	.word	0x08102e39
 8102db8:	08102e39 	.word	0x08102e39
 8102dbc:	08102e39 	.word	0x08102e39
 8102dc0:	08102e39 	.word	0x08102e39
 8102dc4:	08102e21 	.word	0x08102e21
 8102dc8:	08102e39 	.word	0x08102e39
 8102dcc:	08102e39 	.word	0x08102e39
 8102dd0:	08102e39 	.word	0x08102e39
 8102dd4:	08102e39 	.word	0x08102e39
 8102dd8:	08102e39 	.word	0x08102e39
 8102ddc:	08102e39 	.word	0x08102e39
 8102de0:	08102e39 	.word	0x08102e39
 8102de4:	08102e29 	.word	0x08102e29
 8102de8:	08102e39 	.word	0x08102e39
 8102dec:	08102e39 	.word	0x08102e39
 8102df0:	08102e39 	.word	0x08102e39
 8102df4:	08102e39 	.word	0x08102e39
 8102df8:	08102e39 	.word	0x08102e39
 8102dfc:	08102e39 	.word	0x08102e39
 8102e00:	08102e39 	.word	0x08102e39
 8102e04:	08102e31 	.word	0x08102e31
 8102e08:	2301      	movs	r3, #1
 8102e0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e0e:	e220      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e10:	2304      	movs	r3, #4
 8102e12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e16:	e21c      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e18:	2308      	movs	r3, #8
 8102e1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e1e:	e218      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e20:	2310      	movs	r3, #16
 8102e22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e26:	e214      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e28:	2320      	movs	r3, #32
 8102e2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e2e:	e210      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e30:	2340      	movs	r3, #64	; 0x40
 8102e32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e36:	e20c      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e38:	2380      	movs	r3, #128	; 0x80
 8102e3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e3e:	e208      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e40:	687b      	ldr	r3, [r7, #4]
 8102e42:	681b      	ldr	r3, [r3, #0]
 8102e44:	4a6a      	ldr	r2, [pc, #424]	; (8102ff0 <UART_SetConfig+0x340>)
 8102e46:	4293      	cmp	r3, r2
 8102e48:	d130      	bne.n	8102eac <UART_SetConfig+0x1fc>
 8102e4a:	4b68      	ldr	r3, [pc, #416]	; (8102fec <UART_SetConfig+0x33c>)
 8102e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102e4e:	f003 0307 	and.w	r3, r3, #7
 8102e52:	2b05      	cmp	r3, #5
 8102e54:	d826      	bhi.n	8102ea4 <UART_SetConfig+0x1f4>
 8102e56:	a201      	add	r2, pc, #4	; (adr r2, 8102e5c <UART_SetConfig+0x1ac>)
 8102e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102e5c:	08102e75 	.word	0x08102e75
 8102e60:	08102e7d 	.word	0x08102e7d
 8102e64:	08102e85 	.word	0x08102e85
 8102e68:	08102e8d 	.word	0x08102e8d
 8102e6c:	08102e95 	.word	0x08102e95
 8102e70:	08102e9d 	.word	0x08102e9d
 8102e74:	2300      	movs	r3, #0
 8102e76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e7a:	e1ea      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e7c:	2304      	movs	r3, #4
 8102e7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e82:	e1e6      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e84:	2308      	movs	r3, #8
 8102e86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e8a:	e1e2      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e8c:	2310      	movs	r3, #16
 8102e8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e92:	e1de      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e94:	2320      	movs	r3, #32
 8102e96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102e9a:	e1da      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102e9c:	2340      	movs	r3, #64	; 0x40
 8102e9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102ea2:	e1d6      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102ea4:	2380      	movs	r3, #128	; 0x80
 8102ea6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102eaa:	e1d2      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102eac:	687b      	ldr	r3, [r7, #4]
 8102eae:	681b      	ldr	r3, [r3, #0]
 8102eb0:	4a50      	ldr	r2, [pc, #320]	; (8102ff4 <UART_SetConfig+0x344>)
 8102eb2:	4293      	cmp	r3, r2
 8102eb4:	d130      	bne.n	8102f18 <UART_SetConfig+0x268>
 8102eb6:	4b4d      	ldr	r3, [pc, #308]	; (8102fec <UART_SetConfig+0x33c>)
 8102eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102eba:	f003 0307 	and.w	r3, r3, #7
 8102ebe:	2b05      	cmp	r3, #5
 8102ec0:	d826      	bhi.n	8102f10 <UART_SetConfig+0x260>
 8102ec2:	a201      	add	r2, pc, #4	; (adr r2, 8102ec8 <UART_SetConfig+0x218>)
 8102ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102ec8:	08102ee1 	.word	0x08102ee1
 8102ecc:	08102ee9 	.word	0x08102ee9
 8102ed0:	08102ef1 	.word	0x08102ef1
 8102ed4:	08102ef9 	.word	0x08102ef9
 8102ed8:	08102f01 	.word	0x08102f01
 8102edc:	08102f09 	.word	0x08102f09
 8102ee0:	2300      	movs	r3, #0
 8102ee2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102ee6:	e1b4      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102ee8:	2304      	movs	r3, #4
 8102eea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102eee:	e1b0      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102ef0:	2308      	movs	r3, #8
 8102ef2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102ef6:	e1ac      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102ef8:	2310      	movs	r3, #16
 8102efa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102efe:	e1a8      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f00:	2320      	movs	r3, #32
 8102f02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f06:	e1a4      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f08:	2340      	movs	r3, #64	; 0x40
 8102f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f0e:	e1a0      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f10:	2380      	movs	r3, #128	; 0x80
 8102f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f16:	e19c      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f18:	687b      	ldr	r3, [r7, #4]
 8102f1a:	681b      	ldr	r3, [r3, #0]
 8102f1c:	4a36      	ldr	r2, [pc, #216]	; (8102ff8 <UART_SetConfig+0x348>)
 8102f1e:	4293      	cmp	r3, r2
 8102f20:	d130      	bne.n	8102f84 <UART_SetConfig+0x2d4>
 8102f22:	4b32      	ldr	r3, [pc, #200]	; (8102fec <UART_SetConfig+0x33c>)
 8102f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102f26:	f003 0307 	and.w	r3, r3, #7
 8102f2a:	2b05      	cmp	r3, #5
 8102f2c:	d826      	bhi.n	8102f7c <UART_SetConfig+0x2cc>
 8102f2e:	a201      	add	r2, pc, #4	; (adr r2, 8102f34 <UART_SetConfig+0x284>)
 8102f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102f34:	08102f4d 	.word	0x08102f4d
 8102f38:	08102f55 	.word	0x08102f55
 8102f3c:	08102f5d 	.word	0x08102f5d
 8102f40:	08102f65 	.word	0x08102f65
 8102f44:	08102f6d 	.word	0x08102f6d
 8102f48:	08102f75 	.word	0x08102f75
 8102f4c:	2300      	movs	r3, #0
 8102f4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f52:	e17e      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f54:	2304      	movs	r3, #4
 8102f56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f5a:	e17a      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f5c:	2308      	movs	r3, #8
 8102f5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f62:	e176      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f64:	2310      	movs	r3, #16
 8102f66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f6a:	e172      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f6c:	2320      	movs	r3, #32
 8102f6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f72:	e16e      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f74:	2340      	movs	r3, #64	; 0x40
 8102f76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f7a:	e16a      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f7c:	2380      	movs	r3, #128	; 0x80
 8102f7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102f82:	e166      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102f84:	687b      	ldr	r3, [r7, #4]
 8102f86:	681b      	ldr	r3, [r3, #0]
 8102f88:	4a1c      	ldr	r2, [pc, #112]	; (8102ffc <UART_SetConfig+0x34c>)
 8102f8a:	4293      	cmp	r3, r2
 8102f8c:	d140      	bne.n	8103010 <UART_SetConfig+0x360>
 8102f8e:	4b17      	ldr	r3, [pc, #92]	; (8102fec <UART_SetConfig+0x33c>)
 8102f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102f92:	f003 0307 	and.w	r3, r3, #7
 8102f96:	2b05      	cmp	r3, #5
 8102f98:	d836      	bhi.n	8103008 <UART_SetConfig+0x358>
 8102f9a:	a201      	add	r2, pc, #4	; (adr r2, 8102fa0 <UART_SetConfig+0x2f0>)
 8102f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102fa0:	08102fb9 	.word	0x08102fb9
 8102fa4:	08102fc1 	.word	0x08102fc1
 8102fa8:	08102fc9 	.word	0x08102fc9
 8102fac:	08102fd1 	.word	0x08102fd1
 8102fb0:	08102fd9 	.word	0x08102fd9
 8102fb4:	08103001 	.word	0x08103001
 8102fb8:	2300      	movs	r3, #0
 8102fba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102fbe:	e148      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102fc0:	2304      	movs	r3, #4
 8102fc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102fc6:	e144      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102fc8:	2308      	movs	r3, #8
 8102fca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102fce:	e140      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102fd0:	2310      	movs	r3, #16
 8102fd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102fd6:	e13c      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102fd8:	2320      	movs	r3, #32
 8102fda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8102fde:	e138      	b.n	8103252 <UART_SetConfig+0x5a2>
 8102fe0:	cfff69f3 	.word	0xcfff69f3
 8102fe4:	58000c00 	.word	0x58000c00
 8102fe8:	40011000 	.word	0x40011000
 8102fec:	58024400 	.word	0x58024400
 8102ff0:	40004400 	.word	0x40004400
 8102ff4:	40004800 	.word	0x40004800
 8102ff8:	40004c00 	.word	0x40004c00
 8102ffc:	40005000 	.word	0x40005000
 8103000:	2340      	movs	r3, #64	; 0x40
 8103002:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8103006:	e124      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103008:	2380      	movs	r3, #128	; 0x80
 810300a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810300e:	e120      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103010:	687b      	ldr	r3, [r7, #4]
 8103012:	681b      	ldr	r3, [r3, #0]
 8103014:	4acc      	ldr	r2, [pc, #816]	; (8103348 <UART_SetConfig+0x698>)
 8103016:	4293      	cmp	r3, r2
 8103018:	d176      	bne.n	8103108 <UART_SetConfig+0x458>
 810301a:	4bcc      	ldr	r3, [pc, #816]	; (810334c <UART_SetConfig+0x69c>)
 810301c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810301e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103022:	2b28      	cmp	r3, #40	; 0x28
 8103024:	d86c      	bhi.n	8103100 <UART_SetConfig+0x450>
 8103026:	a201      	add	r2, pc, #4	; (adr r2, 810302c <UART_SetConfig+0x37c>)
 8103028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810302c:	081030d1 	.word	0x081030d1
 8103030:	08103101 	.word	0x08103101
 8103034:	08103101 	.word	0x08103101
 8103038:	08103101 	.word	0x08103101
 810303c:	08103101 	.word	0x08103101
 8103040:	08103101 	.word	0x08103101
 8103044:	08103101 	.word	0x08103101
 8103048:	08103101 	.word	0x08103101
 810304c:	081030d9 	.word	0x081030d9
 8103050:	08103101 	.word	0x08103101
 8103054:	08103101 	.word	0x08103101
 8103058:	08103101 	.word	0x08103101
 810305c:	08103101 	.word	0x08103101
 8103060:	08103101 	.word	0x08103101
 8103064:	08103101 	.word	0x08103101
 8103068:	08103101 	.word	0x08103101
 810306c:	081030e1 	.word	0x081030e1
 8103070:	08103101 	.word	0x08103101
 8103074:	08103101 	.word	0x08103101
 8103078:	08103101 	.word	0x08103101
 810307c:	08103101 	.word	0x08103101
 8103080:	08103101 	.word	0x08103101
 8103084:	08103101 	.word	0x08103101
 8103088:	08103101 	.word	0x08103101
 810308c:	081030e9 	.word	0x081030e9
 8103090:	08103101 	.word	0x08103101
 8103094:	08103101 	.word	0x08103101
 8103098:	08103101 	.word	0x08103101
 810309c:	08103101 	.word	0x08103101
 81030a0:	08103101 	.word	0x08103101
 81030a4:	08103101 	.word	0x08103101
 81030a8:	08103101 	.word	0x08103101
 81030ac:	081030f1 	.word	0x081030f1
 81030b0:	08103101 	.word	0x08103101
 81030b4:	08103101 	.word	0x08103101
 81030b8:	08103101 	.word	0x08103101
 81030bc:	08103101 	.word	0x08103101
 81030c0:	08103101 	.word	0x08103101
 81030c4:	08103101 	.word	0x08103101
 81030c8:	08103101 	.word	0x08103101
 81030cc:	081030f9 	.word	0x081030f9
 81030d0:	2301      	movs	r3, #1
 81030d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81030d6:	e0bc      	b.n	8103252 <UART_SetConfig+0x5a2>
 81030d8:	2304      	movs	r3, #4
 81030da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81030de:	e0b8      	b.n	8103252 <UART_SetConfig+0x5a2>
 81030e0:	2308      	movs	r3, #8
 81030e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81030e6:	e0b4      	b.n	8103252 <UART_SetConfig+0x5a2>
 81030e8:	2310      	movs	r3, #16
 81030ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81030ee:	e0b0      	b.n	8103252 <UART_SetConfig+0x5a2>
 81030f0:	2320      	movs	r3, #32
 81030f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81030f6:	e0ac      	b.n	8103252 <UART_SetConfig+0x5a2>
 81030f8:	2340      	movs	r3, #64	; 0x40
 81030fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81030fe:	e0a8      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103100:	2380      	movs	r3, #128	; 0x80
 8103102:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8103106:	e0a4      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103108:	687b      	ldr	r3, [r7, #4]
 810310a:	681b      	ldr	r3, [r3, #0]
 810310c:	4a90      	ldr	r2, [pc, #576]	; (8103350 <UART_SetConfig+0x6a0>)
 810310e:	4293      	cmp	r3, r2
 8103110:	d130      	bne.n	8103174 <UART_SetConfig+0x4c4>
 8103112:	4b8e      	ldr	r3, [pc, #568]	; (810334c <UART_SetConfig+0x69c>)
 8103114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103116:	f003 0307 	and.w	r3, r3, #7
 810311a:	2b05      	cmp	r3, #5
 810311c:	d826      	bhi.n	810316c <UART_SetConfig+0x4bc>
 810311e:	a201      	add	r2, pc, #4	; (adr r2, 8103124 <UART_SetConfig+0x474>)
 8103120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103124:	0810313d 	.word	0x0810313d
 8103128:	08103145 	.word	0x08103145
 810312c:	0810314d 	.word	0x0810314d
 8103130:	08103155 	.word	0x08103155
 8103134:	0810315d 	.word	0x0810315d
 8103138:	08103165 	.word	0x08103165
 810313c:	2300      	movs	r3, #0
 810313e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8103142:	e086      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103144:	2304      	movs	r3, #4
 8103146:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810314a:	e082      	b.n	8103252 <UART_SetConfig+0x5a2>
 810314c:	2308      	movs	r3, #8
 810314e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8103152:	e07e      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103154:	2310      	movs	r3, #16
 8103156:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810315a:	e07a      	b.n	8103252 <UART_SetConfig+0x5a2>
 810315c:	2320      	movs	r3, #32
 810315e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8103162:	e076      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103164:	2340      	movs	r3, #64	; 0x40
 8103166:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810316a:	e072      	b.n	8103252 <UART_SetConfig+0x5a2>
 810316c:	2380      	movs	r3, #128	; 0x80
 810316e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8103172:	e06e      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103174:	687b      	ldr	r3, [r7, #4]
 8103176:	681b      	ldr	r3, [r3, #0]
 8103178:	4a76      	ldr	r2, [pc, #472]	; (8103354 <UART_SetConfig+0x6a4>)
 810317a:	4293      	cmp	r3, r2
 810317c:	d130      	bne.n	81031e0 <UART_SetConfig+0x530>
 810317e:	4b73      	ldr	r3, [pc, #460]	; (810334c <UART_SetConfig+0x69c>)
 8103180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103182:	f003 0307 	and.w	r3, r3, #7
 8103186:	2b05      	cmp	r3, #5
 8103188:	d826      	bhi.n	81031d8 <UART_SetConfig+0x528>
 810318a:	a201      	add	r2, pc, #4	; (adr r2, 8103190 <UART_SetConfig+0x4e0>)
 810318c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103190:	081031a9 	.word	0x081031a9
 8103194:	081031b1 	.word	0x081031b1
 8103198:	081031b9 	.word	0x081031b9
 810319c:	081031c1 	.word	0x081031c1
 81031a0:	081031c9 	.word	0x081031c9
 81031a4:	081031d1 	.word	0x081031d1
 81031a8:	2300      	movs	r3, #0
 81031aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81031ae:	e050      	b.n	8103252 <UART_SetConfig+0x5a2>
 81031b0:	2304      	movs	r3, #4
 81031b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81031b6:	e04c      	b.n	8103252 <UART_SetConfig+0x5a2>
 81031b8:	2308      	movs	r3, #8
 81031ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81031be:	e048      	b.n	8103252 <UART_SetConfig+0x5a2>
 81031c0:	2310      	movs	r3, #16
 81031c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81031c6:	e044      	b.n	8103252 <UART_SetConfig+0x5a2>
 81031c8:	2320      	movs	r3, #32
 81031ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81031ce:	e040      	b.n	8103252 <UART_SetConfig+0x5a2>
 81031d0:	2340      	movs	r3, #64	; 0x40
 81031d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81031d6:	e03c      	b.n	8103252 <UART_SetConfig+0x5a2>
 81031d8:	2380      	movs	r3, #128	; 0x80
 81031da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81031de:	e038      	b.n	8103252 <UART_SetConfig+0x5a2>
 81031e0:	687b      	ldr	r3, [r7, #4]
 81031e2:	681b      	ldr	r3, [r3, #0]
 81031e4:	4a5c      	ldr	r2, [pc, #368]	; (8103358 <UART_SetConfig+0x6a8>)
 81031e6:	4293      	cmp	r3, r2
 81031e8:	d130      	bne.n	810324c <UART_SetConfig+0x59c>
 81031ea:	4b58      	ldr	r3, [pc, #352]	; (810334c <UART_SetConfig+0x69c>)
 81031ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81031ee:	f003 0307 	and.w	r3, r3, #7
 81031f2:	2b05      	cmp	r3, #5
 81031f4:	d826      	bhi.n	8103244 <UART_SetConfig+0x594>
 81031f6:	a201      	add	r2, pc, #4	; (adr r2, 81031fc <UART_SetConfig+0x54c>)
 81031f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81031fc:	08103215 	.word	0x08103215
 8103200:	0810321d 	.word	0x0810321d
 8103204:	08103225 	.word	0x08103225
 8103208:	0810322d 	.word	0x0810322d
 810320c:	08103235 	.word	0x08103235
 8103210:	0810323d 	.word	0x0810323d
 8103214:	2302      	movs	r3, #2
 8103216:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810321a:	e01a      	b.n	8103252 <UART_SetConfig+0x5a2>
 810321c:	2304      	movs	r3, #4
 810321e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8103222:	e016      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103224:	2308      	movs	r3, #8
 8103226:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810322a:	e012      	b.n	8103252 <UART_SetConfig+0x5a2>
 810322c:	2310      	movs	r3, #16
 810322e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8103232:	e00e      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103234:	2320      	movs	r3, #32
 8103236:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810323a:	e00a      	b.n	8103252 <UART_SetConfig+0x5a2>
 810323c:	2340      	movs	r3, #64	; 0x40
 810323e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8103242:	e006      	b.n	8103252 <UART_SetConfig+0x5a2>
 8103244:	2380      	movs	r3, #128	; 0x80
 8103246:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810324a:	e002      	b.n	8103252 <UART_SetConfig+0x5a2>
 810324c:	2380      	movs	r3, #128	; 0x80
 810324e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8103252:	687b      	ldr	r3, [r7, #4]
 8103254:	681b      	ldr	r3, [r3, #0]
 8103256:	4a40      	ldr	r2, [pc, #256]	; (8103358 <UART_SetConfig+0x6a8>)
 8103258:	4293      	cmp	r3, r2
 810325a:	f040 80ef 	bne.w	810343c <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810325e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8103262:	2b20      	cmp	r3, #32
 8103264:	dc46      	bgt.n	81032f4 <UART_SetConfig+0x644>
 8103266:	2b02      	cmp	r3, #2
 8103268:	f2c0 8081 	blt.w	810336e <UART_SetConfig+0x6be>
 810326c:	3b02      	subs	r3, #2
 810326e:	2b1e      	cmp	r3, #30
 8103270:	d87d      	bhi.n	810336e <UART_SetConfig+0x6be>
 8103272:	a201      	add	r2, pc, #4	; (adr r2, 8103278 <UART_SetConfig+0x5c8>)
 8103274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103278:	081032fb 	.word	0x081032fb
 810327c:	0810336f 	.word	0x0810336f
 8103280:	08103303 	.word	0x08103303
 8103284:	0810336f 	.word	0x0810336f
 8103288:	0810336f 	.word	0x0810336f
 810328c:	0810336f 	.word	0x0810336f
 8103290:	08103313 	.word	0x08103313
 8103294:	0810336f 	.word	0x0810336f
 8103298:	0810336f 	.word	0x0810336f
 810329c:	0810336f 	.word	0x0810336f
 81032a0:	0810336f 	.word	0x0810336f
 81032a4:	0810336f 	.word	0x0810336f
 81032a8:	0810336f 	.word	0x0810336f
 81032ac:	0810336f 	.word	0x0810336f
 81032b0:	08103323 	.word	0x08103323
 81032b4:	0810336f 	.word	0x0810336f
 81032b8:	0810336f 	.word	0x0810336f
 81032bc:	0810336f 	.word	0x0810336f
 81032c0:	0810336f 	.word	0x0810336f
 81032c4:	0810336f 	.word	0x0810336f
 81032c8:	0810336f 	.word	0x0810336f
 81032cc:	0810336f 	.word	0x0810336f
 81032d0:	0810336f 	.word	0x0810336f
 81032d4:	0810336f 	.word	0x0810336f
 81032d8:	0810336f 	.word	0x0810336f
 81032dc:	0810336f 	.word	0x0810336f
 81032e0:	0810336f 	.word	0x0810336f
 81032e4:	0810336f 	.word	0x0810336f
 81032e8:	0810336f 	.word	0x0810336f
 81032ec:	0810336f 	.word	0x0810336f
 81032f0:	08103361 	.word	0x08103361
 81032f4:	2b40      	cmp	r3, #64	; 0x40
 81032f6:	d036      	beq.n	8103366 <UART_SetConfig+0x6b6>
 81032f8:	e039      	b.n	810336e <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 81032fa:	f7ff f867 	bl	81023cc <HAL_RCCEx_GetD3PCLK1Freq>
 81032fe:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8103300:	e03b      	b.n	810337a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8103302:	f107 0314 	add.w	r3, r7, #20
 8103306:	4618      	mov	r0, r3
 8103308:	f7ff f876 	bl	81023f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810330c:	69bb      	ldr	r3, [r7, #24]
 810330e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8103310:	e033      	b.n	810337a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8103312:	f107 0308 	add.w	r3, r7, #8
 8103316:	4618      	mov	r0, r3
 8103318:	f7ff f9c2 	bl	81026a0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810331c:	68fb      	ldr	r3, [r7, #12]
 810331e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8103320:	e02b      	b.n	810337a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103322:	4b0a      	ldr	r3, [pc, #40]	; (810334c <UART_SetConfig+0x69c>)
 8103324:	681b      	ldr	r3, [r3, #0]
 8103326:	f003 0320 	and.w	r3, r3, #32
 810332a:	2b00      	cmp	r3, #0
 810332c:	d009      	beq.n	8103342 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810332e:	4b07      	ldr	r3, [pc, #28]	; (810334c <UART_SetConfig+0x69c>)
 8103330:	681b      	ldr	r3, [r3, #0]
 8103332:	08db      	lsrs	r3, r3, #3
 8103334:	f003 0303 	and.w	r3, r3, #3
 8103338:	4a08      	ldr	r2, [pc, #32]	; (810335c <UART_SetConfig+0x6ac>)
 810333a:	fa22 f303 	lsr.w	r3, r2, r3
 810333e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8103340:	e01b      	b.n	810337a <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8103342:	4b06      	ldr	r3, [pc, #24]	; (810335c <UART_SetConfig+0x6ac>)
 8103344:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8103346:	e018      	b.n	810337a <UART_SetConfig+0x6ca>
 8103348:	40011400 	.word	0x40011400
 810334c:	58024400 	.word	0x58024400
 8103350:	40007800 	.word	0x40007800
 8103354:	40007c00 	.word	0x40007c00
 8103358:	58000c00 	.word	0x58000c00
 810335c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8103360:	4bc4      	ldr	r3, [pc, #784]	; (8103674 <UART_SetConfig+0x9c4>)
 8103362:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8103364:	e009      	b.n	810337a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8103366:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810336a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810336c:	e005      	b.n	810337a <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 810336e:	2300      	movs	r3, #0
 8103370:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8103372:	2301      	movs	r3, #1
 8103374:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8103378:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810337a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810337c:	2b00      	cmp	r3, #0
 810337e:	f000 81da 	beq.w	8103736 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8103382:	687b      	ldr	r3, [r7, #4]
 8103384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103386:	4abc      	ldr	r2, [pc, #752]	; (8103678 <UART_SetConfig+0x9c8>)
 8103388:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810338c:	461a      	mov	r2, r3
 810338e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103390:	fbb3 f3f2 	udiv	r3, r3, r2
 8103394:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8103396:	687b      	ldr	r3, [r7, #4]
 8103398:	685a      	ldr	r2, [r3, #4]
 810339a:	4613      	mov	r3, r2
 810339c:	005b      	lsls	r3, r3, #1
 810339e:	4413      	add	r3, r2
 81033a0:	6a3a      	ldr	r2, [r7, #32]
 81033a2:	429a      	cmp	r2, r3
 81033a4:	d305      	bcc.n	81033b2 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 81033a6:	687b      	ldr	r3, [r7, #4]
 81033a8:	685b      	ldr	r3, [r3, #4]
 81033aa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81033ac:	6a3a      	ldr	r2, [r7, #32]
 81033ae:	429a      	cmp	r2, r3
 81033b0:	d903      	bls.n	81033ba <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 81033b2:	2301      	movs	r3, #1
 81033b4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 81033b8:	e1bd      	b.n	8103736 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81033ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81033bc:	4618      	mov	r0, r3
 81033be:	f04f 0100 	mov.w	r1, #0
 81033c2:	687b      	ldr	r3, [r7, #4]
 81033c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81033c6:	4aac      	ldr	r2, [pc, #688]	; (8103678 <UART_SetConfig+0x9c8>)
 81033c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81033cc:	b29a      	uxth	r2, r3
 81033ce:	f04f 0300 	mov.w	r3, #0
 81033d2:	f7fc ff81 	bl	81002d8 <__aeabi_uldivmod>
 81033d6:	4602      	mov	r2, r0
 81033d8:	460b      	mov	r3, r1
 81033da:	4610      	mov	r0, r2
 81033dc:	4619      	mov	r1, r3
 81033de:	f04f 0200 	mov.w	r2, #0
 81033e2:	f04f 0300 	mov.w	r3, #0
 81033e6:	020b      	lsls	r3, r1, #8
 81033e8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 81033ec:	0202      	lsls	r2, r0, #8
 81033ee:	6879      	ldr	r1, [r7, #4]
 81033f0:	6849      	ldr	r1, [r1, #4]
 81033f2:	0849      	lsrs	r1, r1, #1
 81033f4:	4608      	mov	r0, r1
 81033f6:	f04f 0100 	mov.w	r1, #0
 81033fa:	1814      	adds	r4, r2, r0
 81033fc:	eb43 0501 	adc.w	r5, r3, r1
 8103400:	687b      	ldr	r3, [r7, #4]
 8103402:	685b      	ldr	r3, [r3, #4]
 8103404:	461a      	mov	r2, r3
 8103406:	f04f 0300 	mov.w	r3, #0
 810340a:	4620      	mov	r0, r4
 810340c:	4629      	mov	r1, r5
 810340e:	f7fc ff63 	bl	81002d8 <__aeabi_uldivmod>
 8103412:	4602      	mov	r2, r0
 8103414:	460b      	mov	r3, r1
 8103416:	4613      	mov	r3, r2
 8103418:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810341a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810341c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103420:	d308      	bcc.n	8103434 <UART_SetConfig+0x784>
 8103422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103424:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103428:	d204      	bcs.n	8103434 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 810342a:	687b      	ldr	r3, [r7, #4]
 810342c:	681b      	ldr	r3, [r3, #0]
 810342e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8103430:	60da      	str	r2, [r3, #12]
 8103432:	e180      	b.n	8103736 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8103434:	2301      	movs	r3, #1
 8103436:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810343a:	e17c      	b.n	8103736 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810343c:	687b      	ldr	r3, [r7, #4]
 810343e:	69db      	ldr	r3, [r3, #28]
 8103440:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8103444:	f040 80be 	bne.w	81035c4 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 8103448:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 810344c:	2b20      	cmp	r3, #32
 810344e:	dc49      	bgt.n	81034e4 <UART_SetConfig+0x834>
 8103450:	2b00      	cmp	r3, #0
 8103452:	db7c      	blt.n	810354e <UART_SetConfig+0x89e>
 8103454:	2b20      	cmp	r3, #32
 8103456:	d87a      	bhi.n	810354e <UART_SetConfig+0x89e>
 8103458:	a201      	add	r2, pc, #4	; (adr r2, 8103460 <UART_SetConfig+0x7b0>)
 810345a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810345e:	bf00      	nop
 8103460:	081034eb 	.word	0x081034eb
 8103464:	081034f3 	.word	0x081034f3
 8103468:	0810354f 	.word	0x0810354f
 810346c:	0810354f 	.word	0x0810354f
 8103470:	081034fb 	.word	0x081034fb
 8103474:	0810354f 	.word	0x0810354f
 8103478:	0810354f 	.word	0x0810354f
 810347c:	0810354f 	.word	0x0810354f
 8103480:	0810350b 	.word	0x0810350b
 8103484:	0810354f 	.word	0x0810354f
 8103488:	0810354f 	.word	0x0810354f
 810348c:	0810354f 	.word	0x0810354f
 8103490:	0810354f 	.word	0x0810354f
 8103494:	0810354f 	.word	0x0810354f
 8103498:	0810354f 	.word	0x0810354f
 810349c:	0810354f 	.word	0x0810354f
 81034a0:	0810351b 	.word	0x0810351b
 81034a4:	0810354f 	.word	0x0810354f
 81034a8:	0810354f 	.word	0x0810354f
 81034ac:	0810354f 	.word	0x0810354f
 81034b0:	0810354f 	.word	0x0810354f
 81034b4:	0810354f 	.word	0x0810354f
 81034b8:	0810354f 	.word	0x0810354f
 81034bc:	0810354f 	.word	0x0810354f
 81034c0:	0810354f 	.word	0x0810354f
 81034c4:	0810354f 	.word	0x0810354f
 81034c8:	0810354f 	.word	0x0810354f
 81034cc:	0810354f 	.word	0x0810354f
 81034d0:	0810354f 	.word	0x0810354f
 81034d4:	0810354f 	.word	0x0810354f
 81034d8:	0810354f 	.word	0x0810354f
 81034dc:	0810354f 	.word	0x0810354f
 81034e0:	08103541 	.word	0x08103541
 81034e4:	2b40      	cmp	r3, #64	; 0x40
 81034e6:	d02e      	beq.n	8103546 <UART_SetConfig+0x896>
 81034e8:	e031      	b.n	810354e <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81034ea:	f7fe f803 	bl	81014f4 <HAL_RCC_GetPCLK1Freq>
 81034ee:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 81034f0:	e033      	b.n	810355a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81034f2:	f7fe f815 	bl	8101520 <HAL_RCC_GetPCLK2Freq>
 81034f6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 81034f8:	e02f      	b.n	810355a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81034fa:	f107 0314 	add.w	r3, r7, #20
 81034fe:	4618      	mov	r0, r3
 8103500:	f7fe ff7a 	bl	81023f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8103504:	69bb      	ldr	r3, [r7, #24]
 8103506:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8103508:	e027      	b.n	810355a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810350a:	f107 0308 	add.w	r3, r7, #8
 810350e:	4618      	mov	r0, r3
 8103510:	f7ff f8c6 	bl	81026a0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8103514:	68fb      	ldr	r3, [r7, #12]
 8103516:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8103518:	e01f      	b.n	810355a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810351a:	4b58      	ldr	r3, [pc, #352]	; (810367c <UART_SetConfig+0x9cc>)
 810351c:	681b      	ldr	r3, [r3, #0]
 810351e:	f003 0320 	and.w	r3, r3, #32
 8103522:	2b00      	cmp	r3, #0
 8103524:	d009      	beq.n	810353a <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8103526:	4b55      	ldr	r3, [pc, #340]	; (810367c <UART_SetConfig+0x9cc>)
 8103528:	681b      	ldr	r3, [r3, #0]
 810352a:	08db      	lsrs	r3, r3, #3
 810352c:	f003 0303 	and.w	r3, r3, #3
 8103530:	4a53      	ldr	r2, [pc, #332]	; (8103680 <UART_SetConfig+0x9d0>)
 8103532:	fa22 f303 	lsr.w	r3, r2, r3
 8103536:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8103538:	e00f      	b.n	810355a <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 810353a:	4b51      	ldr	r3, [pc, #324]	; (8103680 <UART_SetConfig+0x9d0>)
 810353c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810353e:	e00c      	b.n	810355a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8103540:	4b4c      	ldr	r3, [pc, #304]	; (8103674 <UART_SetConfig+0x9c4>)
 8103542:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8103544:	e009      	b.n	810355a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8103546:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810354a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810354c:	e005      	b.n	810355a <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 810354e:	2300      	movs	r3, #0
 8103550:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8103552:	2301      	movs	r3, #1
 8103554:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8103558:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810355a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810355c:	2b00      	cmp	r3, #0
 810355e:	f000 80ea 	beq.w	8103736 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8103562:	687b      	ldr	r3, [r7, #4]
 8103564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103566:	4a44      	ldr	r2, [pc, #272]	; (8103678 <UART_SetConfig+0x9c8>)
 8103568:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810356c:	461a      	mov	r2, r3
 810356e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103570:	fbb3 f3f2 	udiv	r3, r3, r2
 8103574:	005a      	lsls	r2, r3, #1
 8103576:	687b      	ldr	r3, [r7, #4]
 8103578:	685b      	ldr	r3, [r3, #4]
 810357a:	085b      	lsrs	r3, r3, #1
 810357c:	441a      	add	r2, r3
 810357e:	687b      	ldr	r3, [r7, #4]
 8103580:	685b      	ldr	r3, [r3, #4]
 8103582:	fbb2 f3f3 	udiv	r3, r2, r3
 8103586:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8103588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810358a:	2b0f      	cmp	r3, #15
 810358c:	d916      	bls.n	81035bc <UART_SetConfig+0x90c>
 810358e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103594:	d212      	bcs.n	81035bc <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8103596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103598:	b29b      	uxth	r3, r3
 810359a:	f023 030f 	bic.w	r3, r3, #15
 810359e:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 81035a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81035a2:	085b      	lsrs	r3, r3, #1
 81035a4:	b29b      	uxth	r3, r3
 81035a6:	f003 0307 	and.w	r3, r3, #7
 81035aa:	b29a      	uxth	r2, r3
 81035ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 81035ae:	4313      	orrs	r3, r2
 81035b0:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 81035b2:	687b      	ldr	r3, [r7, #4]
 81035b4:	681b      	ldr	r3, [r3, #0]
 81035b6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 81035b8:	60da      	str	r2, [r3, #12]
 81035ba:	e0bc      	b.n	8103736 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 81035bc:	2301      	movs	r3, #1
 81035be:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 81035c2:	e0b8      	b.n	8103736 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 81035c4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 81035c8:	2b20      	cmp	r3, #32
 81035ca:	dc4b      	bgt.n	8103664 <UART_SetConfig+0x9b4>
 81035cc:	2b00      	cmp	r3, #0
 81035ce:	f2c0 8087 	blt.w	81036e0 <UART_SetConfig+0xa30>
 81035d2:	2b20      	cmp	r3, #32
 81035d4:	f200 8084 	bhi.w	81036e0 <UART_SetConfig+0xa30>
 81035d8:	a201      	add	r2, pc, #4	; (adr r2, 81035e0 <UART_SetConfig+0x930>)
 81035da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81035de:	bf00      	nop
 81035e0:	0810366b 	.word	0x0810366b
 81035e4:	08103685 	.word	0x08103685
 81035e8:	081036e1 	.word	0x081036e1
 81035ec:	081036e1 	.word	0x081036e1
 81035f0:	0810368d 	.word	0x0810368d
 81035f4:	081036e1 	.word	0x081036e1
 81035f8:	081036e1 	.word	0x081036e1
 81035fc:	081036e1 	.word	0x081036e1
 8103600:	0810369d 	.word	0x0810369d
 8103604:	081036e1 	.word	0x081036e1
 8103608:	081036e1 	.word	0x081036e1
 810360c:	081036e1 	.word	0x081036e1
 8103610:	081036e1 	.word	0x081036e1
 8103614:	081036e1 	.word	0x081036e1
 8103618:	081036e1 	.word	0x081036e1
 810361c:	081036e1 	.word	0x081036e1
 8103620:	081036ad 	.word	0x081036ad
 8103624:	081036e1 	.word	0x081036e1
 8103628:	081036e1 	.word	0x081036e1
 810362c:	081036e1 	.word	0x081036e1
 8103630:	081036e1 	.word	0x081036e1
 8103634:	081036e1 	.word	0x081036e1
 8103638:	081036e1 	.word	0x081036e1
 810363c:	081036e1 	.word	0x081036e1
 8103640:	081036e1 	.word	0x081036e1
 8103644:	081036e1 	.word	0x081036e1
 8103648:	081036e1 	.word	0x081036e1
 810364c:	081036e1 	.word	0x081036e1
 8103650:	081036e1 	.word	0x081036e1
 8103654:	081036e1 	.word	0x081036e1
 8103658:	081036e1 	.word	0x081036e1
 810365c:	081036e1 	.word	0x081036e1
 8103660:	081036d3 	.word	0x081036d3
 8103664:	2b40      	cmp	r3, #64	; 0x40
 8103666:	d037      	beq.n	81036d8 <UART_SetConfig+0xa28>
 8103668:	e03a      	b.n	81036e0 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810366a:	f7fd ff43 	bl	81014f4 <HAL_RCC_GetPCLK1Freq>
 810366e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8103670:	e03c      	b.n	81036ec <UART_SetConfig+0xa3c>
 8103672:	bf00      	nop
 8103674:	003d0900 	.word	0x003d0900
 8103678:	08103d80 	.word	0x08103d80
 810367c:	58024400 	.word	0x58024400
 8103680:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8103684:	f7fd ff4c 	bl	8101520 <HAL_RCC_GetPCLK2Freq>
 8103688:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810368a:	e02f      	b.n	81036ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810368c:	f107 0314 	add.w	r3, r7, #20
 8103690:	4618      	mov	r0, r3
 8103692:	f7fe feb1 	bl	81023f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8103696:	69bb      	ldr	r3, [r7, #24]
 8103698:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810369a:	e027      	b.n	81036ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810369c:	f107 0308 	add.w	r3, r7, #8
 81036a0:	4618      	mov	r0, r3
 81036a2:	f7fe fffd 	bl	81026a0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81036a6:	68fb      	ldr	r3, [r7, #12]
 81036a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81036aa:	e01f      	b.n	81036ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81036ac:	4b2c      	ldr	r3, [pc, #176]	; (8103760 <UART_SetConfig+0xab0>)
 81036ae:	681b      	ldr	r3, [r3, #0]
 81036b0:	f003 0320 	and.w	r3, r3, #32
 81036b4:	2b00      	cmp	r3, #0
 81036b6:	d009      	beq.n	81036cc <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81036b8:	4b29      	ldr	r3, [pc, #164]	; (8103760 <UART_SetConfig+0xab0>)
 81036ba:	681b      	ldr	r3, [r3, #0]
 81036bc:	08db      	lsrs	r3, r3, #3
 81036be:	f003 0303 	and.w	r3, r3, #3
 81036c2:	4a28      	ldr	r2, [pc, #160]	; (8103764 <UART_SetConfig+0xab4>)
 81036c4:	fa22 f303 	lsr.w	r3, r2, r3
 81036c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81036ca:	e00f      	b.n	81036ec <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 81036cc:	4b25      	ldr	r3, [pc, #148]	; (8103764 <UART_SetConfig+0xab4>)
 81036ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81036d0:	e00c      	b.n	81036ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81036d2:	4b25      	ldr	r3, [pc, #148]	; (8103768 <UART_SetConfig+0xab8>)
 81036d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81036d6:	e009      	b.n	81036ec <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81036d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81036de:	e005      	b.n	81036ec <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 81036e0:	2300      	movs	r3, #0
 81036e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 81036e4:	2301      	movs	r3, #1
 81036e6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 81036ea:	bf00      	nop
    }

    if (pclk != 0U)
 81036ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81036ee:	2b00      	cmp	r3, #0
 81036f0:	d021      	beq.n	8103736 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81036f2:	687b      	ldr	r3, [r7, #4]
 81036f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81036f6:	4a1d      	ldr	r2, [pc, #116]	; (810376c <UART_SetConfig+0xabc>)
 81036f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81036fc:	461a      	mov	r2, r3
 81036fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103700:	fbb3 f2f2 	udiv	r2, r3, r2
 8103704:	687b      	ldr	r3, [r7, #4]
 8103706:	685b      	ldr	r3, [r3, #4]
 8103708:	085b      	lsrs	r3, r3, #1
 810370a:	441a      	add	r2, r3
 810370c:	687b      	ldr	r3, [r7, #4]
 810370e:	685b      	ldr	r3, [r3, #4]
 8103710:	fbb2 f3f3 	udiv	r3, r2, r3
 8103714:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8103716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103718:	2b0f      	cmp	r3, #15
 810371a:	d909      	bls.n	8103730 <UART_SetConfig+0xa80>
 810371c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810371e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103722:	d205      	bcs.n	8103730 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8103724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103726:	b29a      	uxth	r2, r3
 8103728:	687b      	ldr	r3, [r7, #4]
 810372a:	681b      	ldr	r3, [r3, #0]
 810372c:	60da      	str	r2, [r3, #12]
 810372e:	e002      	b.n	8103736 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8103730:	2301      	movs	r3, #1
 8103732:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8103736:	687b      	ldr	r3, [r7, #4]
 8103738:	2201      	movs	r2, #1
 810373a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 810373e:	687b      	ldr	r3, [r7, #4]
 8103740:	2201      	movs	r2, #1
 8103742:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8103746:	687b      	ldr	r3, [r7, #4]
 8103748:	2200      	movs	r2, #0
 810374a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 810374c:	687b      	ldr	r3, [r7, #4]
 810374e:	2200      	movs	r2, #0
 8103750:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8103752:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8103756:	4618      	mov	r0, r3
 8103758:	3738      	adds	r7, #56	; 0x38
 810375a:	46bd      	mov	sp, r7
 810375c:	bdb0      	pop	{r4, r5, r7, pc}
 810375e:	bf00      	nop
 8103760:	58024400 	.word	0x58024400
 8103764:	03d09000 	.word	0x03d09000
 8103768:	003d0900 	.word	0x003d0900
 810376c:	08103d80 	.word	0x08103d80

08103770 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8103770:	b480      	push	{r7}
 8103772:	b083      	sub	sp, #12
 8103774:	af00      	add	r7, sp, #0
 8103776:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8103778:	687b      	ldr	r3, [r7, #4]
 810377a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810377c:	f003 0301 	and.w	r3, r3, #1
 8103780:	2b00      	cmp	r3, #0
 8103782:	d00a      	beq.n	810379a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8103784:	687b      	ldr	r3, [r7, #4]
 8103786:	681b      	ldr	r3, [r3, #0]
 8103788:	685b      	ldr	r3, [r3, #4]
 810378a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 810378e:	687b      	ldr	r3, [r7, #4]
 8103790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103792:	687b      	ldr	r3, [r7, #4]
 8103794:	681b      	ldr	r3, [r3, #0]
 8103796:	430a      	orrs	r2, r1
 8103798:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810379a:	687b      	ldr	r3, [r7, #4]
 810379c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810379e:	f003 0302 	and.w	r3, r3, #2
 81037a2:	2b00      	cmp	r3, #0
 81037a4:	d00a      	beq.n	81037bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 81037a6:	687b      	ldr	r3, [r7, #4]
 81037a8:	681b      	ldr	r3, [r3, #0]
 81037aa:	685b      	ldr	r3, [r3, #4]
 81037ac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 81037b0:	687b      	ldr	r3, [r7, #4]
 81037b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81037b4:	687b      	ldr	r3, [r7, #4]
 81037b6:	681b      	ldr	r3, [r3, #0]
 81037b8:	430a      	orrs	r2, r1
 81037ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 81037bc:	687b      	ldr	r3, [r7, #4]
 81037be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81037c0:	f003 0304 	and.w	r3, r3, #4
 81037c4:	2b00      	cmp	r3, #0
 81037c6:	d00a      	beq.n	81037de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 81037c8:	687b      	ldr	r3, [r7, #4]
 81037ca:	681b      	ldr	r3, [r3, #0]
 81037cc:	685b      	ldr	r3, [r3, #4]
 81037ce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 81037d2:	687b      	ldr	r3, [r7, #4]
 81037d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81037d6:	687b      	ldr	r3, [r7, #4]
 81037d8:	681b      	ldr	r3, [r3, #0]
 81037da:	430a      	orrs	r2, r1
 81037dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 81037de:	687b      	ldr	r3, [r7, #4]
 81037e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81037e2:	f003 0308 	and.w	r3, r3, #8
 81037e6:	2b00      	cmp	r3, #0
 81037e8:	d00a      	beq.n	8103800 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81037ea:	687b      	ldr	r3, [r7, #4]
 81037ec:	681b      	ldr	r3, [r3, #0]
 81037ee:	685b      	ldr	r3, [r3, #4]
 81037f0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 81037f4:	687b      	ldr	r3, [r7, #4]
 81037f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 81037f8:	687b      	ldr	r3, [r7, #4]
 81037fa:	681b      	ldr	r3, [r3, #0]
 81037fc:	430a      	orrs	r2, r1
 81037fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8103800:	687b      	ldr	r3, [r7, #4]
 8103802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103804:	f003 0310 	and.w	r3, r3, #16
 8103808:	2b00      	cmp	r3, #0
 810380a:	d00a      	beq.n	8103822 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 810380c:	687b      	ldr	r3, [r7, #4]
 810380e:	681b      	ldr	r3, [r3, #0]
 8103810:	689b      	ldr	r3, [r3, #8]
 8103812:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8103816:	687b      	ldr	r3, [r7, #4]
 8103818:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 810381a:	687b      	ldr	r3, [r7, #4]
 810381c:	681b      	ldr	r3, [r3, #0]
 810381e:	430a      	orrs	r2, r1
 8103820:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8103822:	687b      	ldr	r3, [r7, #4]
 8103824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103826:	f003 0320 	and.w	r3, r3, #32
 810382a:	2b00      	cmp	r3, #0
 810382c:	d00a      	beq.n	8103844 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810382e:	687b      	ldr	r3, [r7, #4]
 8103830:	681b      	ldr	r3, [r3, #0]
 8103832:	689b      	ldr	r3, [r3, #8]
 8103834:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8103838:	687b      	ldr	r3, [r7, #4]
 810383a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810383c:	687b      	ldr	r3, [r7, #4]
 810383e:	681b      	ldr	r3, [r3, #0]
 8103840:	430a      	orrs	r2, r1
 8103842:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8103844:	687b      	ldr	r3, [r7, #4]
 8103846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810384c:	2b00      	cmp	r3, #0
 810384e:	d01a      	beq.n	8103886 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8103850:	687b      	ldr	r3, [r7, #4]
 8103852:	681b      	ldr	r3, [r3, #0]
 8103854:	685b      	ldr	r3, [r3, #4]
 8103856:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810385a:	687b      	ldr	r3, [r7, #4]
 810385c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810385e:	687b      	ldr	r3, [r7, #4]
 8103860:	681b      	ldr	r3, [r3, #0]
 8103862:	430a      	orrs	r2, r1
 8103864:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8103866:	687b      	ldr	r3, [r7, #4]
 8103868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810386a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810386e:	d10a      	bne.n	8103886 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8103870:	687b      	ldr	r3, [r7, #4]
 8103872:	681b      	ldr	r3, [r3, #0]
 8103874:	685b      	ldr	r3, [r3, #4]
 8103876:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810387a:	687b      	ldr	r3, [r7, #4]
 810387c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810387e:	687b      	ldr	r3, [r7, #4]
 8103880:	681b      	ldr	r3, [r3, #0]
 8103882:	430a      	orrs	r2, r1
 8103884:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8103886:	687b      	ldr	r3, [r7, #4]
 8103888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810388a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810388e:	2b00      	cmp	r3, #0
 8103890:	d00a      	beq.n	81038a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8103892:	687b      	ldr	r3, [r7, #4]
 8103894:	681b      	ldr	r3, [r3, #0]
 8103896:	685b      	ldr	r3, [r3, #4]
 8103898:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 810389c:	687b      	ldr	r3, [r7, #4]
 810389e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 81038a0:	687b      	ldr	r3, [r7, #4]
 81038a2:	681b      	ldr	r3, [r3, #0]
 81038a4:	430a      	orrs	r2, r1
 81038a6:	605a      	str	r2, [r3, #4]
  }
}
 81038a8:	bf00      	nop
 81038aa:	370c      	adds	r7, #12
 81038ac:	46bd      	mov	sp, r7
 81038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038b2:	4770      	bx	lr

081038b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 81038b4:	b580      	push	{r7, lr}
 81038b6:	b086      	sub	sp, #24
 81038b8:	af02      	add	r7, sp, #8
 81038ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81038bc:	687b      	ldr	r3, [r7, #4]
 81038be:	2200      	movs	r2, #0
 81038c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 81038c4:	f7fd f8d6 	bl	8100a74 <HAL_GetTick>
 81038c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 81038ca:	687b      	ldr	r3, [r7, #4]
 81038cc:	681b      	ldr	r3, [r3, #0]
 81038ce:	681b      	ldr	r3, [r3, #0]
 81038d0:	f003 0308 	and.w	r3, r3, #8
 81038d4:	2b08      	cmp	r3, #8
 81038d6:	d10e      	bne.n	81038f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81038d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81038dc:	9300      	str	r3, [sp, #0]
 81038de:	68fb      	ldr	r3, [r7, #12]
 81038e0:	2200      	movs	r2, #0
 81038e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 81038e6:	6878      	ldr	r0, [r7, #4]
 81038e8:	f000 f82f 	bl	810394a <UART_WaitOnFlagUntilTimeout>
 81038ec:	4603      	mov	r3, r0
 81038ee:	2b00      	cmp	r3, #0
 81038f0:	d001      	beq.n	81038f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 81038f2:	2303      	movs	r3, #3
 81038f4:	e025      	b.n	8103942 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 81038f6:	687b      	ldr	r3, [r7, #4]
 81038f8:	681b      	ldr	r3, [r3, #0]
 81038fa:	681b      	ldr	r3, [r3, #0]
 81038fc:	f003 0304 	and.w	r3, r3, #4
 8103900:	2b04      	cmp	r3, #4
 8103902:	d10e      	bne.n	8103922 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8103904:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8103908:	9300      	str	r3, [sp, #0]
 810390a:	68fb      	ldr	r3, [r7, #12]
 810390c:	2200      	movs	r2, #0
 810390e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8103912:	6878      	ldr	r0, [r7, #4]
 8103914:	f000 f819 	bl	810394a <UART_WaitOnFlagUntilTimeout>
 8103918:	4603      	mov	r3, r0
 810391a:	2b00      	cmp	r3, #0
 810391c:	d001      	beq.n	8103922 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810391e:	2303      	movs	r3, #3
 8103920:	e00f      	b.n	8103942 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8103922:	687b      	ldr	r3, [r7, #4]
 8103924:	2220      	movs	r2, #32
 8103926:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 810392a:	687b      	ldr	r3, [r7, #4]
 810392c:	2220      	movs	r2, #32
 810392e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8103932:	687b      	ldr	r3, [r7, #4]
 8103934:	2200      	movs	r2, #0
 8103936:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8103938:	687b      	ldr	r3, [r7, #4]
 810393a:	2200      	movs	r2, #0
 810393c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8103940:	2300      	movs	r3, #0
}
 8103942:	4618      	mov	r0, r3
 8103944:	3710      	adds	r7, #16
 8103946:	46bd      	mov	sp, r7
 8103948:	bd80      	pop	{r7, pc}

0810394a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810394a:	b580      	push	{r7, lr}
 810394c:	b09c      	sub	sp, #112	; 0x70
 810394e:	af00      	add	r7, sp, #0
 8103950:	60f8      	str	r0, [r7, #12]
 8103952:	60b9      	str	r1, [r7, #8]
 8103954:	603b      	str	r3, [r7, #0]
 8103956:	4613      	mov	r3, r2
 8103958:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810395a:	e0a9      	b.n	8103ab0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810395c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810395e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103962:	f000 80a5 	beq.w	8103ab0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8103966:	f7fd f885 	bl	8100a74 <HAL_GetTick>
 810396a:	4602      	mov	r2, r0
 810396c:	683b      	ldr	r3, [r7, #0]
 810396e:	1ad3      	subs	r3, r2, r3
 8103970:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8103972:	429a      	cmp	r2, r3
 8103974:	d302      	bcc.n	810397c <UART_WaitOnFlagUntilTimeout+0x32>
 8103976:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8103978:	2b00      	cmp	r3, #0
 810397a:	d140      	bne.n	81039fe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810397c:	68fb      	ldr	r3, [r7, #12]
 810397e:	681b      	ldr	r3, [r3, #0]
 8103980:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8103982:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8103984:	e853 3f00 	ldrex	r3, [r3]
 8103988:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 810398a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810398c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8103990:	667b      	str	r3, [r7, #100]	; 0x64
 8103992:	68fb      	ldr	r3, [r7, #12]
 8103994:	681b      	ldr	r3, [r3, #0]
 8103996:	461a      	mov	r2, r3
 8103998:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 810399a:	65fb      	str	r3, [r7, #92]	; 0x5c
 810399c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810399e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 81039a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 81039a2:	e841 2300 	strex	r3, r2, [r1]
 81039a6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 81039a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81039aa:	2b00      	cmp	r3, #0
 81039ac:	d1e6      	bne.n	810397c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81039ae:	68fb      	ldr	r3, [r7, #12]
 81039b0:	681b      	ldr	r3, [r3, #0]
 81039b2:	3308      	adds	r3, #8
 81039b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81039b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81039b8:	e853 3f00 	ldrex	r3, [r3]
 81039bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 81039be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81039c0:	f023 0301 	bic.w	r3, r3, #1
 81039c4:	663b      	str	r3, [r7, #96]	; 0x60
 81039c6:	68fb      	ldr	r3, [r7, #12]
 81039c8:	681b      	ldr	r3, [r3, #0]
 81039ca:	3308      	adds	r3, #8
 81039cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 81039ce:	64ba      	str	r2, [r7, #72]	; 0x48
 81039d0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81039d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81039d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 81039d6:	e841 2300 	strex	r3, r2, [r1]
 81039da:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 81039dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81039de:	2b00      	cmp	r3, #0
 81039e0:	d1e5      	bne.n	81039ae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 81039e2:	68fb      	ldr	r3, [r7, #12]
 81039e4:	2220      	movs	r2, #32
 81039e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 81039ea:	68fb      	ldr	r3, [r7, #12]
 81039ec:	2220      	movs	r2, #32
 81039ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 81039f2:	68fb      	ldr	r3, [r7, #12]
 81039f4:	2200      	movs	r2, #0
 81039f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 81039fa:	2303      	movs	r3, #3
 81039fc:	e069      	b.n	8103ad2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 81039fe:	68fb      	ldr	r3, [r7, #12]
 8103a00:	681b      	ldr	r3, [r3, #0]
 8103a02:	681b      	ldr	r3, [r3, #0]
 8103a04:	f003 0304 	and.w	r3, r3, #4
 8103a08:	2b00      	cmp	r3, #0
 8103a0a:	d051      	beq.n	8103ab0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8103a0c:	68fb      	ldr	r3, [r7, #12]
 8103a0e:	681b      	ldr	r3, [r3, #0]
 8103a10:	69db      	ldr	r3, [r3, #28]
 8103a12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8103a16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8103a1a:	d149      	bne.n	8103ab0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8103a1c:	68fb      	ldr	r3, [r7, #12]
 8103a1e:	681b      	ldr	r3, [r3, #0]
 8103a20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8103a24:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8103a26:	68fb      	ldr	r3, [r7, #12]
 8103a28:	681b      	ldr	r3, [r3, #0]
 8103a2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8103a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103a2e:	e853 3f00 	ldrex	r3, [r3]
 8103a32:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8103a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103a36:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8103a3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8103a3c:	68fb      	ldr	r3, [r7, #12]
 8103a3e:	681b      	ldr	r3, [r3, #0]
 8103a40:	461a      	mov	r2, r3
 8103a42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103a44:	637b      	str	r3, [r7, #52]	; 0x34
 8103a46:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8103a48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8103a4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8103a4c:	e841 2300 	strex	r3, r2, [r1]
 8103a50:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8103a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103a54:	2b00      	cmp	r3, #0
 8103a56:	d1e6      	bne.n	8103a26 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8103a58:	68fb      	ldr	r3, [r7, #12]
 8103a5a:	681b      	ldr	r3, [r3, #0]
 8103a5c:	3308      	adds	r3, #8
 8103a5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8103a60:	697b      	ldr	r3, [r7, #20]
 8103a62:	e853 3f00 	ldrex	r3, [r3]
 8103a66:	613b      	str	r3, [r7, #16]
   return(result);
 8103a68:	693b      	ldr	r3, [r7, #16]
 8103a6a:	f023 0301 	bic.w	r3, r3, #1
 8103a6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8103a70:	68fb      	ldr	r3, [r7, #12]
 8103a72:	681b      	ldr	r3, [r3, #0]
 8103a74:	3308      	adds	r3, #8
 8103a76:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8103a78:	623a      	str	r2, [r7, #32]
 8103a7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8103a7c:	69f9      	ldr	r1, [r7, #28]
 8103a7e:	6a3a      	ldr	r2, [r7, #32]
 8103a80:	e841 2300 	strex	r3, r2, [r1]
 8103a84:	61bb      	str	r3, [r7, #24]
   return(result);
 8103a86:	69bb      	ldr	r3, [r7, #24]
 8103a88:	2b00      	cmp	r3, #0
 8103a8a:	d1e5      	bne.n	8103a58 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8103a8c:	68fb      	ldr	r3, [r7, #12]
 8103a8e:	2220      	movs	r2, #32
 8103a90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8103a94:	68fb      	ldr	r3, [r7, #12]
 8103a96:	2220      	movs	r2, #32
 8103a98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8103a9c:	68fb      	ldr	r3, [r7, #12]
 8103a9e:	2220      	movs	r2, #32
 8103aa0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8103aa4:	68fb      	ldr	r3, [r7, #12]
 8103aa6:	2200      	movs	r2, #0
 8103aa8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8103aac:	2303      	movs	r3, #3
 8103aae:	e010      	b.n	8103ad2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8103ab0:	68fb      	ldr	r3, [r7, #12]
 8103ab2:	681b      	ldr	r3, [r3, #0]
 8103ab4:	69da      	ldr	r2, [r3, #28]
 8103ab6:	68bb      	ldr	r3, [r7, #8]
 8103ab8:	4013      	ands	r3, r2
 8103aba:	68ba      	ldr	r2, [r7, #8]
 8103abc:	429a      	cmp	r2, r3
 8103abe:	bf0c      	ite	eq
 8103ac0:	2301      	moveq	r3, #1
 8103ac2:	2300      	movne	r3, #0
 8103ac4:	b2db      	uxtb	r3, r3
 8103ac6:	461a      	mov	r2, r3
 8103ac8:	79fb      	ldrb	r3, [r7, #7]
 8103aca:	429a      	cmp	r2, r3
 8103acc:	f43f af46 	beq.w	810395c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8103ad0:	2300      	movs	r3, #0
}
 8103ad2:	4618      	mov	r0, r3
 8103ad4:	3770      	adds	r7, #112	; 0x70
 8103ad6:	46bd      	mov	sp, r7
 8103ad8:	bd80      	pop	{r7, pc}

08103ada <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8103ada:	b480      	push	{r7}
 8103adc:	b085      	sub	sp, #20
 8103ade:	af00      	add	r7, sp, #0
 8103ae0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8103ae2:	687b      	ldr	r3, [r7, #4]
 8103ae4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103ae8:	2b01      	cmp	r3, #1
 8103aea:	d101      	bne.n	8103af0 <HAL_UARTEx_DisableFifoMode+0x16>
 8103aec:	2302      	movs	r3, #2
 8103aee:	e027      	b.n	8103b40 <HAL_UARTEx_DisableFifoMode+0x66>
 8103af0:	687b      	ldr	r3, [r7, #4]
 8103af2:	2201      	movs	r2, #1
 8103af4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8103af8:	687b      	ldr	r3, [r7, #4]
 8103afa:	2224      	movs	r2, #36	; 0x24
 8103afc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8103b00:	687b      	ldr	r3, [r7, #4]
 8103b02:	681b      	ldr	r3, [r3, #0]
 8103b04:	681b      	ldr	r3, [r3, #0]
 8103b06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8103b08:	687b      	ldr	r3, [r7, #4]
 8103b0a:	681b      	ldr	r3, [r3, #0]
 8103b0c:	681a      	ldr	r2, [r3, #0]
 8103b0e:	687b      	ldr	r3, [r7, #4]
 8103b10:	681b      	ldr	r3, [r3, #0]
 8103b12:	f022 0201 	bic.w	r2, r2, #1
 8103b16:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8103b18:	68fb      	ldr	r3, [r7, #12]
 8103b1a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8103b1e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8103b20:	687b      	ldr	r3, [r7, #4]
 8103b22:	2200      	movs	r2, #0
 8103b24:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8103b26:	687b      	ldr	r3, [r7, #4]
 8103b28:	681b      	ldr	r3, [r3, #0]
 8103b2a:	68fa      	ldr	r2, [r7, #12]
 8103b2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8103b2e:	687b      	ldr	r3, [r7, #4]
 8103b30:	2220      	movs	r2, #32
 8103b32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8103b36:	687b      	ldr	r3, [r7, #4]
 8103b38:	2200      	movs	r2, #0
 8103b3a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8103b3e:	2300      	movs	r3, #0
}
 8103b40:	4618      	mov	r0, r3
 8103b42:	3714      	adds	r7, #20
 8103b44:	46bd      	mov	sp, r7
 8103b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b4a:	4770      	bx	lr

08103b4c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8103b4c:	b580      	push	{r7, lr}
 8103b4e:	b084      	sub	sp, #16
 8103b50:	af00      	add	r7, sp, #0
 8103b52:	6078      	str	r0, [r7, #4]
 8103b54:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8103b56:	687b      	ldr	r3, [r7, #4]
 8103b58:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103b5c:	2b01      	cmp	r3, #1
 8103b5e:	d101      	bne.n	8103b64 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8103b60:	2302      	movs	r3, #2
 8103b62:	e02d      	b.n	8103bc0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8103b64:	687b      	ldr	r3, [r7, #4]
 8103b66:	2201      	movs	r2, #1
 8103b68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8103b6c:	687b      	ldr	r3, [r7, #4]
 8103b6e:	2224      	movs	r2, #36	; 0x24
 8103b70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8103b74:	687b      	ldr	r3, [r7, #4]
 8103b76:	681b      	ldr	r3, [r3, #0]
 8103b78:	681b      	ldr	r3, [r3, #0]
 8103b7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8103b7c:	687b      	ldr	r3, [r7, #4]
 8103b7e:	681b      	ldr	r3, [r3, #0]
 8103b80:	681a      	ldr	r2, [r3, #0]
 8103b82:	687b      	ldr	r3, [r7, #4]
 8103b84:	681b      	ldr	r3, [r3, #0]
 8103b86:	f022 0201 	bic.w	r2, r2, #1
 8103b8a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8103b8c:	687b      	ldr	r3, [r7, #4]
 8103b8e:	681b      	ldr	r3, [r3, #0]
 8103b90:	689b      	ldr	r3, [r3, #8]
 8103b92:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8103b96:	687b      	ldr	r3, [r7, #4]
 8103b98:	681b      	ldr	r3, [r3, #0]
 8103b9a:	683a      	ldr	r2, [r7, #0]
 8103b9c:	430a      	orrs	r2, r1
 8103b9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8103ba0:	6878      	ldr	r0, [r7, #4]
 8103ba2:	f000 f84f 	bl	8103c44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8103ba6:	687b      	ldr	r3, [r7, #4]
 8103ba8:	681b      	ldr	r3, [r3, #0]
 8103baa:	68fa      	ldr	r2, [r7, #12]
 8103bac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8103bae:	687b      	ldr	r3, [r7, #4]
 8103bb0:	2220      	movs	r2, #32
 8103bb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8103bb6:	687b      	ldr	r3, [r7, #4]
 8103bb8:	2200      	movs	r2, #0
 8103bba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8103bbe:	2300      	movs	r3, #0
}
 8103bc0:	4618      	mov	r0, r3
 8103bc2:	3710      	adds	r7, #16
 8103bc4:	46bd      	mov	sp, r7
 8103bc6:	bd80      	pop	{r7, pc}

08103bc8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8103bc8:	b580      	push	{r7, lr}
 8103bca:	b084      	sub	sp, #16
 8103bcc:	af00      	add	r7, sp, #0
 8103bce:	6078      	str	r0, [r7, #4]
 8103bd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8103bd2:	687b      	ldr	r3, [r7, #4]
 8103bd4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103bd8:	2b01      	cmp	r3, #1
 8103bda:	d101      	bne.n	8103be0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8103bdc:	2302      	movs	r3, #2
 8103bde:	e02d      	b.n	8103c3c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8103be0:	687b      	ldr	r3, [r7, #4]
 8103be2:	2201      	movs	r2, #1
 8103be4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8103be8:	687b      	ldr	r3, [r7, #4]
 8103bea:	2224      	movs	r2, #36	; 0x24
 8103bec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8103bf0:	687b      	ldr	r3, [r7, #4]
 8103bf2:	681b      	ldr	r3, [r3, #0]
 8103bf4:	681b      	ldr	r3, [r3, #0]
 8103bf6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8103bf8:	687b      	ldr	r3, [r7, #4]
 8103bfa:	681b      	ldr	r3, [r3, #0]
 8103bfc:	681a      	ldr	r2, [r3, #0]
 8103bfe:	687b      	ldr	r3, [r7, #4]
 8103c00:	681b      	ldr	r3, [r3, #0]
 8103c02:	f022 0201 	bic.w	r2, r2, #1
 8103c06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8103c08:	687b      	ldr	r3, [r7, #4]
 8103c0a:	681b      	ldr	r3, [r3, #0]
 8103c0c:	689b      	ldr	r3, [r3, #8]
 8103c0e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8103c12:	687b      	ldr	r3, [r7, #4]
 8103c14:	681b      	ldr	r3, [r3, #0]
 8103c16:	683a      	ldr	r2, [r7, #0]
 8103c18:	430a      	orrs	r2, r1
 8103c1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8103c1c:	6878      	ldr	r0, [r7, #4]
 8103c1e:	f000 f811 	bl	8103c44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8103c22:	687b      	ldr	r3, [r7, #4]
 8103c24:	681b      	ldr	r3, [r3, #0]
 8103c26:	68fa      	ldr	r2, [r7, #12]
 8103c28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8103c2a:	687b      	ldr	r3, [r7, #4]
 8103c2c:	2220      	movs	r2, #32
 8103c2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8103c32:	687b      	ldr	r3, [r7, #4]
 8103c34:	2200      	movs	r2, #0
 8103c36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8103c3a:	2300      	movs	r3, #0
}
 8103c3c:	4618      	mov	r0, r3
 8103c3e:	3710      	adds	r7, #16
 8103c40:	46bd      	mov	sp, r7
 8103c42:	bd80      	pop	{r7, pc}

08103c44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8103c44:	b480      	push	{r7}
 8103c46:	b085      	sub	sp, #20
 8103c48:	af00      	add	r7, sp, #0
 8103c4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8103c4c:	687b      	ldr	r3, [r7, #4]
 8103c4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103c50:	2b00      	cmp	r3, #0
 8103c52:	d108      	bne.n	8103c66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8103c54:	687b      	ldr	r3, [r7, #4]
 8103c56:	2201      	movs	r2, #1
 8103c58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8103c5c:	687b      	ldr	r3, [r7, #4]
 8103c5e:	2201      	movs	r2, #1
 8103c60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8103c64:	e031      	b.n	8103cca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8103c66:	2310      	movs	r3, #16
 8103c68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8103c6a:	2310      	movs	r3, #16
 8103c6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8103c6e:	687b      	ldr	r3, [r7, #4]
 8103c70:	681b      	ldr	r3, [r3, #0]
 8103c72:	689b      	ldr	r3, [r3, #8]
 8103c74:	0e5b      	lsrs	r3, r3, #25
 8103c76:	b2db      	uxtb	r3, r3
 8103c78:	f003 0307 	and.w	r3, r3, #7
 8103c7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8103c7e:	687b      	ldr	r3, [r7, #4]
 8103c80:	681b      	ldr	r3, [r3, #0]
 8103c82:	689b      	ldr	r3, [r3, #8]
 8103c84:	0f5b      	lsrs	r3, r3, #29
 8103c86:	b2db      	uxtb	r3, r3
 8103c88:	f003 0307 	and.w	r3, r3, #7
 8103c8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8103c8e:	7bbb      	ldrb	r3, [r7, #14]
 8103c90:	7b3a      	ldrb	r2, [r7, #12]
 8103c92:	4911      	ldr	r1, [pc, #68]	; (8103cd8 <UARTEx_SetNbDataToProcess+0x94>)
 8103c94:	5c8a      	ldrb	r2, [r1, r2]
 8103c96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8103c9a:	7b3a      	ldrb	r2, [r7, #12]
 8103c9c:	490f      	ldr	r1, [pc, #60]	; (8103cdc <UARTEx_SetNbDataToProcess+0x98>)
 8103c9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8103ca0:	fb93 f3f2 	sdiv	r3, r3, r2
 8103ca4:	b29a      	uxth	r2, r3
 8103ca6:	687b      	ldr	r3, [r7, #4]
 8103ca8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8103cac:	7bfb      	ldrb	r3, [r7, #15]
 8103cae:	7b7a      	ldrb	r2, [r7, #13]
 8103cb0:	4909      	ldr	r1, [pc, #36]	; (8103cd8 <UARTEx_SetNbDataToProcess+0x94>)
 8103cb2:	5c8a      	ldrb	r2, [r1, r2]
 8103cb4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8103cb8:	7b7a      	ldrb	r2, [r7, #13]
 8103cba:	4908      	ldr	r1, [pc, #32]	; (8103cdc <UARTEx_SetNbDataToProcess+0x98>)
 8103cbc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8103cbe:	fb93 f3f2 	sdiv	r3, r3, r2
 8103cc2:	b29a      	uxth	r2, r3
 8103cc4:	687b      	ldr	r3, [r7, #4]
 8103cc6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8103cca:	bf00      	nop
 8103ccc:	3714      	adds	r7, #20
 8103cce:	46bd      	mov	sp, r7
 8103cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103cd4:	4770      	bx	lr
 8103cd6:	bf00      	nop
 8103cd8:	08103d98 	.word	0x08103d98
 8103cdc:	08103da0 	.word	0x08103da0

08103ce0 <HAL_HSEM_FreeCallback>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8103ce0:	b580      	push	{r7, lr}
 8103ce2:	b082      	sub	sp, #8
 8103ce4:	af00      	add	r7, sp, #0
 8103ce6:	6078      	str	r0, [r7, #4]

  /* USER CODE END HSEM_FREE_CALLBACK */

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SemMask);
  msg_received = RX_NEW_MSG;
 8103ce8:	4b04      	ldr	r3, [pc, #16]	; (8103cfc <HAL_HSEM_FreeCallback+0x1c>)
 8103cea:	2201      	movs	r2, #1
 8103cec:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN PRE_HSEM_FREE_CALLBACK_CM4 */

  /* USER CODE END PRE_HSEM_FREE_CALLBACK_CM4 */

  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8103cee:	2001      	movs	r0, #1
 8103cf0:	f7fd f9a0 	bl	8101034 <HAL_HSEM_ActivateNotification>

  /* USER CODE BEGIN POST_HSEM_FREE_CALLBACK_CM4 */

  /* USER CODE END POST_HSEM_FREE_CALLBACK_CM4 */
#endif
}
 8103cf4:	bf00      	nop
 8103cf6:	3708      	adds	r7, #8
 8103cf8:	46bd      	mov	sp, r7
 8103cfa:	bd80      	pop	{r7, pc}
 8103cfc:	1000002c 	.word	0x1000002c

08103d00 <__libc_init_array>:
 8103d00:	b570      	push	{r4, r5, r6, lr}
 8103d02:	4d0d      	ldr	r5, [pc, #52]	; (8103d38 <__libc_init_array+0x38>)
 8103d04:	4c0d      	ldr	r4, [pc, #52]	; (8103d3c <__libc_init_array+0x3c>)
 8103d06:	1b64      	subs	r4, r4, r5
 8103d08:	10a4      	asrs	r4, r4, #2
 8103d0a:	2600      	movs	r6, #0
 8103d0c:	42a6      	cmp	r6, r4
 8103d0e:	d109      	bne.n	8103d24 <__libc_init_array+0x24>
 8103d10:	4d0b      	ldr	r5, [pc, #44]	; (8103d40 <__libc_init_array+0x40>)
 8103d12:	4c0c      	ldr	r4, [pc, #48]	; (8103d44 <__libc_init_array+0x44>)
 8103d14:	f000 f820 	bl	8103d58 <_init>
 8103d18:	1b64      	subs	r4, r4, r5
 8103d1a:	10a4      	asrs	r4, r4, #2
 8103d1c:	2600      	movs	r6, #0
 8103d1e:	42a6      	cmp	r6, r4
 8103d20:	d105      	bne.n	8103d2e <__libc_init_array+0x2e>
 8103d22:	bd70      	pop	{r4, r5, r6, pc}
 8103d24:	f855 3b04 	ldr.w	r3, [r5], #4
 8103d28:	4798      	blx	r3
 8103d2a:	3601      	adds	r6, #1
 8103d2c:	e7ee      	b.n	8103d0c <__libc_init_array+0xc>
 8103d2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8103d32:	4798      	blx	r3
 8103d34:	3601      	adds	r6, #1
 8103d36:	e7f2      	b.n	8103d1e <__libc_init_array+0x1e>
 8103d38:	08103db0 	.word	0x08103db0
 8103d3c:	08103db0 	.word	0x08103db0
 8103d40:	08103db0 	.word	0x08103db0
 8103d44:	08103db4 	.word	0x08103db4

08103d48 <memset>:
 8103d48:	4402      	add	r2, r0
 8103d4a:	4603      	mov	r3, r0
 8103d4c:	4293      	cmp	r3, r2
 8103d4e:	d100      	bne.n	8103d52 <memset+0xa>
 8103d50:	4770      	bx	lr
 8103d52:	f803 1b01 	strb.w	r1, [r3], #1
 8103d56:	e7f9      	b.n	8103d4c <memset+0x4>

08103d58 <_init>:
 8103d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103d5a:	bf00      	nop
 8103d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8103d5e:	bc08      	pop	{r3}
 8103d60:	469e      	mov	lr, r3
 8103d62:	4770      	bx	lr

08103d64 <_fini>:
 8103d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103d66:	bf00      	nop
 8103d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8103d6a:	bc08      	pop	{r3}
 8103d6c:	469e      	mov	lr, r3
 8103d6e:	4770      	bx	lr
