Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 13 19:48:38 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.502        0.000                      0                 7054        0.007        0.000                      0                 7054        3.500        0.000                       0                  3554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.502        0.000                      0                 7054        0.007        0.000                      0                 7054        3.500        0.000                       0                  3554  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 main/graph/mem_req_out_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/gmem/data_mem/ram_data_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 2.424ns (25.540%)  route 7.067ns (74.460%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3553, estimated)     1.555     5.063    main/graph/clk_100mhz_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  main/graph/mem_req_out_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  main/graph/mem_req_out_reg[12]_rep__2/Q
                         net (fo=137, estimated)      0.806     6.325    main/graph/mem_req_out_reg[12]_rep__2_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.449 r  main/graph/ram_data_a[14]_i_422/O
                         net (fo=132, estimated)      1.048     7.497    main/graph/ram_data_a[14]_i_422_n_0
    SLICE_X35Y31         LUT3 (Prop_lut3_I2_O)        0.154     7.651 r  main/graph/ram_data_a[12]_i_715/O
                         net (fo=85, estimated)       1.793     9.444    main/graph/ram_data_a[12]_i_715_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.327     9.771 r  main/graph/ram_data_a[2]_i_476/O
                         net (fo=1, routed)           0.000     9.771    main/graph/ram_data_a[2]_i_476_n_0
    SLICE_X3Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     9.988 r  main/graph/ram_data_a_reg[2]_i_196/O
                         net (fo=1, estimated)        0.845    10.833    main/graph/ram_data_a_reg[2]_i_196_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I1_O)        0.331    11.164 r  main/graph/ram_data_a[2]_i_66/O
                         net (fo=1, estimated)        0.689    11.853    main/graph/ram_data_a[2]_i_66_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.355    12.208 r  main/graph/ram_data_a[2]_i_20/O
                         net (fo=1, estimated)        1.305    13.513    main/graph/ram_data_a[2]_i_20_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124    13.637 r  main/graph/ram_data_a[2]_i_6/O
                         net (fo=1, estimated)        0.581    14.218    main/graph/ram_data_a[2]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    14.342 r  main/graph/ram_data_a[2]_i_2/O
                         net (fo=1, routed)           0.000    14.342    main/graph/ram_data_a[2]_i_2_n_0
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I0_O)      0.212    14.554 r  main/graph/ram_data_a_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.554    main/gmem/data_mem/ram_data_a_reg[14]_0[2]
    SLICE_X5Y17          FDRE                                         r  main/gmem/data_mem/ram_data_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3553, estimated)     1.512    14.847    main/gmem/data_mem/clk_100mhz_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  main/gmem/data_mem/ram_data_a_reg[2]/C
                         clock pessimism              0.181    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)        0.064    15.056    main/gmem/data_mem/ram_data_a_reg[2]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -14.554    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 main/gmem/data_mem/output_register.douta_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/graph/position/queue_reg[14][5]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.685%)  route 0.166ns (50.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3553, estimated)     0.568     1.634    main/gmem/data_mem/clk_100mhz_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  main/gmem/data_mem/output_register.douta_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  main/gmem/data_mem/output_register.douta_reg_reg[5]/Q
                         net (fo=17, estimated)       0.166     1.964    main/graph/position/queue_reg[1][14]_0[5]
    SLICE_X12Y50         FDRE                                         r  main/graph/position/queue_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3553, estimated)     0.832     2.132    main/graph/position/clk_100mhz_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  main/graph/position/queue_reg[14][5]/C
                         clock pessimism             -0.234     1.898    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.059     1.957    main/graph/position/queue_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  main/gmem/ptr_mem/BRAM_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X14Y61  count_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y61  count_in_reg[0]/C



