<?xml version="1.0" encoding="utf-8"?><!DOCTYPE nta PUBLIC '-//Uppaal Team//DTD Flat System 1.1//EN' 'http://www.it.uu.se/research/group/darts/uppaal/flat-1_1.dtd'>
<nta><declaration> clock x_12;
clock x_14;
clock x_16;
clock x_18;
clock T;
bool Ish_0_;
bool Ish_1_;
bool Ish_2_;
bool Ish_3_;
bool Icontrollable_do_shift;
bool Lbenchn13;
bool Lbenchr_0__out;
bool Lbenchr_1__out;
bool Lbenchr_2__out;
bool Lbenchr_3__out;
bool Lbenchr_4__out;
bool Lbenchr_5__out;
bool Lbenchr_6__out;
bool Lbenchr_7__out;
bool Lbenchr_8__out;
bool Lbenchr_9__out;
bool Lbenchr_10__out;
bool Lbenchr_11__out;
bool Lbenchr_12__out;
bool Lbenchr_13__out;
bool Lbenchr_14__out;
bool Lbenchr_15__out;
</declaration>
<template><name>Circuit</name>
<location id="loc0"><name>Init</name>
<urgent/>
</location>
<location id="loc2"><name>JustSetIsh_0_</name>
<urgent/>
</location>
<location id="loc3"><name>JustSetIsh_1_</name>
<urgent/>
</location>
<location id="loc4"><name>JustSetIsh_2_</name>
<urgent/>
</location>
<location id="loc5"><name>JustSetIsh_3_</name>
<urgent/>
</location>
<location id="loc6"><name>JustSetIcontrollable_do_shift</name>
<urgent/>
</location>
<location id="loc7"><name>UpdatedLbenchn13</name>
<urgent/>
</location>
<location id="loc8"><name>UpdatedLbenchn13_becomes0</name>
<label kind="invariant">x_12 &lt;= 100</label>
</location>
<location id="loc9"><name>UpdatedLbenchn13_becomes1</name>
<label kind="invariant">x_12 &lt;= 150</label>
</location>
<location id="loc10"><name>UpdatedLbenchr_0__out</name>
<urgent/>
</location>
<location id="loc11"><name>UpdatedLbenchr_0__out_becomes0</name>
<label kind="invariant">x_14 &lt;= 50</label>
</location>
<location id="loc12"><name>UpdatedLbenchr_0__out_becomes1</name>
<label kind="invariant">x_14 &lt;= 200</label>
</location>
<location id="loc13"><name>UpdatedLbenchr_1__out</name>
<urgent/>
</location>
<location id="loc14"><name>UpdatedLbenchr_1__out_becomes0</name>
<label kind="invariant">x_16 &lt;= 200</label>
</location>
<location id="loc15"><name>UpdatedLbenchr_1__out_becomes1</name>
<label kind="invariant">x_16 &lt;= 300</label>
</location>
<location id="loc16"><name>UpdatedLbenchr_2__out</name>
<urgent/>
</location>
<location id="loc17"><name>UpdatedLbenchr_2__out_becomes0</name>
<label kind="invariant">x_18 &lt;= 300</label>
</location>
<location id="loc18"><name>UpdatedLbenchr_2__out_becomes1</name>
<label kind="invariant">x_18 &lt;= 0</label>
</location>
<location id="loc1"><name>dead</name>
</location>
<init ref="loc0"/>
<transition>
<source ref="loc0"/><target ref="loc2"/>
<label kind="assignment">Ish_0_ := 0</label>
</transition>
<transition>
<source ref="loc0"/><target ref="loc2"/>
<label kind="assignment">Ish_0_ := 1</label>
</transition>
<transition>
<source ref="loc2"/><target ref="loc3"/>
<label kind="assignment">Ish_1_ := 0</label>
</transition>
<transition>
<source ref="loc2"/><target ref="loc3"/>
<label kind="assignment">Ish_1_ := 1</label>
</transition>
<transition>
<source ref="loc3"/><target ref="loc4"/>
<label kind="assignment">Ish_2_ := 0</label>
</transition>
<transition>
<source ref="loc3"/><target ref="loc4"/>
<label kind="assignment">Ish_2_ := 1</label>
</transition>
<transition>
<source ref="loc4"/><target ref="loc5"/>
<label kind="assignment">Ish_3_ := 0</label>
</transition>
<transition>
<source ref="loc4"/><target ref="loc5"/>
<label kind="assignment">Ish_3_ := 1</label>
</transition>
<transition>
<source ref="loc5"/><target ref="loc6"/>
<label kind="assignment">Icontrollable_do_shift := 0</label>
</transition>
<transition>
<source ref="loc5"/><target ref="loc6"/>
<label kind="assignment">Icontrollable_do_shift := 1</label>
</transition>
<transition>
<source ref="loc6"/><target ref="loc7"/>
<label kind="guard">Lbenchn13 == 1</label>
</transition>
<transition>
<source ref="loc6"/><target ref="loc7"/>
<label kind="guard">Lbenchn13 == 1 &amp;&amp; Lbenchn13 != 1 &amp;&amp; x_12 &gt;= 100</label>
</transition>
<transition>
<source ref="loc6"/><target ref="loc7"/>
<label kind="guard">Lbenchn13 == 0 &amp;&amp; Lbenchn13 != 1 &amp;&amp; x_12 &gt;= 150</label>
</transition>
<transition>
<source ref="loc6"/><target ref="loc8"/>
<label kind="guard">Lbenchn13 == 1 &amp;&amp; Lbenchn13 != 1 &amp;&amp; x_12 &lt; 100</label>
</transition>
<transition>
<source ref="loc8"/><target ref="loc7"/>
<label kind="assignment">x_12:=0, Lbenchn13 := 1</label>
<label kind="guard">x_12 &gt;= 100</label>
</transition>
<transition>
<source ref="loc6"/><target ref="loc9"/>
<label kind="guard">Lbenchn13 == 0 &amp;&amp; Lbenchn13 != 1 &amp;&amp; x_12 &lt; 150</label>
</transition>
<transition>
<source ref="loc9"/><target ref="loc7"/>
<label kind="assignment">x_12:=0, Lbenchn13 := 1</label>
<label kind="guard">x_12 &gt;= 150</label>
</transition>
<transition>
<source ref="loc7"/><target ref="loc10"/>
<label kind="guard">Lbenchr_0__out == (1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift)))))</label>
</transition>
<transition>
<source ref="loc7"/><target ref="loc10"/>
<label kind="guard">Lbenchr_0__out == 1 &amp;&amp; Lbenchr_0__out != (1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_14 &gt;= 50</label>
</transition>
<transition>
<source ref="loc7"/><target ref="loc10"/>
<label kind="guard">Lbenchr_0__out == 0 &amp;&amp; Lbenchr_0__out != (1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_14 &gt;= 200</label>
</transition>
<transition>
<source ref="loc7"/><target ref="loc11"/>
<label kind="guard">Lbenchr_0__out == 1 &amp;&amp; Lbenchr_0__out != (1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_14 &lt; 50</label>
</transition>
<transition>
<source ref="loc11"/><target ref="loc10"/>
<label kind="assignment">x_14:=0, Lbenchr_0__out := (1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift)))))</label>
<label kind="guard">x_14 &gt;= 50</label>
</transition>
<transition>
<source ref="loc7"/><target ref="loc12"/>
<label kind="guard">Lbenchr_0__out == 0 &amp;&amp; Lbenchr_0__out != (1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_14 &lt; 200</label>
</transition>
<transition>
<source ref="loc12"/><target ref="loc10"/>
<label kind="assignment">x_14:=0, Lbenchr_0__out := (1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift)))))</label>
<label kind="guard">x_14 &gt;= 200</label>
</transition>
<transition>
<source ref="loc10"/><target ref="loc13"/>
<label kind="guard">Lbenchr_1__out == (1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_15__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_14__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_13__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_12__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_11__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_10__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_9__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_8__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_7__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_6__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_5__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_4__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_3__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_2__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift)))))</label>
</transition>
<transition>
<source ref="loc10"/><target ref="loc13"/>
<label kind="guard">Lbenchr_1__out == 1 &amp;&amp; Lbenchr_1__out != (1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_15__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_14__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_13__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_12__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_11__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_10__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_9__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_8__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_7__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_6__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_5__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_4__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_3__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_2__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_16 &gt;= 200</label>
</transition>
<transition>
<source ref="loc10"/><target ref="loc13"/>
<label kind="guard">Lbenchr_1__out == 0 &amp;&amp; Lbenchr_1__out != (1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_15__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_14__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_13__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_12__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_11__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_10__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_9__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_8__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_7__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_6__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_5__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_4__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_3__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_2__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_16 &gt;= 300</label>
</transition>
<transition>
<source ref="loc10"/><target ref="loc14"/>
<label kind="guard">Lbenchr_1__out == 1 &amp;&amp; Lbenchr_1__out != (1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_15__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_14__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_13__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_12__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_11__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_10__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_9__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_8__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_7__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_6__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_5__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_4__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_3__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_2__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_16 &lt; 200</label>
</transition>
<transition>
<source ref="loc14"/><target ref="loc13"/>
<label kind="assignment">x_16:=0, Lbenchr_1__out := (1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_15__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_14__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_13__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_12__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_11__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_10__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_9__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_8__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_7__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_6__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_5__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_4__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_3__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_2__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift)))))</label>
<label kind="guard">x_16 &gt;= 200</label>
</transition>
<transition>
<source ref="loc10"/><target ref="loc15"/>
<label kind="guard">Lbenchr_1__out == 0 &amp;&amp; Lbenchr_1__out != (1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_15__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_14__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_13__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_12__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_11__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_10__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_9__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_8__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_7__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_6__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_5__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_4__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_3__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_2__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_16 &lt; 300</label>
</transition>
<transition>
<source ref="loc15"/><target ref="loc13"/>
<label kind="assignment">x_16:=0, Lbenchr_1__out := (1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_1__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_15__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_14__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_13__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_12__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_11__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_10__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_9__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_8__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_7__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_6__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_5__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_4__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_3__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_2__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift)))))</label>
<label kind="guard">x_16 &gt;= 300</label>
</transition>
<transition>
<source ref="loc13"/><target ref="loc16"/>
<label kind="guard">Lbenchr_2__out == (1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift)))))</label>
</transition>
<transition>
<source ref="loc13"/><target ref="loc16"/>
<label kind="guard">Lbenchr_2__out == 1 &amp;&amp; Lbenchr_2__out != (1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_18 &gt;= 300</label>
</transition>
<transition>
<source ref="loc13"/><target ref="loc16"/>
<label kind="guard">Lbenchr_2__out == 0 &amp;&amp; Lbenchr_2__out != (1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_18 &gt;= 0</label>
</transition>
<transition>
<source ref="loc13"/><target ref="loc17"/>
<label kind="guard">Lbenchr_2__out == 1 &amp;&amp; Lbenchr_2__out != (1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_18 &lt; 300</label>
</transition>
<transition>
<source ref="loc17"/><target ref="loc16"/>
<label kind="assignment">x_18:=0, Lbenchr_2__out := (1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift)))))</label>
<label kind="guard">x_18 &gt;= 300</label>
</transition>
<transition>
<source ref="loc13"/><target ref="loc18"/>
<label kind="guard">Lbenchr_2__out == 0 &amp;&amp; Lbenchr_2__out != (1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift))))) &amp;&amp; x_18 &lt; 0</label>
</transition>
<transition>
<source ref="loc18"/><target ref="loc16"/>
<label kind="assignment">x_18:=0, Lbenchr_2__out := (1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Icontrollable_do_shift)))) * (1-((1-((1-((1-((1-((1-((1-((1-((1-(((Lbenchr_2__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_1__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-((1-((1-(Lbenchr_0__out)) * (Lbenchn13))) * (1-(Ish_0_)))) * (1-(((Lbenchr_15__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_14__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_13__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_12__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_11__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (1-(Ish_3_)))) * (1-((1-((1-((1-((1-((1-((1-(((Lbenchr_10__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_9__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_8__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_7__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (1-(Ish_2_)))) * (1-((1-((1-((1-((1-(((Lbenchr_6__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_5__out) * (Lbenchn13)) * (Ish_0_))))) * (1-(Ish_1_)))) * (1-((1-((1-(((Lbenchr_4__out) * (Lbenchn13)) * (1-(Ish_0_)))) * (1-(((Lbenchr_3__out) * (Lbenchn13)) * (Ish_0_))))) * (Ish_1_))))) * (Ish_2_))))) * (Ish_3_))))) * (Icontrollable_do_shift)))))</label>
<label kind="guard">x_18 &gt;= 0</label>
</transition>
<transition>
<source ref="loc16"/><target ref="loc0"/>
<label kind="assignment">T:=0</label>
<label kind="guard">T &lt;= 150</label>
</transition>
<transition>
<source ref="loc16"/><target ref="loc1"/>
<label kind="guard">T &gt;150</label>
</transition>
</template>
<instantiation></instantiation>
<system>system Circuit;</system>
</nta>
