// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weibkb_H__
#define __myip_v1_0_HLS_weibkb_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weibkb_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 180;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weibkb_ram) {
        ram[0] = "0b10111011111100101110011110000100";
        ram[1] = "0b00111100101001000001111001111000";
        ram[2] = "0b00111100111111001000111111111000";
        ram[3] = "0b10111110000010001111010010110011";
        ram[4] = "0b10111101100001000100001111110001";
        ram[5] = "0b00111100110101011001100010011101";
        ram[6] = "0b00111101001011111110001101011000";
        ram[7] = "0b10111101000100101001111011111000";
        ram[8] = "0b10111110000010001000101011101110";
        ram[9] = "0b00111111010110101111011101010000";
        ram[10] = "0b10111010101011011110011001001111";
        ram[11] = "0b10111100001100111000001010101111";
        ram[12] = "0b00111110000010000100000010101111";
        ram[13] = "0b00111101000100111100010001101100";
        ram[14] = "0b00111101101101100110001000010010";
        ram[15] = "0b00111101000000101100111110110101";
        ram[16] = "0b10111100110000111111100110111000";
        ram[17] = "0b00111100101011000011001001010101";
        ram[18] = "0b00111110010010010101100001100101";
        ram[19] = "0b00111101001010110111001110010111";
        ram[20] = "0b10111101111110110100000000000111";
        ram[21] = "0b10111100010111000000011110111100";
        ram[22] = "0b00111110010101110111001000001101";
        ram[23] = "0b00111111100100110101010010000011";
        ram[24] = "0b10111111101110001110010110111111";
        ram[25] = "0b00111110100101111001100101011101";
        ram[26] = "0b00111111110101101110100001000001";
        ram[27] = "0b10111110011100111110010000101101";
        ram[28] = "0b00111111011111101100101110111011";
        ram[29] = "0b10111111110011010111011111100010";
        ram[30] = "0b00111111010010011001111110111111";
        ram[31] = "0b01000000001110000110111101001000";
        ram[32] = "0b10111101100010110011110111110001";
        ram[33] = "0b10111111101001000111100100110111";
        ram[34] = "0b10111111100010001000101000101110";
        ram[35] = "0b00111110100101011101111011111110";
        ram[36] = "0b10111111010010000010101000001001";
        ram[37] = "0b10111110010010110100001000111000";
        ram[38] = "0b00111111001011011111100100110100";
        ram[39] = "0b10111111101110001110111001000100";
        ram[40] = "0b10111101010011010000101111000111";
        ram[41] = "0b10111101011001000011101110101010";
        ram[42] = "0b00111010001001011010111011000001";
        ram[43] = "0b10111101011010010100111001100111";
        ram[44] = "0b00111100110111010101111111111111";
        ram[45] = "0b00111101101111110000001111010110";
        ram[46] = "0b10111101101000101100100110011110";
        ram[47] = "0b10111101001110101101011111110100";
        ram[48] = "0b10111100000110010001001011110000";
        ram[49] = "0b00111111100110000101101100110111";
        ram[50] = "0b10111101010011101010001000110100";
        ram[51] = "0b00111101011100100110001010111101";
        ram[52] = "0b00111101011111100111101001111101";
        ram[53] = "0b10111100101011100011011001001011";
        ram[54] = "0b10111111011011000010001000111000";
        ram[55] = "0b10111011101011111100000010000111";
        ram[56] = "0b00111101001000011111101011001100";
        ram[57] = "0b10111101110111010000000100001111";
        ram[58] = "0b00111101110110100111111101001010";
        ram[59] = "0b10111101101000100010101000000100";
        ram[60] = "0b00111101011110000100000001101100";
        ram[61] = "0b00111110011001101000000010101000";
        ram[62] = "0b10111111100000010111100000011101";
        ram[63] = "0b10111110010101010110111111011111";
        ram[64] = "0b10111111000001010010011001101110";
        ram[65] = "0b10111100110101000001010100000110";
        ram[66] = "0b10111110010111100011101111110111";
        ram[67] = "0b10111110101111010100100111110000";
        ram[68] = "0b00111101011001111100010011000011";
        ram[69] = "0b10111101111010111010001010111000";
        ram[70] = "0b00111100110101011001111011010110";
        ram[71] = "0b00111110111001010100001010110011";
        ram[72] = "0b10111111101000001111001010111001";
        ram[73] = "0b10111110100001000001000010010101";
        ram[74] = "0b00111110110100100010100111110111";
        ram[75] = "0b00111110000010101111001001010111";
        ram[76] = "0b00111110000000011011011011111001";
        ram[77] = "0b00111111110011000011010001101001";
        ram[78] = "0b00111110101001110101110010000010";
        ram[79] = "0b00111111110101101001111000000011";
        ram[80] = "0b00111110101101111011100001111001";
        ram[81] = "0b01000000001001110010110010101001";
        ram[82] = "0b00111101101000100110001001100111";
        ram[83] = "0b11000000001011111100011010000011";
        ram[84] = "0b00111111000000001000110101101010";
        ram[85] = "0b00111011111010111110100001000010";
        ram[86] = "0b10111101110110110101100000110011";
        ram[87] = "0b00111110110010000010101110011101";
        ram[88] = "0b00111110010100100000111001110000";
        ram[89] = "0b00111110101010101001001110100101";
        ram[90] = "0b10111101010011100101101100110110";
        ram[91] = "0b00111110011010010100100111110101";
        ram[92] = "0b10111111010101010011000011011000";
        ram[93] = "0b10111110100100101110101100101111";
        ram[94] = "0b00111101010110111010000001010011";
        ram[95] = "0b10111110011110101100111000101111";
        ram[96] = "0b10111111000110111100010011111000";
        ram[97] = "0b10111110101101011000111111101011";
        ram[98] = "0b10111110000000100000100111100011";
        ram[99] = "0b00111111101111110010000010010000";
        ram[100] = "0b00111111100111000000011110111101";
        ram[101] = "0b10111111001111001001010100100001";
        ram[102] = "0b10111110111101101101110001001010";
        ram[103] = "0b00111111011010111100101000001001";
        ram[104] = "0b00111110110001100100000011001010";
        ram[105] = "0b00111101110110010110001010001101";
        ram[106] = "0b10111101111110011010011001000000";
        ram[107] = "0b10111110010010100101100011010111";
        ram[108] = "0b10111011100100111000110110011011";
        ram[109] = "0b00111101101100100100010100010010";
        ram[110] = "0b10111110100010011000001110000110";
        ram[111] = "0b00111111000111011100110111010111";
        ram[112] = "0b10111111001011100001110111101100";
        ram[113] = "0b10111111000010001010111011001100";
        ram[114] = "0b10111111010011010100000101010110";
        ram[115] = "0b10111110101010110111000111001011";
        ram[116] = "0b10111111011000110001011001111110";
        ram[117] = "0b10111110100000011100110100100000";
        ram[118] = "0b10111111100100000000101100000101";
        ram[119] = "0b00111111100001001101100011110110";
        ram[120] = "0b10111111000100100101110111101001";
        ram[121] = "0b01000000000011100111000101000101";
        ram[122] = "0b00111111100111100010101111010000";
        ram[123] = "0b00111111000101001110001010111111";
        ram[124] = "0b11000000100010111111111001101110";
        ram[125] = "0b00111101010001011110011001111111";
        ram[126] = "0b10111111000001001101011101001010";
        ram[127] = "0b00111110001010011001100011110010";
        ram[128] = "0b00111101010111100111101010110001";
        ram[129] = "0b00111101111101100010110010100001";
        ram[130] = "0b00111111101000010110100110101001";
        ram[131] = "0b10111111110011011010100100001011";
        ram[132] = "0b10111111101000001100101101100100";
        ram[133] = "0b10111111001010101111001111101101";
        ram[134] = "0b10111101110001001010010110001101";
        ram[135] = "0b00111111000111010101100011111101";
        ram[136] = "0b10111110101110110111010111111101";
        ram[137] = "0b00111110110011110011101100001001";
        ram[138] = "0b10111111010011011010011000100001";
        ram[139] = "0b11000000001011001111100011001100";
        ram[140] = "0b10111111011111011011111010001010";
        ram[141] = "0b10111111110000011001101001101010";
        ram[142] = "0b10111111100000000110100100101111";
        ram[143] = "0b11000000000101011010011100101101";
        ram[144] = "0b10111111111100001100100010001110";
        ram[145] = "0b10111101111100101100010011110111";
        ram[146] = "0b00111101010011000101000111010010";
        ram[147] = "0b10111111100101110010000011010110";
        ram[148] = "0b00111110100001100000011101000010";
        ram[149] = "0b00111110101011000100000100010110";
        ram[150] = "0b01000000000111000010000111011110";
        ram[151] = "0b11000000000011011100000110000101";
        ram[152] = "0b11000000000100100010110000001011";
        ram[153] = "0b10111110011000110010011000010011";
        ram[154] = "0b00111110101110000100101000010011";
        ram[155] = "0b10111110110011101101011110101000";
        ram[156] = "0b00111110111010010110100001001111";
        ram[157] = "0b01000000001100010000111110001010";
        ram[158] = "0b11000000110001100111111111100000";
        ram[159] = "0b11000000001110001110100000010011";
        ram[160] = "0b10111110110101110001101001110101";
        ram[161] = "0b10111111000111111100011111111010";
        ram[162] = "0b10111111010100110011011011000110";
        ram[163] = "0b11000000000100110110001010111110";
        ram[164] = "0b00111111011101010101101010101110";
        ram[165] = "0b10111101100011000100011111101100";
        ram[166] = "0b10111110110001110100100010110001";
        ram[167] = "0b10111110000011110010110010010000";
        ram[168] = "0b00111010000111110110001110111010";
        ram[169] = "0b10111111001100000000101111011101";
        ram[170] = "0b10111110110111100001011001111000";
        ram[171] = "0b10111111000100110011111111110101";
        ram[172] = "0b10111111101011100110111111011000";
        ram[173] = "0b00111110111000101011011011101001";
        ram[174] = "0b00111101100000000101011001101001";
        ram[175] = "0b00111110100110111100110100011111";
        ram[176] = "0b10111111011010001100000010111110";
        ram[177] = "0b10111111101001111110100111111001";
        ram[178] = "0b10111111111000110000001010111100";
        ram[179] = "0b00111110111111101001001110110110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weibkb) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 180;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weibkb_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weibkb) {
meminst = new myip_v1_0_HLS_weibkb_ram("myip_v1_0_HLS_weibkb_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weibkb() {
    delete meminst;
}


};//endmodule
#endif
