Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_noc && cd ../sw/tests/test_mesh_gemv_noc && mkdir -p build
cp ./build/bin/test_mesh_gemv_noc ../sw/tests/test_mesh_gemv_noc/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_noc/build/verif ../sw/tests/test_mesh_gemv_noc/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_noc/build/verif.s19 > ../sw/tests/test_mesh_gemv_noc/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_noc/build/verif.txt ../sw/tests/test_mesh_gemv_noc/build/stim_instr.txt ../sw/tests/test_mesh_gemv_noc/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_noc													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_noc/build/verif > ../sw/tests/test_mesh_gemv_noc/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_noc/build/verif > ../sw/tests/test_mesh_gemv_noc/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_noc/build/verif.objdump > ../sw/tests/test_mesh_gemv_noc/build/verif.itb
cd /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA 												&& \
make run test=test_mesh_gemv_noc gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_noc &&							\
cd test_mesh_gemv_noc &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_noc/build/crt0.o
cd sw/tests/test_mesh_gemv_noc;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log   +log_file_64=./core_64_traces.log   +log_file_65=./core_65_traces.log   +log_file_66=./core_66_traces.log   +log_file_67=./core_67_traces.log   +log_file_68=./core_68_traces.log   +log_file_69=./core_69_traces.log   +log_file_70=./core_70_traces.log   +log_file_71=./core_71_traces.log   +log_file_72=./core_72_traces.log   +log_file_73=./core_73_traces.log   +log_file_74=./core_74_traces.log   +log_file_75=./core_75_traces.log   +log_file_76=./core_76_traces.log   +log_file_77=./core_77_traces.log   +log_file_78=./core_78_traces.log   +log_file_79=./core_79_traces.log   +log_file_80=./core_80_traces.log   +log_file_81=./core_81_traces.log   +log_file_82=./core_82_traces.log   +log_file_83=./core_83_traces.log   +log_file_84=./core_84_traces.log   +log_file_85=./core_85_traces.log   +log_file_86=./core_86_traces.log   +log_file_87=./core_87_traces.log   +log_file_88=./core_88_traces.log   +log_file_89=./core_89_traces.log   +log_file_90=./core_90_traces.log   +log_file_91=./core_91_traces.log   +log_file_92=./core_92_traces.log   +log_file_93=./core_93_traces.log   +log_file_94=./core_94_traces.log   +log_file_95=./core_95_traces.log   +log_file_96=./core_96_traces.log   +log_file_97=./core_97_traces.log   +log_file_98=./core_98_traces.log   +log_file_99=./core_99_traces.log   +log_file_100=./core_100_traces.log   +log_file_101=./core_101_traces.log   +log_file_102=./core_102_traces.log   +log_file_103=./core_103_traces.log   +log_file_104=./core_104_traces.log   +log_file_105=./core_105_traces.log   +log_file_106=./core_106_traces.log   +log_file_107=./core_107_traces.log   +log_file_108=./core_108_traces.log   +log_file_109=./core_109_traces.log   +log_file_110=./core_110_traces.log   +log_file_111=./core_111_traces.log   +log_file_112=./core_112_traces.log   +log_file_113=./core_113_traces.log   +log_file_114=./core_114_traces.log   +log_file_115=./core_115_traces.log   +log_file_116=./core_116_traces.log   +log_file_117=./core_117_traces.log   +log_file_118=./core_118_traces.log   +log_file_119=./core_119_traces.log   +log_file_120=./core_120_traces.log   +log_file_121=./core_121_traces.log   +log_file_122=./core_122_traces.log   +log_file_123=./core_123_traces.log   +log_file_124=./core_124_traces.log   +log_file_125=./core_125_traces.log   +log_file_126=./core_126_traces.log   +log_file_127=./core_127_traces.log   +log_file_128=./core_128_traces.log   +log_file_129=./core_129_traces.log   +log_file_130=./core_130_traces.log   +log_file_131=./core_131_traces.log   +log_file_132=./core_132_traces.log   +log_file_133=./core_133_traces.log   +log_file_134=./core_134_traces.log   +log_file_135=./core_135_traces.log   +log_file_136=./core_136_traces.log   +log_file_137=./core_137_traces.log   +log_file_138=./core_138_traces.log   +log_file_139=./core_139_traces.log   +log_file_140=./core_140_traces.log   +log_file_141=./core_141_traces.log   +log_file_142=./core_142_traces.log   +log_file_143=./core_143_traces.log   +log_file_144=./core_144_traces.log   +log_file_145=./core_145_traces.log   +log_file_146=./core_146_traces.log   +log_file_147=./core_147_traces.log   +log_file_148=./core_148_traces.log   +log_file_149=./core_149_traces.log   +log_file_150=./core_150_traces.log   +log_file_151=./core_151_traces.log   +log_file_152=./core_152_traces.log   +log_file_153=./core_153_traces.log   +log_file_154=./core_154_traces.log   +log_file_155=./core_155_traces.log   +log_file_156=./core_156_traces.log   +log_file_157=./core_157_traces.log   +log_file_158=./core_158_traces.log   +log_file_159=./core_159_traces.log   +log_file_160=./core_160_traces.log   +log_file_161=./core_161_traces.log   +log_file_162=./core_162_traces.log   +log_file_163=./core_163_traces.log   +log_file_164=./core_164_traces.log   +log_file_165=./core_165_traces.log   +log_file_166=./core_166_traces.log   +log_file_167=./core_167_traces.log   +log_file_168=./core_168_traces.log   +log_file_169=./core_169_traces.log   +log_file_170=./core_170_traces.log   +log_file_171=./core_171_traces.log   +log_file_172=./core_172_traces.log   +log_file_173=./core_173_traces.log   +log_file_174=./core_174_traces.log   +log_file_175=./core_175_traces.log   +log_file_176=./core_176_traces.log   +log_file_177=./core_177_traces.log   +log_file_178=./core_178_traces.log   +log_file_179=./core_179_traces.log   +log_file_180=./core_180_traces.log   +log_file_181=./core_181_traces.log   +log_file_182=./core_182_traces.log   +log_file_183=./core_183_traces.log   +log_file_184=./core_184_traces.log   +log_file_185=./core_185_traces.log   +log_file_186=./core_186_traces.log   +log_file_187=./core_187_traces.log   +log_file_188=./core_188_traces.log   +log_file_189=./core_189_traces.log   +log_file_190=./core_190_traces.log   +log_file_191=./core_191_traces.log   +log_file_192=./core_192_traces.log   +log_file_193=./core_193_traces.log   +log_file_194=./core_194_traces.log   +log_file_195=./core_195_traces.log   +log_file_196=./core_196_traces.log   +log_file_197=./core_197_traces.log   +log_file_198=./core_198_traces.log   +log_file_199=./core_199_traces.log   +log_file_200=./core_200_traces.log   +log_file_201=./core_201_traces.log   +log_file_202=./core_202_traces.log   +log_file_203=./core_203_traces.log   +log_file_204=./core_204_traces.log   +log_file_205=./core_205_traces.log   +log_file_206=./core_206_traces.log   +log_file_207=./core_207_traces.log   +log_file_208=./core_208_traces.log   +log_file_209=./core_209_traces.log   +log_file_210=./core_210_traces.log   +log_file_211=./core_211_traces.log   +log_file_212=./core_212_traces.log   +log_file_213=./core_213_traces.log   +log_file_214=./core_214_traces.log   +log_file_215=./core_215_traces.log   +log_file_216=./core_216_traces.log   +log_file_217=./core_217_traces.log   +log_file_218=./core_218_traces.log   +log_file_219=./core_219_traces.log   +log_file_220=./core_220_traces.log   +log_file_221=./core_221_traces.log   +log_file_222=./core_222_traces.log   +log_file_223=./core_223_traces.log   +log_file_224=./core_224_traces.log   +log_file_225=./core_225_traces.log   +log_file_226=./core_226_traces.log   +log_file_227=./core_227_traces.log   +log_file_228=./core_228_traces.log   +log_file_229=./core_229_traces.log   +log_file_230=./core_230_traces.log   +log_file_231=./core_231_traces.log   +log_file_232=./core_232_traces.log   +log_file_233=./core_233_traces.log   +log_file_234=./core_234_traces.log   +log_file_235=./core_235_traces.log   +log_file_236=./core_236_traces.log   +log_file_237=./core_237_traces.log   +log_file_238=./core_238_traces.log   +log_file_239=./core_239_traces.log   +log_file_240=./core_240_traces.log   +log_file_241=./core_241_traces.log   +log_file_242=./core_242_traces.log   +log_file_243=./core_243_traces.log   +log_file_244=./core_244_traces.log   +log_file_245=./core_245_traces.log   +log_file_246=./core_246_traces.log   +log_file_247=./core_247_traces.log   +log_file_248=./core_248_traces.log   +log_file_249=./core_249_traces.log   +log_file_250=./core_250_traces.log   +log_file_251=./core_251_traces.log   +log_file_252=./core_252_traces.log   +log_file_253=./core_253_traces.log   +log_file_254=./core_254_traces.log   +log_file_255=./core_255_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+log_file_64=./core_64_traces.log" "+log_file_65=./core_65_traces.log" "+log_file_66=./core_66_traces.log" "+log_file_67=./core_67_traces.log" "+log_file_68=./core_68_traces.log" "+log_file_69=./core_69_traces.log" "+log_file_70=./core_70_traces.log" "+log_file_71=./core_71_traces.log" "+log_file_72=./core_72_traces.log" "+log_file_73=./core_73_traces.log" "+log_file_74=./core_74_traces.log" "+log_file_75=./core_75_traces.log" "+log_file_76=./core_76_traces.log" "+log_file_77=./core_77_traces.log" "+log_file_78=./core_78_traces.log" "+log_file_79=./core_79_traces.log" "+log_file_80=./core_80_traces.log" "+log_file_81=./core_81_traces.log" "+log_file_82=./core_82_traces.log" "+log_file_83=./core_83_traces.log" "+log_file_84=./core_84_traces.log" "+log_file_85=./core_85_traces.log" "+log_file_86=./core_86_traces.log" "+log_file_87=./core_87_traces.log" "+log_file_88=./core_88_traces.log" "+log_file_89=./core_89_traces.log" "+log_file_90=./core_90_traces.log" "+log_file_91=./core_91_traces.log" "+log_file_92=./core_92_traces.log" "+log_file_93=./core_93_traces.log" "+log_file_94=./core_94_traces.log" "+log_file_95=./core_95_traces.log" "+log_file_96=./core_96_traces.log" "+log_file_97=./core_97_traces.log" "+log_file_98=./core_98_traces.log" "+log_file_99=./core_99_traces.log" "+log_file_100=./core_100_traces.log" "+log_file_101=./core_101_traces.log" "+log_file_102=./core_102_traces.log" "+log_file_103=./core_103_traces.log" "+log_file_104=./core_104_traces.log" "+log_file_105=./core_105_traces.log" "+log_file_106=./core_106_traces.log" "+log_file_107=./core_107_traces.log" "+log_file_108=./core_108_traces.log" "+log_file_109=./core_109_traces.log" "+log_file_110=./core_110_traces.log" "+log_file_111=./core_111_traces.log" "+log_file_112=./core_112_traces.log" "+log_file_113=./core_113_traces.log" "+log_file_114=./core_114_traces.log" "+log_file_115=./core_115_traces.log" "+log_file_116=./core_116_traces.log" "+log_file_117=./core_117_traces.log" "+log_file_118=./core_118_traces.log" "+log_file_119=./core_119_traces.log" "+log_file_120=./core_120_traces.log" "+log_file_121=./core_121_traces.log" "+log_file_122=./core_122_traces.log" "+log_file_123=./core_123_traces.log" "+log_file_124=./core_124_traces.log" "+log_file_125=./core_125_traces.log" "+log_file_126=./core_126_traces.log" "+log_file_127=./core_127_traces.log" "+log_file_128=./core_128_traces.log" "+log_file_129=./core_129_traces.log" "+log_file_130=./core_130_traces.log" "+log_file_131=./core_131_traces.log" "+log_file_132=./core_132_traces.log" "+log_file_133=./core_133_traces.log" "+log_file_134=./core_134_traces.log" "+log_file_135=./core_135_traces.log" "+log_file_136=./core_136_traces.log" "+log_file_137=./core_137_traces.log" "+log_file_138=./core_138_traces.log" "+log_file_139=./core_139_traces.log" "+log_file_140=./core_140_traces.log" "+log_file_141=./core_141_traces.log" "+log_file_142=./core_142_traces.log" "+log_file_143=./core_143_traces.log" "+log_file_144=./core_144_traces.log" "+log_file_145=./core_145_traces.log" "+log_file_146=./core_146_traces.log" "+log_file_147=./core_147_traces.log" "+log_file_148=./core_148_traces.log" "+log_file_149=./core_149_traces.log" "+log_file_150=./core_150_traces.log" "+log_file_151=./core_151_traces.log" "+log_file_152=./core_152_traces.log" "+log_file_153=./core_153_traces.log" "+log_file_154=./core_154_traces.log" "+log_file_155=./core_155_traces.log" "+log_file_156=./core_156_traces.log" "+log_file_157=./core_157_traces.log" "+log_file_158=./core_158_traces.log" "+log_file_159=./core_159_traces.log" "+log_file_160=./core_160_traces.log" "+log_file_161=./core_161_traces.log" "+log_file_162=./core_162_traces.log" "+log_file_163=./core_163_traces.log" "+log_file_164=./core_164_traces.log" "+log_file_165=./core_165_traces.log" "+log_file_166=./core_166_traces.log" "+log_file_167=./core_167_traces.log" "+log_file_168=./core_168_traces.log" "+log_file_169=./core_169_traces.log" "+log_file_170=./core_170_traces.log" "+log_file_171=./core_171_traces.log" "+log_file_172=./core_172_traces.log" "+log_file_173=./core_173_traces.log" "+log_file_174=./core_174_traces.log" "+log_file_175=./core_175_traces.log" "+log_file_176=./core_176_traces.log" "+log_file_177=./core_177_traces.log" "+log_file_178=./core_178_traces.log" "+log_file_179=./core_179_traces.log" "+log_file_180=./core_180_traces.log" "+log_file_181=./core_181_traces.log" "+log_file_182=./core_182_traces.log" "+log_file_183=./core_183_traces.log" "+log_file_184=./core_184_traces.log" "+log_file_185=./core_185_traces.log" "+log_file_186=./core_186_traces.log" "+log_file_187=./core_187_traces.log" "+log_file_188=./core_188_traces.log" "+log_file_189=./core_189_traces.log" "+log_file_190=./core_190_traces.log" "+log_file_191=./core_191_traces.log" "+log_file_192=./core_192_traces.log" "+log_file_193=./core_193_traces.log" "+log_file_194=./core_194_traces.log" "+log_file_195=./core_195_traces.log" "+log_file_196=./core_196_traces.log" "+log_file_197=./core_197_traces.log" "+log_file_198=./core_198_traces.log" "+log_file_199=./core_199_traces.log" "+log_file_200=./core_200_traces.log" "+log_file_201=./core_201_traces.log" "+log_file_202=./core_202_traces.log" "+log_file_203=./core_203_traces.log" "+log_file_204=./core_204_traces.log" "+log_file_205=./core_205_traces.log" "+log_file_206=./core_206_traces.log" "+log_file_207=./core_207_traces.log" "+log_file_208=./core_208_traces.log" "+log_file_209=./core_209_traces.log" "+log_file_210=./core_210_traces.log" "+log_file_211=./core_211_traces.log" "+log_file_212=./core_212_traces.log" "+log_file_213=./core_213_traces.log" "+log_file_214=./core_214_traces.log" "+log_file_215=./core_215_traces.log" "+log_file_216=./core_216_traces.log" "+log_file_217=./core_217_traces.log" "+log_file_218=./core_218_traces.log" "+log_file_219=./core_219_traces.log" "+log_file_220=./core_220_traces.log" "+log_file_221=./core_221_traces.log" "+log_file_222=./core_222_traces.log" "+log_file_223=./core_223_traces.log" "+log_file_224=./core_224_traces.log" "+log_file_225=./core_225_traces.log" "+log_file_226=./core_226_traces.log" "+log_file_227=./core_227_traces.log" "+log_file_228=./core_228_traces.log" "+log_file_229=./core_229_traces.log" "+log_file_230=./core_230_traces.log" "+log_file_231=./core_231_traces.log" "+log_file_232=./core_232_traces.log" "+log_file_233=./core_233_traces.log" "+log_file_234=./core_234_traces.log" "+log_file_235=./core_235_traces.log" "+log_file_236=./core_236_traces.log" "+log_file_237=./core_237_traces.log" "+log_file_238=./core_238_traces.log" "+log_file_239=./core_239_traces.log" "+log_file_240=./core_240_traces.log" "+log_file_241=./core_241_traces.log" "+log_file_242=./core_242_traces.log" "+log_file_243=./core_243_traces.log" "+log_file_244=./core_244_traces.log" "+log_file_245=./core_245_traces.log" "+log_file_246=./core_246_traces.log" "+log_file_247=./core_247_traces.log" "+log_file_248=./core_248_traces.log" "+log_file_249=./core_249_traces.log" "+log_file_250=./core_250_traces.log" "+log_file_251=./core_251_traces.log" "+log_file_252=./core_252_traces.log" "+log_file_253=./core_253_traces.log" "+log_file_254=./core_254_traces.log" "+log_file_255=./core_255_traces.log" "+itb_file=build/verif.itb" 
# Start time: 18:08:25 on Nov 26,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.local_interconnect(fast__1)
# Loading work.hci_router(fast__3)
# Loading work.hci_router(fast__4)
# Loading work.hci_router(fast__5)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_16x16_pkg(fast)
# Loading work.fractal_sync_16x16(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_1d_rf(fast__3)
# Loading work.fractal_sync_1d_local_rf(fast__3)
# Loading work.fractal_sync_mp_rf(fast__3)
# Loading work.fractal_sync_1d_remote_rf(fast__7)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_64
# RISC-V Trace: Writing log to: ./core_64_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_65
# RISC-V Trace: Writing log to: ./core_65_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_66
# RISC-V Trace: Writing log to: ./core_66_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_67
# RISC-V Trace: Writing log to: ./core_67_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_68
# RISC-V Trace: Writing log to: ./core_68_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_69
# RISC-V Trace: Writing log to: ./core_69_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_70
# RISC-V Trace: Writing log to: ./core_70_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_71
# RISC-V Trace: Writing log to: ./core_71_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_72
# RISC-V Trace: Writing log to: ./core_72_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_73
# RISC-V Trace: Writing log to: ./core_73_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_74
# RISC-V Trace: Writing log to: ./core_74_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_75
# RISC-V Trace: Writing log to: ./core_75_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_76
# RISC-V Trace: Writing log to: ./core_76_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_77
# RISC-V Trace: Writing log to: ./core_77_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_78
# RISC-V Trace: Writing log to: ./core_78_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_79
# RISC-V Trace: Writing log to: ./core_79_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_80
# RISC-V Trace: Writing log to: ./core_80_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_81
# RISC-V Trace: Writing log to: ./core_81_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_82
# RISC-V Trace: Writing log to: ./core_82_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_83
# RISC-V Trace: Writing log to: ./core_83_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_84
# RISC-V Trace: Writing log to: ./core_84_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_85
# RISC-V Trace: Writing log to: ./core_85_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_86
# RISC-V Trace: Writing log to: ./core_86_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_87
# RISC-V Trace: Writing log to: ./core_87_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_88
# RISC-V Trace: Writing log to: ./core_88_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_89
# RISC-V Trace: Writing log to: ./core_89_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_90
# RISC-V Trace: Writing log to: ./core_90_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_91
# RISC-V Trace: Writing log to: ./core_91_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_92
# RISC-V Trace: Writing log to: ./core_92_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_93
# RISC-V Trace: Writing log to: ./core_93_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_94
# RISC-V Trace: Writing log to: ./core_94_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_95
# RISC-V Trace: Writing log to: ./core_95_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_96
# RISC-V Trace: Writing log to: ./core_96_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_97
# RISC-V Trace: Writing log to: ./core_97_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_98
# RISC-V Trace: Writing log to: ./core_98_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_99
# RISC-V Trace: Writing log to: ./core_99_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_100
# RISC-V Trace: Writing log to: ./core_100_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_101
# RISC-V Trace: Writing log to: ./core_101_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_102
# RISC-V Trace: Writing log to: ./core_102_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_103
# RISC-V Trace: Writing log to: ./core_103_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_104
# RISC-V Trace: Writing log to: ./core_104_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_105
# RISC-V Trace: Writing log to: ./core_105_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_106
# RISC-V Trace: Writing log to: ./core_106_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_107
# RISC-V Trace: Writing log to: ./core_107_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_108
# RISC-V Trace: Writing log to: ./core_108_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_109
# RISC-V Trace: Writing log to: ./core_109_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_110
# RISC-V Trace: Writing log to: ./core_110_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_111
# RISC-V Trace: Writing log to: ./core_111_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_112
# RISC-V Trace: Writing log to: ./core_112_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_113
# RISC-V Trace: Writing log to: ./core_113_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_114
# RISC-V Trace: Writing log to: ./core_114_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_115
# RISC-V Trace: Writing log to: ./core_115_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_116
# RISC-V Trace: Writing log to: ./core_116_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_117
# RISC-V Trace: Writing log to: ./core_117_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_118
# RISC-V Trace: Writing log to: ./core_118_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_119
# RISC-V Trace: Writing log to: ./core_119_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_120
# RISC-V Trace: Writing log to: ./core_120_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_121
# RISC-V Trace: Writing log to: ./core_121_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_122
# RISC-V Trace: Writing log to: ./core_122_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_123
# RISC-V Trace: Writing log to: ./core_123_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_124
# RISC-V Trace: Writing log to: ./core_124_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_125
# RISC-V Trace: Writing log to: ./core_125_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_126
# RISC-V Trace: Writing log to: ./core_126_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_127
# RISC-V Trace: Writing log to: ./core_127_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_128
# RISC-V Trace: Writing log to: ./core_128_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_129
# RISC-V Trace: Writing log to: ./core_129_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_130
# RISC-V Trace: Writing log to: ./core_130_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_131
# RISC-V Trace: Writing log to: ./core_131_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_132
# RISC-V Trace: Writing log to: ./core_132_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_133
# RISC-V Trace: Writing log to: ./core_133_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_134
# RISC-V Trace: Writing log to: ./core_134_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_135
# RISC-V Trace: Writing log to: ./core_135_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_136
# RISC-V Trace: Writing log to: ./core_136_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_137
# RISC-V Trace: Writing log to: ./core_137_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_138
# RISC-V Trace: Writing log to: ./core_138_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_139
# RISC-V Trace: Writing log to: ./core_139_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_140
# RISC-V Trace: Writing log to: ./core_140_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_141
# RISC-V Trace: Writing log to: ./core_141_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_142
# RISC-V Trace: Writing log to: ./core_142_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_143
# RISC-V Trace: Writing log to: ./core_143_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_144
# RISC-V Trace: Writing log to: ./core_144_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_145
# RISC-V Trace: Writing log to: ./core_145_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_146
# RISC-V Trace: Writing log to: ./core_146_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_147
# RISC-V Trace: Writing log to: ./core_147_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_148
# RISC-V Trace: Writing log to: ./core_148_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_149
# RISC-V Trace: Writing log to: ./core_149_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_150
# RISC-V Trace: Writing log to: ./core_150_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_151
# RISC-V Trace: Writing log to: ./core_151_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_152
# RISC-V Trace: Writing log to: ./core_152_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_153
# RISC-V Trace: Writing log to: ./core_153_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_154
# RISC-V Trace: Writing log to: ./core_154_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_155
# RISC-V Trace: Writing log to: ./core_155_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_156
# RISC-V Trace: Writing log to: ./core_156_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_157
# RISC-V Trace: Writing log to: ./core_157_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_158
# RISC-V Trace: Writing log to: ./core_158_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_159
# RISC-V Trace: Writing log to: ./core_159_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_160
# RISC-V Trace: Writing log to: ./core_160_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_161
# RISC-V Trace: Writing log to: ./core_161_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_162
# RISC-V Trace: Writing log to: ./core_162_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_163
# RISC-V Trace: Writing log to: ./core_163_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_164
# RISC-V Trace: Writing log to: ./core_164_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_165
# RISC-V Trace: Writing log to: ./core_165_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_166
# RISC-V Trace: Writing log to: ./core_166_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_167
# RISC-V Trace: Writing log to: ./core_167_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_168
# RISC-V Trace: Writing log to: ./core_168_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_169
# RISC-V Trace: Writing log to: ./core_169_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_170
# RISC-V Trace: Writing log to: ./core_170_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_171
# RISC-V Trace: Writing log to: ./core_171_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_172
# RISC-V Trace: Writing log to: ./core_172_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_173
# RISC-V Trace: Writing log to: ./core_173_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_174
# RISC-V Trace: Writing log to: ./core_174_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_175
# RISC-V Trace: Writing log to: ./core_175_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_176
# RISC-V Trace: Writing log to: ./core_176_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_177
# RISC-V Trace: Writing log to: ./core_177_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_178
# RISC-V Trace: Writing log to: ./core_178_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_179
# RISC-V Trace: Writing log to: ./core_179_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_180
# RISC-V Trace: Writing log to: ./core_180_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_181
# RISC-V Trace: Writing log to: ./core_181_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_182
# RISC-V Trace: Writing log to: ./core_182_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_183
# RISC-V Trace: Writing log to: ./core_183_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_184
# RISC-V Trace: Writing log to: ./core_184_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_185
# RISC-V Trace: Writing log to: ./core_185_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_186
# RISC-V Trace: Writing log to: ./core_186_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_187
# RISC-V Trace: Writing log to: ./core_187_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_188
# RISC-V Trace: Writing log to: ./core_188_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_189
# RISC-V Trace: Writing log to: ./core_189_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_190
# RISC-V Trace: Writing log to: ./core_190_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_191
# RISC-V Trace: Writing log to: ./core_191_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_192
# RISC-V Trace: Writing log to: ./core_192_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_193
# RISC-V Trace: Writing log to: ./core_193_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_194
# RISC-V Trace: Writing log to: ./core_194_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_195
# RISC-V Trace: Writing log to: ./core_195_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_196
# RISC-V Trace: Writing log to: ./core_196_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_197
# RISC-V Trace: Writing log to: ./core_197_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_198
# RISC-V Trace: Writing log to: ./core_198_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_199
# RISC-V Trace: Writing log to: ./core_199_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_200
# RISC-V Trace: Writing log to: ./core_200_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_201
# RISC-V Trace: Writing log to: ./core_201_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_202
# RISC-V Trace: Writing log to: ./core_202_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_203
# RISC-V Trace: Writing log to: ./core_203_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_204
# RISC-V Trace: Writing log to: ./core_204_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_205
# RISC-V Trace: Writing log to: ./core_205_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_206
# RISC-V Trace: Writing log to: ./core_206_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_207
# RISC-V Trace: Writing log to: ./core_207_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_208
# RISC-V Trace: Writing log to: ./core_208_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_209
# RISC-V Trace: Writing log to: ./core_209_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_210
# RISC-V Trace: Writing log to: ./core_210_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_211
# RISC-V Trace: Writing log to: ./core_211_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_212
# RISC-V Trace: Writing log to: ./core_212_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_213
# RISC-V Trace: Writing log to: ./core_213_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_214
# RISC-V Trace: Writing log to: ./core_214_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_215
# RISC-V Trace: Writing log to: ./core_215_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_216
# RISC-V Trace: Writing log to: ./core_216_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_217
# RISC-V Trace: Writing log to: ./core_217_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_218
# RISC-V Trace: Writing log to: ./core_218_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_219
# RISC-V Trace: Writing log to: ./core_219_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_220
# RISC-V Trace: Writing log to: ./core_220_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_221
# RISC-V Trace: Writing log to: ./core_221_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_222
# RISC-V Trace: Writing log to: ./core_222_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_223
# RISC-V Trace: Writing log to: ./core_223_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_224
# RISC-V Trace: Writing log to: ./core_224_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_225
# RISC-V Trace: Writing log to: ./core_225_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_226
# RISC-V Trace: Writing log to: ./core_226_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_227
# RISC-V Trace: Writing log to: ./core_227_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_228
# RISC-V Trace: Writing log to: ./core_228_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_229
# RISC-V Trace: Writing log to: ./core_229_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_230
# RISC-V Trace: Writing log to: ./core_230_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_231
# RISC-V Trace: Writing log to: ./core_231_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_232
# RISC-V Trace: Writing log to: ./core_232_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_233
# RISC-V Trace: Writing log to: ./core_233_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_234
# RISC-V Trace: Writing log to: ./core_234_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_235
# RISC-V Trace: Writing log to: ./core_235_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_236
# RISC-V Trace: Writing log to: ./core_236_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_237
# RISC-V Trace: Writing log to: ./core_237_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_238
# RISC-V Trace: Writing log to: ./core_238_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_239
# RISC-V Trace: Writing log to: ./core_239_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_240
# RISC-V Trace: Writing log to: ./core_240_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_241
# RISC-V Trace: Writing log to: ./core_241_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_242
# RISC-V Trace: Writing log to: ./core_242_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_243
# RISC-V Trace: Writing log to: ./core_243_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_244
# RISC-V Trace: Writing log to: ./core_244_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_245
# RISC-V Trace: Writing log to: ./core_245_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_246
# RISC-V Trace: Writing log to: ./core_246_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_247
# RISC-V Trace: Writing log to: ./core_247_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_248
# RISC-V Trace: Writing log to: ./core_248_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_249
# RISC-V Trace: Writing log to: ./core_249_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_250
# RISC-V Trace: Writing log to: ./core_250_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_251
# RISC-V Trace: Writing log to: ./core_251_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_252
# RISC-V Trace: Writing log to: ./core_252_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_253
# RISC-V Trace: Writing log to: ./core_253_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_254
# RISC-V Trace: Writing log to: ./core_254_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_255
# RISC-V Trace: Writing log to: ./core_255_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3054 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 76810ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86690ns: start-end pair with latency 9875ns (1975 clock cycles) and accumulated latency 9875ns (1975 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86695ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 103865ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118235ns: start-end pair with latency 14365ns (2873 clock cycles) and accumulated latency 14365ns (2873 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118240ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124260ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138355ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140585ns: start-end pair with latency 16320ns (3264 clock cycles) and accumulated latency 16320ns (3264 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140590ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147640ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155910ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 17550ns (3510 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155915ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157650ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166380ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167525ns: start-end pair with latency 19880ns (3976 clock cycles) and accumulated latency 19880ns (3976 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167530ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 179345ns: start-end pair with latency 21690ns (4338 clock cycles) and accumulated latency 21690ns (4338 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 179350ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 182570ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190360ns: start-end pair with latency 23975ns (4795 clock cycles) and accumulated latency 23975ns (4795 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190365ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 191035ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 199800ns: start-end pair with latency 26290ns (5258 clock cycles) and accumulated latency 26290ns (5258 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 199805ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199980ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 208625ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 210920ns: start-end pair with latency 28345ns (5669 clock cycles) and accumulated latency 28345ns (5669 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 210925ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 216450ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221895ns: start-end pair with latency 30855ns (6171 clock cycles) and accumulated latency 30855ns (6171 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221900ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225560ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229235ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233355ns: start-end pair with latency 33370ns (6674 clock cycles) and accumulated latency 33370ns (6674 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233360ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240985ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 244345ns: start-end pair with latency 35715ns (7143 clock cycles) and accumulated latency 35715ns (7143 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 244350ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 254645ns: start-end pair with latency 38190ns (7638 clock cycles) and accumulated latency 38190ns (7638 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 254650ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266545ns: start-end pair with latency 40980ns (8196 clock cycles) and accumulated latency 40980ns (8196 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266550ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272735ns: start-end pair with latency 43495ns (8699 clock cycles) and accumulated latency 43495ns (8699 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272740ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287095ns: start-end pair with latency 46105ns (9221 clock cycles) and accumulated latency 46105ns (9221 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287100ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 201880ns (40376 clock cycles) and accumulated latency 201880ns (40376 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 170335ns (34067 clock cycles) and accumulated latency 170335ns (34067 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 147985ns (29597 clock cycles) and accumulated latency 147985ns (29597 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 132660ns (26532 clock cycles) and accumulated latency 132660ns (26532 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 121045ns (24209 clock cycles) and accumulated latency 121045ns (24209 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 109225ns (21845 clock cycles) and accumulated latency 109225ns (21845 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 98210ns (19642 clock cycles) and accumulated latency 98210ns (19642 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 88770ns (17754 clock cycles) and accumulated latency 88770ns (17754 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 77650ns (15530 clock cycles) and accumulated latency 77650ns (15530 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 66675ns (13335 clock cycles) and accumulated latency 66675ns (13335 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 55215ns (11043 clock cycles) and accumulated latency 55215ns (11043 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 44225ns (8845 clock cycles) and accumulated latency 44225ns (8845 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 33925ns (6785 clock cycles) and accumulated latency 33925ns (6785 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 22025ns (4405 clock cycles) and accumulated latency 22025ns (4405 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288580ns: start-end pair with latency 15835ns (3167 clock cycles) and accumulated latency 15835ns (3167 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel start instruction in WB stage at time 288585ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288590ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288725ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel start instruction in WB stage at time 288730ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288735ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288940ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290005ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290330ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290410ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290495ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11425ns (2285 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290565ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 11495ns (2299 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290595ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290675ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290755ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290940ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290985ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290995ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291065ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291100ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291135ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291215ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291260ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291375ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291410ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291525ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291570ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291860ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292675ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 17030ns (3406 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292780ns: start-end pair with latency 2770ns (554 clock cycles) and accumulated latency 17135ns (3427 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293350ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293385ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293540ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 19525ns (3905 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293695ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293745ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 19730ns (3946 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293930ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 23210ns (4642 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 293960ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 21095ns (4219 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294115ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 25125ns (5025 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294140ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 23420ns (4684 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294270ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294335ns: start-end pair with latency 3655ns (731 clock cycles) and accumulated latency 25345ns (5069 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294340ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294350ns: start-end pair with latency 3590ns (718 clock cycles) and accumulated latency 27565ns (5513 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294490ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294545ns: start-end pair with latency 3785ns (757 clock cycles) and accumulated latency 27760ns (5552 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294620ns: start-end pair with latency 3675ns (735 clock cycles) and accumulated latency 29965ns (5993 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294630ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294745ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294765ns: start-end pair with latency 3775ns (755 clock cycles) and accumulated latency 32120ns (6424 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294815ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294815ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 30160ns (6032 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294930ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294965ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 34680ns (6936 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295000ns: start-end pair with latency 4010ns (802 clock cycles) and accumulated latency 32355ns (6471 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295035ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295105ns: start-end pair with latency 4000ns (800 clock cycles) and accumulated latency 34855ns (6971 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295150ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 37300ns (7460 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295185ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295290ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295295ns: start-end pair with latency 4075ns (815 clock cycles) and accumulated latency 37445ns (7489 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295300ns: start-end pair with latency 4035ns (807 clock cycles) and accumulated latency 39750ns (7950 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295465ns: start-end pair with latency 4050ns (810 clock cycles) and accumulated latency 42240ns (8448 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295475ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295510ns: start-end pair with latency 4245ns (849 clock cycles) and accumulated latency 39960ns (7992 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295580ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295620ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 42430ns (8486 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295695ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295725ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 45175ns (9035 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295800ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295845ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295880ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295915ns: start-end pair with latency 4385ns (877 clock cycles) and accumulated latency 45365ns (9073 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295925ns: start-end pair with latency 4350ns (870 clock cycles) and accumulated latency 47845ns (9569 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296065ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296100ns: start-end pair with latency 4525ns (905 clock cycles) and accumulated latency 48020ns (9604 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296170ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296175ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 50415ns (10083 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296285ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296295ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 50535ns (10107 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296395ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296505ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296510ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296795ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296885ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296920ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297075ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297210ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297270ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 310675ns: start-end pair with latency 19605ns (3921 clock cycles) and accumulated latency 31100ns (6220 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 310890ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311550ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 31755ns (6351 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 311575ns: start-end pair with latency 20575ns (4115 clock cycles) and accumulated latency 32000ns (6400 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 311665ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 311795ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312565ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 32765ns (6553 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 312685ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 314680ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 314685ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 315700ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 315705ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 315975ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 316995ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 318390ns: start-end pair with latency 25000ns (5000 clock cycles) and accumulated latency 42135ns (8427 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 318645ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319395ns: start-end pair with latency 745ns (149 clock cycles) and accumulated latency 42880ns (8576 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 319530ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 319675ns: start-end pair with latency 26320ns (5264 clock cycles) and accumulated latency 43350ns (8670 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 319935ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320745ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 44155ns (8831 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 17 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 33 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 49 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 65 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 81 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 97 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 113 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 129 - Tile (8, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 145 - Tile (9, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 161 - Tile (10, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 193 - Tile (12, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 209 - Tile (13, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 225 - Tile (14, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 241 - Tile (15, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320885ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321870ns: start-end pair with latency 27525ns (5505 clock cycles) and accumulated latency 47255ns (9451 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 322170ns
# [TB][mhartid 177 - Tile (11, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 322560ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 3025ns (605 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 322565ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322950ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 48030ns (9606 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 323120ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323235ns: start-end pair with latency 28960ns (5792 clock cycles) and accumulated latency 48485ns (9697 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323525ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 323920ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 323925ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324015ns: start-end pair with latency 29380ns (5876 clock cycles) and accumulated latency 50475ns (10095 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 324110ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324345ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 49300ns (9860 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324350ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 18 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 34 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 50 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 66 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 82 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 98 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 114 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 130 - Tile (8, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 146 - Tile (9, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 162 - Tile (10, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 194 - Tile (12, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 210 - Tile (13, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 226 - Tile (14, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 242 - Tile (15, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324500ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325200ns: start-end pair with latency 845ns (169 clock cycles) and accumulated latency 51320ns (10264 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325235ns: start-end pair with latency 30740ns (6148 clock cycles) and accumulated latency 51570ns (10314 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325375ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325465ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 325575ns
# [TB][mhartid 178 - Tile (11, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 326175ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326180ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326255ns: start-end pair with latency 31435ns (6287 clock cycles) and accumulated latency 54855ns (10971 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326475ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 52465ns (10493 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326630ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 19 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 35 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 51 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 67 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 83 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 99 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 115 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 131 - Tile (8, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 147 - Tile (9, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 163 - Tile (10, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 195 - Tile (12, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 211 - Tile (13, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 227 - Tile (14, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 243 - Tile (15, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 326655ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327175ns: start-end pair with latency 32425ns (6485 clock cycles) and accumulated latency 55635ns (11127 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327550ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327555ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327555ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327565ns: start-end pair with latency 930ns (186 clock cycles) and accumulated latency 55785ns (11157 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327765ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327975ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328395ns: start-end pair with latency 33355ns (6671 clock cycles) and accumulated latency 58700ns (11740 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328450ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328455ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328470ns: start-end pair with latency 910ns (182 clock cycles) and accumulated latency 56545ns (11309 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328665ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328780ns: start-end pair with latency 33845ns (6769 clock cycles) and accumulated latency 58970ns (11794 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328835ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329200ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329360ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 329730ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 329735ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329835ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 59695ns (11939 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330055ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330195ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 59960ns (11992 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 21 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 37 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 53 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 69 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 85 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 101 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 117 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 133 - Tile (8, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 149 - Tile (9, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 165 - Tile (10, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 197 - Tile (12, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 213 - Tile (13, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 229 - Tile (14, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 245 - Tile (15, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330415ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 330485ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330670ns: start-end pair with latency 35480ns (7096 clock cycles) and accumulated latency 63045ns (12609 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330695ns: start-end pair with latency 35400ns (7080 clock cycles) and accumulated latency 63160ns (12632 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330860ns: start-end pair with latency 3090ns (618 clock cycles) and accumulated latency 3090ns (618 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330865ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331145ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331155ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 331185ns: start-end pair with latency 7070ns (1414 clock cycles) and accumulated latency 177405ns (35481 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 331190ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 331390ns: start-end pair with latency 3410ns (682 clock cycles) and accumulated latency 151395ns (30279 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 331395ns
# [TB][mhartid 177 - Tile (11, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 331445ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 331600ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 331605ns
# [TB][mhartid 178 - Tile (11, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 331675ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 331740ns: start-end pair with latency 15760ns (3152 clock cycles) and accumulated latency 217640ns (43528 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 331745ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331755ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331755ns: start-end pair with latency 3085ns (617 clock cycles) and accumulated latency 3085ns (617 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331760ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331790ns
# [TB][mhartid 179 - Tile (11, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332025ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332260ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 64145ns (12829 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 332290ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 840ns (168 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332295ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332410ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 64420ns (12884 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332485ns: start-end pair with latency 7015ns (1403 clock cycles) and accumulated latency 177350ns (35470 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332490ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 22 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 38 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 54 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 70 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 86 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 102 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 118 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 134 - Tile (8, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 150 - Tile (9, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 166 - Tile (10, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 198 - Tile (12, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 214 - Tile (13, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 230 - Tile (14, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 246 - Tile (15, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332500ns
# [TB][mhartid 178 - Tile (11, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 332605ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 925ns (185 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332610ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332610ns: start-end pair with latency 37130ns (7426 clock cycles) and accumulated latency 67095ns (13419 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332675ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332675ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 151295ns (30259 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332680ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 17 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 33 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 49 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 65 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 81 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 97 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 113 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 129 - Tile (8, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 145 - Tile (9, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 161 - Tile (10, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 193 - Tile (12, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 209 - Tile (13, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 225 - Tile (14, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 241 - Tile (15, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332735ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 332900ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 133765ns (26753 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 332905ns
# [TB][mhartid 179 - Tile (11, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 332955ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 925ns (185 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332960ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 18 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 34 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 50 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 66 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 82 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 98 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 114 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 130 - Tile (8, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 146 - Tile (9, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 162 - Tile (10, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 194 - Tile (12, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 210 - Tile (13, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 226 - Tile (14, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 242 - Tile (15, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 332985ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333070ns: start-end pair with latency 16070ns (3214 clock cycles) and accumulated latency 217950ns (43590 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 333075ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333085ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333105ns
# [TB][mhartid 181 - Tile (11, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333165ns: start-end pair with latency 3105ns (621 clock cycles) and accumulated latency 3105ns (621 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333170ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333215ns: start-end pair with latency 37630ns (7526 clock cycles) and accumulated latency 67790ns (13558 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 19 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 35 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 51 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 67 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 83 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 99 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 115 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 131 - Tile (8, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 147 - Tile (9, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 163 - Tile (10, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 195 - Tile (12, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 211 - Tile (13, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 227 - Tile (14, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 243 - Tile (15, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 333320ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333330ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333555ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333560ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333590ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 850ns (170 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333595ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333630ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 178735ns (35747 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333715ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333730ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333830ns: start-end pair with latency 1215ns (243 clock cycles) and accumulated latency 152610ns (30522 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333855ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 333870ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178745ns (35749 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333950ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 333955ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 333960ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 334015ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334040ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 134845ns (26969 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334055ns: start-end pair with latency 2295ns (459 clock cycles) and accumulated latency 219935ns (43987 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334075ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334095ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334110ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152620ns (30524 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334145ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334230ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334260ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 334280ns: start-end pair with latency 955ns (191 clock cycles) and accumulated latency 955ns (191 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334285ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 334325ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334405ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 68390ns (13678 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334440ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334455ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134855ns (26971 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334505ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 334615ns
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel end instruction in WB stage at time 334675ns: start-end pair with latency 46085ns (9217 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMI_PERF] Input communication sentinel accumulator state: 42880ns (8576 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMO_PERF] Output communication sentinel accumulator state: 840ns (168 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 23 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 39 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 55 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 71 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 87 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 103 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 119 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 135 - Tile (8, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 151 - Tile (9, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 167 - Tile (10, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 199 - Tile (12, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 215 - Tile (13, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 231 - Tile (14, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 247 - Tile (15, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334790ns
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMP_PERF] Computation sentinel accumulator state: 3025ns (605 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178745ns (35749 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 334950ns: start-end pair with latency 1350ns (270 clock cycles) and accumulated latency 178700ns (35740 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334970ns: start-end pair with latency 1250ns (250 clock cycles) and accumulated latency 69040ns (13808 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel end instruction in WB stage at time 334985ns: start-end pair with latency 46395ns (9279 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMI_PERF] Input communication sentinel accumulator state: 48030ns (9606 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMO_PERF] Output communication sentinel accumulator state: 925ns (185 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335050ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335060ns: start-end pair with latency 39360ns (7872 clock cycles) and accumulated latency 71480ns (14296 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152620ns (30524 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335145ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 152475ns (30495 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335170ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 178710ns (35742 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335230ns
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel end instruction in WB stage at time 335265ns: start-end pair with latency 46675ns (9335 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMI_PERF] Input communication sentinel accumulator state: 51320ns (10264 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMO_PERF] Output communication sentinel accumulator state: 925ns (185 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335300ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335325ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335375ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 134850ns (26970 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335390ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 220250ns (44050 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 335410ns
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134855ns (26971 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335465ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335480ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 152485ns (30497 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335495ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335545ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335630ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335635ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 335640ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335665ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335760ns: start-end pair with latency 39955ns (7991 clock cycles) and accumulated latency 72310ns (14462 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335790ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 335805ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 134860ns (26972 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335810ns: start-end pair with latency 3130ns (626 clock cycles) and accumulated latency 3130ns (626 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335815ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335855ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel end instruction in WB stage at time 335980ns: start-end pair with latency 47390ns (9478 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335985ns
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMI_PERF] Input communication sentinel accumulator state: 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMO_PERF] Output communication sentinel accumulator state: 850ns (170 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 336035ns
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 178710ns (35742 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336225ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336270ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336340ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel end instruction in WB stage at time 336485ns: start-end pair with latency 47895ns (9579 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMI_PERF] Input communication sentinel accumulator state: 49300ns (9860 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMO_PERF] Output communication sentinel accumulator state: 965ns (193 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMP_PERF] Computation sentinel accumulator state: 3045ns (609 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 152485ns (30497 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel end instruction in WB stage at time 336770ns: start-end pair with latency 48180ns (9636 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMI_PERF] Input communication sentinel accumulator state: 52465ns (10493 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMO_PERF] Output communication sentinel accumulator state: 955ns (191 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134860ns (26972 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337095ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 72905ns (14581 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337150ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 6080ns (1216 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337270ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337345ns: start-end pair with latency 41495ns (8299 clock cycles) and accumulated latency 76175ns (15235 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337370ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337615ns: start-end pair with latency 1270ns (254 clock cycles) and accumulated latency 73580ns (14716 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337850ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337855ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 337890ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337915ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338150ns: start-end pair with latency 42265ns (8453 clock cycles) and accumulated latency 77120ns (15424 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338420ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 338425ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 338465ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 6060ns (1212 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338585ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338610ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338625ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 338725ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339065ns: start-end pair with latency 42995ns (8599 clock cycles) and accumulated latency 80295ns (16059 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339310ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 77565ns (15513 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 25 - Tile (1, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 41 - Tile (2, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 57 - Tile (3, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 73 - Tile (4, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 89 - Tile (5, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 105 - Tile (6, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 121 - Tile (7, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 137 - Tile (8, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 153 - Tile (9, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 169 - Tile (10, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 201 - Tile (12, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 217 - Tile (13, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 233 - Tile (14, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 249 - Tile (15, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339605ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339705ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340100ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 78490ns (15698 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340190ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340225ns
# [TB][mhartid 185 - Tile (11, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340395ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 340570ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 3195ns (639 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 340575ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 340875ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340960ns: start-end pair with latency 44785ns (8957 clock cycles) and accumulated latency 82230ns (16446 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341095ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341100ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341200ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81785ns (16357 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341330ns: start-end pair with latency 45040ns (9008 clock cycles) and accumulated latency 84790ns (16958 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341395ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 26 - Tile (1, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 42 - Tile (2, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 58 - Tile (3, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 74 - Tile (4, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 90 - Tile (5, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 106 - Tile (6, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 122 - Tile (7, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 138 - Tile (8, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 154 - Tile (9, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 170 - Tile (10, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 202 - Tile (12, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 218 - Tile (13, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 234 - Tile (14, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 250 - Tile (15, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341515ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8975ns (1795 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341565ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341575ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 341825ns: start-end pair with latency 5595ns (1119 clock cycles) and accumulated latency 114820ns (22964 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 341830ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341990ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342015ns: start-end pair with latency 3385ns (677 clock cycles) and accumulated latency 101595ns (20319 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342020ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342225ns: start-end pair with latency 1345ns (269 clock cycles) and accumulated latency 90115ns (18023 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 21 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 37 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 53 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 69 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 85 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 101 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 117 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 133 - Tile (8, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 149 - Tile (9, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 165 - Tile (10, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 197 - Tile (12, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 213 - Tile (13, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 229 - Tile (14, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 245 - Tile (15, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342230ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342230ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342360ns: start-end pair with latency 6370ns (1274 clock cycles) and accumulated latency 115595ns (23119 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342365ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342520ns: start-end pair with latency 8255ns (1651 clock cycles) and accumulated latency 129300ns (25860 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342525ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342535ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342565ns: start-end pair with latency 3975ns (795 clock cycles) and accumulated latency 102185ns (20437 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342570ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 22 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 38 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 54 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 70 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 86 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 102 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 118 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 134 - Tile (8, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 150 - Tile (9, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 166 - Tile (10, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 198 - Tile (12, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 214 - Tile (13, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 230 - Tile (14, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 246 - Tile (15, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342575ns
# [TB][mhartid 181 - Tile (11, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342755ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 23 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 39 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 55 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 71 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 87 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 103 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 119 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 135 - Tile (8, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 151 - Tile (9, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 167 - Tile (10, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 199 - Tile (12, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 215 - Tile (13, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 231 - Tile (14, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 247 - Tile (15, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 342790ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 342795ns: start-end pair with latency 1395ns (279 clock cycles) and accumulated latency 90165ns (18033 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 342800ns
# [TB][mhartid 9 - Tile (0, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342825ns: start-end pair with latency 3215ns (643 clock cycles) and accumulated latency 3215ns (643 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342830ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 343015ns: start-end pair with latency 9680ns (1936 clock cycles) and accumulated latency 130725ns (26145 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 343020ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343030ns
# [TB][mhartid 182 - Tile (11, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 343105ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343110ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 83760ns (16752 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343145ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11910ns (2382 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343165ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343310ns
# [TB][mhartid 183 - Tile (11, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 343310ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343410ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 1175ns (235 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343415ns
# [TB][mhartid 186 - Tile (11, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343455ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343455ns: start-end pair with latency 47055ns (9411 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343620ns: start-end pair with latency 3220ns (644 clock cycles) and accumulated latency 3220ns (644 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343625ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343630ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 86425ns (17285 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343790ns: start-end pair with latency 47280ns (9456 clock cycles) and accumulated latency 89520ns (17904 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343840ns
# [TB][mhartid 181 - Tile (11, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343890ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 1130ns (226 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343895ns
# [TB][mhartid 198 - Tile (12, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 343895ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343900ns
# [TB][mhartid 11 - Tile (0, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 27 - Tile (1, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 43 - Tile (2, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 59 - Tile (3, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 75 - Tile (4, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 91 - Tile (5, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 107 - Tile (6, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 123 - Tile (7, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 139 - Tile (8, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 155 - Tile (9, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 171 - Tile (10, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 203 - Tile (12, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 219 - Tile (13, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 235 - Tile (14, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 251 - Tile (15, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343975ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344170ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344175ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344205ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344345ns
# [TB][mhartid 182 - Tile (11, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344400ns: start-end pair with latency 1290ns (258 clock cycles) and accumulated latency 1290ns (258 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344405ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344485ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11890ns (2378 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 344485ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344505ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344605ns
# [TB][mhartid 183 - Tile (11, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 344640ns: start-end pair with latency 1325ns (265 clock cycles) and accumulated latency 1325ns (265 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344645ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344725ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344730ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345080ns: start-end pair with latency 1660ns (332 clock cycles) and accumulated latency 116480ns (23296 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345260ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345270ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 102960ns (20592 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345490ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 91425ns (18285 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345505ns: start-end pair with latency 2965ns (593 clock cycles) and accumulated latency 132265ns (26453 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345525ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345525ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345540ns: start-end pair with latency 1640ns (328 clock cycles) and accumulated latency 117235ns (23447 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345550ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345565ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 116490ns (23298 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345710ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345725ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345730ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 103505ns (20701 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345800ns: start-end pair with latency 1590ns (318 clock cycles) and accumulated latency 88605ns (17721 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345805ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345820ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 102970ns (20594 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345830ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345930ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345940ns: start-end pair with latency 1290ns (258 clock cycles) and accumulated latency 91455ns (18291 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345955ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 133645ns (26729 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345955ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345970ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 117245ns (23449 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345975ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345995ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346010ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91435ns (18287 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346030ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346055ns: start-end pair with latency 49255ns (9851 clock cycles) and accumulated latency 94430ns (18886 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346060ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346065ns: start-end pair with latency 49550ns (9910 clock cycles) and accumulated latency 91980ns (18396 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346135ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346160ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346185ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 103515ns (20703 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346200ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 91230ns (18246 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346245ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346265ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346295ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346400ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 346415ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 91465ns (18293 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346435ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346495ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346525ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346535ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 346555ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 346645ns
# [TB][mhartid 186 - Tile (11, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346665ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346670ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346735ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel end instruction in WB stage at time 346750ns: start-end pair with latency 58160ns (11632 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346755ns
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMI_PERF] Input communication sentinel accumulator state: 59960ns (11992 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMO_PERF] Output communication sentinel accumulator state: 1175ns (235 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 346795ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346910ns
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 116490ns (23298 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel end instruction in WB stage at time 347070ns: start-end pair with latency 58480ns (11696 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMI_PERF] Input communication sentinel accumulator state: 64145ns (12829 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMO_PERF] Output communication sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 347205ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel end instruction in WB stage at time 347210ns: start-end pair with latency 58620ns (11724 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347210ns
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMI_PERF] Input communication sentinel accumulator state: 59695ns (11939 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMO_PERF] Output communication sentinel accumulator state: 1130ns (226 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347225ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel end instruction in WB stage at time 347290ns: start-end pair with latency 58700ns (11740 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMI_PERF] Input communication sentinel accumulator state: 68390ns (13678 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMO_PERF] Output communication sentinel accumulator state: 1375ns (275 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 102970ns (20594 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMP_PERF] Computation sentinel accumulator state: 3105ns (621 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 117245ns (23449 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel end instruction in WB stage at time 347520ns: start-end pair with latency 58930ns (11786 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMI_PERF] Input communication sentinel accumulator state: 64420ns (12884 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMO_PERF] Output communication sentinel accumulator state: 1290ns (258 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMP_PERF] Computation sentinel accumulator state: 3145ns (629 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91435ns (18287 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel end instruction in WB stage at time 347640ns: start-end pair with latency 59050ns (11810 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMI_PERF] Input communication sentinel accumulator state: 69040ns (13808 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMO_PERF] Output communication sentinel accumulator state: 1325ns (265 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMP_PERF] Computation sentinel accumulator state: 3130ns (626 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 103515ns (20703 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 91465ns (18293 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348370ns: start-end pair with latency 51445ns (10289 clock cycles) and accumulated latency 99290ns (19858 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348455ns: start-end pair with latency 1695ns (339 clock cycles) and accumulated latency 93675ns (18735 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348585ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348595ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 96225ns (19245 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348630ns: start-end pair with latency 3100ns (620 clock cycles) and accumulated latency 6185ns (1237 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348810ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348820ns: start-end pair with latency 51930ns (10386 clock cycles) and accumulated latency 97295ns (19459 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348840ns
# [TB][mhartid 13 - Tile (0, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 29 - Tile (1, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 45 - Tile (2, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 61 - Tile (3, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 77 - Tile (4, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 93 - Tile (5, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 109 - Tile (6, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 125 - Tile (7, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 141 - Tile (8, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 157 - Tile (9, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 173 - Tile (10, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 205 - Tile (12, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 221 - Tile (13, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 237 - Tile (14, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 253 - Tile (15, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348990ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349115ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 6225ns (1245 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349150ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349315ns
# [TB][mhartid 187 - Tile (11, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349390ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349395ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 349570ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 349840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349845ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350430ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350430ns: start-end pair with latency 53215ns (10643 clock cycles) and accumulated latency 103630ns (20726 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351015ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 101150ns (20230 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351240ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351280ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351325ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 99045ns (19809 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 30 - Tile (1, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 46 - Tile (2, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 62 - Tile (3, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 78 - Tile (4, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 94 - Tile (5, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 110 - Tile (6, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 126 - Tile (7, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 142 - Tile (8, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 158 - Tile (9, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 174 - Tile (10, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 206 - Tile (12, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 222 - Tile (13, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 238 - Tile (14, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 254 - Tile (15, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351410ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351465ns: start-end pair with latency 54385ns (10877 clock cycles) and accumulated latency 102405ns (20481 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351700ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351760ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9100ns (1820 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 351795ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352060ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352065ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352235ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9140ns (1828 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352235ns
# [TB][mhartid 13 - Tile (0, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 352260ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 352265ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352270ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352450ns: start-end pair with latency 6010ns (1202 clock cycles) and accumulated latency 72685ns (14537 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352455ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352660ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 59285ns (11857 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352665ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 352880ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 45820ns (9164 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 352885ns
# [TB][mhartid 9 - Tile (0, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 25 - Tile (1, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 41 - Tile (2, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 57 - Tile (3, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 73 - Tile (4, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 89 - Tile (5, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 105 - Tile (6, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 121 - Tile (7, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 137 - Tile (8, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 153 - Tile (9, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 169 - Tile (10, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 201 - Tile (12, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 217 - Tile (13, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 233 - Tile (14, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 249 - Tile (15, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353055ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 353210ns: start-end pair with latency 9365ns (1873 clock cycles) and accumulated latency 87015ns (17403 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 353215ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353225ns
# [TB][mhartid 10 - Tile (0, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 26 - Tile (1, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 42 - Tile (2, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 58 - Tile (3, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 74 - Tile (4, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 90 - Tile (5, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 106 - Tile (6, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 122 - Tile (7, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 138 - Tile (8, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 154 - Tile (9, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 170 - Tile (10, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 202 - Tile (12, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 218 - Tile (13, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 234 - Tile (14, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 250 - Tile (15, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353285ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353290ns: start-end pair with latency 2045ns (409 clock cycles) and accumulated latency 105675ns (21135 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353345ns
# [TB][mhartid 11 - Tile (0, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 27 - Tile (1, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 43 - Tile (2, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 59 - Tile (3, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 75 - Tile (4, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 91 - Tile (5, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 107 - Tile (6, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 123 - Tile (7, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 139 - Tile (8, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 155 - Tile (9, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 171 - Tile (10, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 203 - Tile (12, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 219 - Tile (13, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 235 - Tile (14, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 251 - Tile (15, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 353540ns
# [TB][mhartid 15 - Tile (0, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 31 - Tile (1, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 47 - Tile (2, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 63 - Tile (3, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 79 - Tile (4, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 95 - Tile (5, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 111 - Tile (6, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 127 - Tile (7, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 143 - Tile (8, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 159 - Tile (9, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 175 - Tile (10, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 207 - Tile (12, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 223 - Tile (13, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 239 - Tile (14, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 255 - Tile (15, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353705ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353880ns: start-end pair with latency 56605ns (11321 clock cycles) and accumulated latency 107140ns (21428 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354100ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 104265ns (20853 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354150ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 354485ns: start-end pair with latency 7255ns (1451 clock cycles) and accumulated latency 73930ns (14786 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 354490ns
# [TB][mhartid 190 - Tile (11, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354495ns
# [TB][mhartid 9 - Tile (0, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354630ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 1570ns (314 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354635ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 354690ns: start-end pair with latency 4255ns (851 clock cycles) and accumulated latency 59470ns (11894 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 354690ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 354695ns
# [TB][mhartid 14 - Tile (0, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354700ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354705ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354715ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12015ns (2403 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354735ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 354905ns: start-end pair with latency 1555ns (311 clock cycles) and accumulated latency 45780ns (9156 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 354910ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354920ns
# [TB][mhartid 10 - Tile (0, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 354960ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 1670ns (334 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 354965ns
# [TB][mhartid 189 - Tile (11, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355000ns: start-end pair with latency 3295ns (659 clock cycles) and accumulated latency 3295ns (659 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355005ns
# [TB][mhartid 185 - Tile (11, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 355070ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355190ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12055ns (2411 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355210ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 355235ns: start-end pair with latency 10885ns (2177 clock cycles) and accumulated latency 88535ns (17707 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 355240ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355250ns
# [TB][mhartid 11 - Tile (0, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 355260ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 1715ns (343 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355265ns
# [TB][mhartid 186 - Tile (11, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 355325ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355425ns
# [TB][mhartid 187 - Tile (11, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 355600ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356285ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356400ns: start-end pair with latency 1760ns (352 clock cycles) and accumulated latency 74445ns (14889 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356590ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 60905ns (12181 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 356685ns: start-end pair with latency 1990ns (398 clock cycles) and accumulated latency 109130ns (21826 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356690ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356705ns
# [TB][mhartid 185 - Tile (11, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 356710ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 1635ns (327 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356715ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356810ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 47360ns (9472 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 356825ns: start-end pair with latency 3595ns (719 clock cycles) and accumulated latency 90610ns (18122 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356845ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356870ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357000ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 74455ns (14891 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357015ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357020ns
# [TB][mhartid 186 - Tile (11, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 357040ns: start-end pair with latency 1710ns (342 clock cycles) and accumulated latency 1710ns (342 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357045ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357110ns
# [TB][mhartid 191 - Tile (11, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 357120ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357170ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357185ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 60915ns (12183 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357285ns
# [TB][mhartid 187 - Tile (11, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 357340ns: start-end pair with latency 1735ns (347 clock cycles) and accumulated latency 1735ns (347 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357345ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 357510ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 357525ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47370ns (9474 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357535ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357575ns
# [TB][mhartid 190 - Tile (11, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 357815ns: start-end pair with latency 3315ns (663 clock cycles) and accumulated latency 3315ns (663 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357820ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 357845ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 357875ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358180ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 358445ns: start-end pair with latency 1725ns (345 clock cycles) and accumulated latency 75655ns (15131 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel end instruction in WB stage at time 358465ns: start-end pair with latency 69875ns (13975 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMI_PERF] Input communication sentinel accumulator state: 77565ns (15513 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMO_PERF] Output communication sentinel accumulator state: 1570ns (314 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 358635ns: start-end pair with latency 1585ns (317 clock cycles) and accumulated latency 61055ns (12211 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358710ns
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMP_PERF] Computation sentinel accumulator state: 3215ns (643 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 74455ns (14891 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 358845ns: start-end pair with latency 1495ns (299 clock cycles) and accumulated latency 47275ns (9455 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 358860ns: start-end pair with latency 3605ns (721 clock cycles) and accumulated latency 92140ns (18428 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel end instruction in WB stage at time 358875ns: start-end pair with latency 70285ns (14057 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358880ns
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMI_PERF] Input communication sentinel accumulator state: 81785ns (16357 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMO_PERF] Output communication sentinel accumulator state: 1670ns (334 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358915ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358990ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 359005ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 75665ns (15133 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359145ns
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel end instruction in WB stage at time 359145ns: start-end pair with latency 70555ns (14111 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMI_PERF] Input communication sentinel accumulator state: 86425ns (17285 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMO_PERF] Output communication sentinel accumulator state: 1715ns (343 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 60915ns (12183 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359215ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 359230ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 61065ns (12213 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 359275ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359365ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359455ns
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47370ns (9474 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359495ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 359510ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 47285ns (9457 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 359520ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359565ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 359825ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359855ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360030ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6375ns (1275 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 360155ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360310ns
# [TB][mhartid 191 - Tile (11, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360430ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 360435ns
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel end instruction in WB stage at time 360495ns: start-end pair with latency 71905ns (14381 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMI_PERF] Input communication sentinel accumulator state: 78490ns (15698 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMO_PERF] Output communication sentinel accumulator state: 1635ns (327 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMP_PERF] Computation sentinel accumulator state: 3220ns (644 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 75665ns (15133 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel end instruction in WB stage at time 360885ns: start-end pair with latency 72295ns (14459 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMI_PERF] Input communication sentinel accumulator state: 83760ns (16752 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMO_PERF] Output communication sentinel accumulator state: 1710ns (342 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel end instruction in WB stage at time 361105ns: start-end pair with latency 72515ns (14503 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMI_PERF] Input communication sentinel accumulator state: 88605ns (17721 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMO_PERF] Output communication sentinel accumulator state: 1735ns (347 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 61065ns (12213 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMP_PERF] Computation sentinel accumulator state: 3250ns (650 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 47285ns (9457 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362025ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 362065ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 6380ns (1276 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 362345ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362520ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363230ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9290ns (1858 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363265ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363415ns: start-end pair with latency 6705ns (1341 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363420ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363610ns: start-end pair with latency 4240ns (848 clock cycles) and accumulated latency 20075ns (4015 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363615ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363835ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 3425ns (685 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363840ns
# [TB][mhartid 13 - Tile (0, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 29 - Tile (1, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 45 - Tile (2, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 61 - Tile (3, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 77 - Tile (4, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 93 - Tile (5, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 109 - Tile (6, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 125 - Tile (7, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 141 - Tile (8, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 157 - Tile (9, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 173 - Tile (10, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 205 - Tile (12, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 221 - Tile (13, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 237 - Tile (14, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 253 - Tile (15, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364130ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 364245ns: start-end pair with latency 10090ns (2018 clock cycles) and accumulated latency 44015ns (8803 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 364250ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364260ns
# [TB][mhartid 14 - Tile (0, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 30 - Tile (1, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 46 - Tile (2, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 62 - Tile (3, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 78 - Tile (4, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 94 - Tile (5, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 110 - Tile (6, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 126 - Tile (7, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 142 - Tile (8, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 158 - Tile (9, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 174 - Tile (10, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 206 - Tile (12, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 222 - Tile (13, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 238 - Tile (14, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 254 - Tile (15, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364365ns
# [TB][mhartid 15 - Tile (0, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 31 - Tile (1, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 47 - Tile (2, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 63 - Tile (3, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 79 - Tile (4, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 95 - Tile (5, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 111 - Tile (6, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 127 - Tile (7, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 143 - Tile (8, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 159 - Tile (9, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 175 - Tile (10, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 207 - Tile (12, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 223 - Tile (13, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 239 - Tile (14, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 255 - Tile (15, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364655ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365265ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9295ns (1859 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 365300ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365330ns
# [TB][mhartid 13 - Tile (0, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365960ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365965ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 366185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12205ns (2441 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366205ns
# [TB][mhartid 14 - Tile (0, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366305ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 1935ns (387 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366310ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366465ns
# [TB][mhartid 15 - Tile (0, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366685ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366690ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366710ns: start-end pair with latency 7250ns (1450 clock cycles) and accumulated latency 29275ns (5855 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366715ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366900ns: start-end pair with latency 4375ns (875 clock cycles) and accumulated latency 20210ns (4042 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366905ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367110ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 367115ns
# [TB][mhartid 189 - Tile (11, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367425ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367520ns: start-end pair with latency 11230ns (2246 clock cycles) and accumulated latency 45155ns (9031 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 367525ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367535ns
# [TB][mhartid 190 - Tile (11, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367655ns
# [TB][mhartid 191 - Tile (11, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367930ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368045ns: start-end pair with latency 2075ns (415 clock cycles) and accumulated latency 30805ns (6161 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 368220ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12210ns (2442 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368235ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 21995ns (4399 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368240ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368385ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368445ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 5175ns (1035 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368460ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 48210ns (9642 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368480ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368500ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368595ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368745ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368760ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 30815ns (6163 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 368825ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368975ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 368990ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22005ns (4401 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369110ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369240ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 1825ns (365 clock cycles) and accumulated latency 1825ns (365 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369255ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5185ns (1037 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369260ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369360ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369480ns
# [TB][mhartid 190 - Tile (11, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 369585ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369590ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 369645ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369750ns
# [TB][mhartid 191 - Tile (11, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 369960ns: start-end pair with latency 2025ns (405 clock cycles) and accumulated latency 2025ns (405 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369965ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370055ns
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel end instruction in WB stage at time 370550ns: start-end pair with latency 81960ns (16392 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMI_PERF] Input communication sentinel accumulator state: 96225ns (19245 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel end instruction in WB stage at time 370880ns: start-end pair with latency 82290ns (16458 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMI_PERF] Input communication sentinel accumulator state: 101150ns (20230 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMO_PERF] Output communication sentinel accumulator state: 1935ns (387 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 30815ns (6163 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel end instruction in WB stage at time 371245ns: start-end pair with latency 82510ns (16502 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMI_PERF] Input communication sentinel accumulator state: 105675ns (21135 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22005ns (4401 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371305ns: start-end pair with latency 2040ns (408 clock cycles) and accumulated latency 31315ns (6263 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371495ns: start-end pair with latency 1900ns (380 clock cycles) and accumulated latency 22110ns (4422 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371645ns
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5185ns (1037 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371705ns: start-end pair with latency 1735ns (347 clock cycles) and accumulated latency 5130ns (1026 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 371720ns: start-end pair with latency 4180ns (836 clock cycles) and accumulated latency 49335ns (9867 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371740ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371745ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6540ns (1308 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371855ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372005ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372020ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 31325ns (6265 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372085ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372105ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372235ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372250ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 22120ns (4424 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372370ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372500ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372515ns: start-end pair with latency 10ns (2 clock cycles) and accumulated latency 5140ns (1028 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372620ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372740ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 372905ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 373010ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 373315ns
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel end instruction in WB stage at time 373810ns: start-end pair with latency 85220ns (17044 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMI_PERF] Input communication sentinel accumulator state: 99045ns (19809 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMO_PERF] Output communication sentinel accumulator state: 1825ns (365 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel end instruction in WB stage at time 374140ns: start-end pair with latency 85550ns (17110 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMI_PERF] Input communication sentinel accumulator state: 104265ns (20853 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMO_PERF] Output communication sentinel accumulator state: 1925ns (385 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMP_PERF] Computation sentinel accumulator state: 3295ns (659 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 31325ns (6265 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel end instruction in WB stage at time 374505ns: start-end pair with latency 85770ns (17154 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMI_PERF] Input communication sentinel accumulator state: 109130ns (21826 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMO_PERF] Output communication sentinel accumulator state: 2025ns (405 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMP_PERF] Computation sentinel accumulator state: 3315ns (663 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 22120ns (4424 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 5140ns (1028 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375005ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6505ns (1301 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375025ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9455ns (1891 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375060ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375365ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377980ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12370ns (2474 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378000ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378285ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9420ns (1884 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 378320ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379465ns: start-end pair with latency 24540ns (4908 clock cycles) and accumulated latency 156805ns (31361 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379470ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 20 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 36 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 52 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 68 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 84 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 100 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 116 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 132 - Tile (8, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 148 - Tile (9, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 164 - Tile (10, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 196 - Tile (12, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 212 - Tile (13, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 228 - Tile (14, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 244 - Tile (15, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379485ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379720ns: start-end pair with latency 13250ns (2650 clock cycles) and accumulated latency 103860ns (20772 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379725ns
# [TB][mhartid 8 - Tile (0, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 24 - Tile (1, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 40 - Tile (2, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 56 - Tile (3, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 72 - Tile (4, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 88 - Tile (5, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 104 - Tile (6, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 120 - Tile (7, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 136 - Tile (8, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 152 - Tile (9, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 168 - Tile (10, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 200 - Tile (12, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 216 - Tile (13, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 232 - Tile (14, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 248 - Tile (15, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 379740ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380050ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 49915ns (9983 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380055ns
# [TB][mhartid 12 - Tile (0, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 28 - Tile (1, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 44 - Tile (2, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 60 - Tile (3, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 76 - Tile (4, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 92 - Tile (5, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 108 - Tile (6, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 124 - Tile (7, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 140 - Tile (8, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 156 - Tile (9, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 172 - Tile (10, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 204 - Tile (12, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 220 - Tile (13, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 236 - Tile (14, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 252 - Tile (15, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 380070ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380150ns: start-end pair with latency 35540ns (7108 clock cycles) and accumulated latency 255790ns (51158 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 380155ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380165ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 380425ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 380430ns
# [TB][mhartid 8 - Tile (0, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381135ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381140ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 381240ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12335ns (2467 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 381260ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381600ns
# [TB][mhartid 12 - Tile (0, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 381850ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381855ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382295ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 158665ns (31733 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382305ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382545ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 105260ns (21052 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382555ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel end instruction in WB stage at time 382670ns: start-end pair with latency 94080ns (18816 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMI_PERF] Input communication sentinel accumulator state: 56545ns (11309 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382725ns: start-end pair with latency 27295ns (5459 clock cycles) and accumulated latency 160940ns (32188 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382730ns
# [TB][mhartid 180 - Tile (11, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 382745ns
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMP_PERF] Computation sentinel accumulator state: 12015ns (2403 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 158665ns (31733 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382875ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 50930ns (10186 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 382885ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382980ns: start-end pair with latency 14475ns (2895 clock cycles) and accumulated latency 106615ns (21323 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382985ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382985ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 258605ns (51721 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382990ns
# [TB][mhartid 184 - Tile (11, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 383000ns
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel end instruction in WB stage at time 383110ns: start-end pair with latency 94520ns (18904 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMI_PERF] Input communication sentinel accumulator state: 72905ns (14581 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383310ns: start-end pair with latency 1705ns (341 clock cycles) and accumulated latency 51040ns (10208 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 383315ns
# [TB][mhartid 188 - Tile (11, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 383330ns
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMP_PERF] Computation sentinel accumulator state: 12205ns (2441 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 105260ns (21052 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383410ns: start-end pair with latency 40095ns (8019 clock cycles) and accumulated latency 260030ns (52006 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 383415ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 383425ns
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel end instruction in WB stage at time 383585ns: start-end pair with latency 94995ns (18999 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMI_PERF] Input communication sentinel accumulator state: 91230ns (18246 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 383685ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 935ns (187 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 383690ns
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMP_PERF] Computation sentinel accumulator state: 12370ns (2474 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 50930ns (10186 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 384395ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 384400ns
# [TB][mhartid 188 - Tile (11, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 385110ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 1775ns (355 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 385115ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 385555ns: start-end pair with latency 1860ns (372 clock cycles) and accumulated latency 162800ns (32560 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 385565ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 385805ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 108015ns (21603 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 385815ns
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel end instruction in WB stage at time 385930ns: start-end pair with latency 97340ns (19468 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMI_PERF] Input communication sentinel accumulator state: 55785ns (11157 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMO_PERF] Output communication sentinel accumulator state: 935ns (187 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385995ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386000ns
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMP_PERF] Computation sentinel accumulator state: 12055ns (2411 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 162800ns (32560 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386135ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 52055ns (10411 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386145ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386245ns: start-end pair with latency 2815ns (563 clock cycles) and accumulated latency 262845ns (52569 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 386250ns
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel end instruction in WB stage at time 386370ns: start-end pair with latency 97780ns (19556 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMI_PERF] Input communication sentinel accumulator state: 73580ns (14716 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMO_PERF] Output communication sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMP_PERF] Computation sentinel accumulator state: 12210ns (2442 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 108015ns (21603 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel end instruction in WB stage at time 386845ns: start-end pair with latency 98255ns (19651 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMI_PERF] Input communication sentinel accumulator state: 93675ns (18735 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMO_PERF] Output communication sentinel accumulator state: 1775ns (355 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMP_PERF] Computation sentinel accumulator state: 12335ns (2467 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 52055ns (10411 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17805ns (3561 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 388925ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 389255ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 14910ns (2982 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 389260ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 391935ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 391950ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 16 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 32 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 48 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 64 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 80 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 96 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 112 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 128 - Tile (8, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 144 - Tile (9, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 160 - Tile (10, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 192 - Tile (12, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 208 - Tile (13, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 224 - Tile (14, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 240 - Tile (15, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 392160ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 392180ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 17825ns (3565 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 392185ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 392715ns: start-end pair with latency 550ns (110 clock cycles) and accumulated latency 550ns (110 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel end instruction in WB stage at time 392720ns: start-end pair with latency 104130ns (20826 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMI_PERF] Input communication sentinel accumulator state: 32765ns (6553 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMO_PERF] Output communication sentinel accumulator state: 550ns (110 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMP_PERF] Computation sentinel accumulator state: 20810ns (4162 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 258605ns (51721 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 395195ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 20830ns (4166 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 395210ns
# [TB][mhartid 176 - Tile (11, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 395420ns
# [TB][mhartid 176 - Tile (11, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 395985ns: start-end pair with latency 560ns (112 clock cycles) and accumulated latency 560ns (112 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel end instruction in WB stage at time 395990ns: start-end pair with latency 107400ns (21480 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMI_PERF] Input communication sentinel accumulator state: 31755ns (6351 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMO_PERF] Output communication sentinel accumulator state: 560ns (112 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMP_PERF] Computation sentinel accumulator state: 20830ns (4166 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 262845ns (52569 clock cycles)
# [mhartid 0] **ERROR**: Y[1](=0x5bed) != Z[1](=0x5bd8)
# [mhartid 0] **ERROR**: Y[2](=0x5bdd) != Z[2](=0x5bc8)
# [mhartid 0] **ERROR**: Y[7](=0x5c09) != Z[7](=0x5bf3)
# [mhartid 0] **ERROR**: Y[8](=0x5bea) != Z[8](=0x5bd4)
# [mhartid 0] **ERROR**: Y[10](=0x5bc2) != Z[10](=0x5bb0)
# [mhartid 0] **ERROR**: Y[13](=0x5bb3) != Z[13](=0x5b9f)
# [mhartid 0] **ERROR**: Y[15](=0x5bee) != Z[15](=0x5bdb)
# [mhartid 0] **ERROR**: Y[17](=0x5bc8) != Z[17](=0x5bb5)
# [mhartid 0] **ERROR**: Y[23](=0x5c01) != Z[23](=0x5beb)
# [mhartid 0] **ERROR**: Y[24](=0x5bfe) != Z[24](=0x5beb)
# [mhartid 0] **ERROR**: Y[27](=0x5bcf) != Z[27](=0x5bb4)
# [mhartid 0] **ERROR**: Y[30](=0x5bf5) != Z[30](=0x5bd9)
# [mhartid 0] **ERROR**: Y[37](=0x5bc4) != Z[37](=0x5bb0)
# [mhartid 0] **ERROR**: Y[40](=0x5bf1) != Z[40](=0x5bdf)
# [mhartid 0] **ERROR**: Y[43](=0x5bb9) != Z[43](=0x5ba4)
# [mhartid 0] **ERROR**: Y[47](=0x5bd7) != Z[47](=0x5bc5)
# [mhartid 0] **ERROR**: Y[51](=0x5bf8) != Z[51](=0x5be6)
# [mhartid 0] **ERROR**: Y[52](=0x5bf3) != Z[52](=0x5be0)
# [mhartid 0] **ERROR**: Y[53](=0x5bd0) != Z[53](=0x5bb7)
# [mhartid 0] **ERROR**: Y[60](=0x5bf8) != Z[60](=0x5be6)
# [mhartid 0] **ERROR**: Y[65](=0x5bd4) != Z[65](=0x5bbe)
# [mhartid 0] **ERROR**: Y[68](=0x5bf9) != Z[68](=0x5be5)
# [mhartid 0] **ERROR**: Y[70](=0x5bfe) != Z[70](=0x5beb)
# [mhartid 0] **ERROR**: Y[79](=0x5bf0) != Z[79](=0x5bda)
# [mhartid 0] **ERROR**: Y[93](=0x5bec) != Z[93](=0x5bd0)
# [mhartid 0] **ERROR**: Y[94](=0x5bd6) != Z[94](=0x5bbe)
# [mhartid 0] **ERROR**: Y[98](=0x5bd4) != Z[98](=0x5bbf)
# [mhartid 0] **ERROR**: Y[108](=0x5bc2) != Z[108](=0x5baa)
# [mhartid 0] **ERROR**: Y[110](=0x5bdb) != Z[110](=0x5bc3)
# [mhartid 0] **ERROR**: Y[114](=0x5bc4) != Z[114](=0x5bb0)
# [mhartid 0] **ERROR**: Y[119](=0x5be1) != Z[119](=0x5bcb)
# [mhartid 0] **ERROR**: Y[122](=0x5be2) != Z[122](=0x5bd0)
# [mhartid 0] **ERROR**: Y[124](=0x5ba2) != Z[124](=0x5b8a)
# [mhartid 0] **ERROR**: Y[126](=0x5bbe) != Z[126](=0x5b9d)
# [mhartid 0] **ERROR**: Y[138](=0x5be9) != Z[138](=0x5bd7)
# [mhartid 0] **ERROR**: Y[140](=0x5bc0) != Z[140](=0x5ba2)
# [mhartid 0] **ERROR**: Y[143](=0x5bee) != Z[143](=0x5bd1)
# [mhartid 0] **ERROR**: Y[146](=0x5bc8) != Z[146](=0x5baf)
# [mhartid 0] **ERROR**: Y[149](=0x5bb8) != Z[149](=0x5ba2)
# [mhartid 0] **ERROR**: Y[150](=0x5bbf) != Z[150](=0x5bad)
# [mhartid 0] **ERROR**: Y[155](=0x5bf7) != Z[155](=0x5be0)
# [mhartid 0] **ERROR**: Y[157](=0x5bd1) != Z[157](=0x5bbd)
# [mhartid 0] **ERROR**: Y[161](=0x5ba6) != Z[161](=0x5b8e)
# [mhartid 0] **ERROR**: Y[166](=0x5bd8) != Z[166](=0x5bbd)
# [mhartid 0] **ERROR**: Y[169](=0x5bb1) != Z[169](=0x5b9c)
# [mhartid 0] **ERROR**: Y[172](=0x5bf8) != Z[172](=0x5be2)
# [mhartid 0] **ERROR**: Y[176](=0x5be1) != Z[176](=0x5bcf)
# [mhartid 0] **ERROR**: Y[177](=0x5c00) != Z[177](=0x5be8)
# [mhartid 0] **ERROR**: Y[181](=0x5bda) != Z[181](=0x5bc8)
# [mhartid 0] **ERROR**: Y[185](=0x5be1) != Z[185](=0x5bcd)
# [mhartid 0] **ERROR**: Y[186](=0x5be4) != Z[186](=0x5bc9)
# [mhartid 0] **ERROR**: Y[197](=0x5bcf) != Z[197](=0x5bb9)
# [mhartid 0] **ERROR**: Y[208](=0x5bc3) != Z[208](=0x5bad)
# [mhartid 0] **ERROR**: Y[213](=0x5bbc) != Z[213](=0x5ba1)
# [mhartid 0] **ERROR**: Y[219](=0x5bbe) != Z[219](=0x5ba8)
# [mhartid 0] **ERROR**: Y[220](=0x5c04) != Z[220](=0x5be8)
# [mhartid 0] **ERROR**: Y[224](=0x5bd0) != Z[224](=0x5bba)
# [mhartid 0] **ERROR**: Y[231](=0x5bfb) != Z[231](=0x5be5)
# [mhartid 0] **ERROR**: Y[239](=0x5b78) != Z[239](=0x5b5e)
# [mhartid 0] **ERROR**: Y[244](=0x5bea) != Z[244](=0x5bd6)
# [mhartid 0] **ERROR**: Y[249](=0x5bce) != Z[249](=0x5bba)
# [mhartid 0] **ERROR**: Y[250](=0x5bcd) != Z[250](=0x5bb8)
# [mhartid 0] **ERROR**: Y[256](=0x5ba4) != Z[256](=0x5b85)
# [mhartid 0] **ERROR**: Y[267](=0x5bcc) != Z[267](=0x5bb5)
# [mhartid 0] **ERROR**: Y[272](=0x5bde) != Z[272](=0x5bcb)
# [mhartid 0] **ERROR**: Y[275](=0x5bc0) != Z[275](=0x5ba2)
# [mhartid 0] **ERROR**: Y[279](=0x5bf5) != Z[279](=0x5be0)
# [mhartid 0] **ERROR**: Y[289](=0x5bde) != Z[289](=0x5bca)
# [mhartid 0] **ERROR**: Y[292](=0x5bb8) != Z[292](=0x5ba5)
# [mhartid 0] **ERROR**: Y[295](=0x5bcf) != Z[295](=0x5bb9)
# [mhartid 0] **ERROR**: Y[297](=0x5bc2) != Z[297](=0x5bae)
# [mhartid 0] **ERROR**: Y[298](=0x5bfc) != Z[298](=0x5be2)
# [mhartid 0] **ERROR**: Y[303](=0x5bfd) != Z[303](=0x5be2)
# [mhartid 0] **ERROR**: Y[305](=0x5bf0) != Z[305](=0x5bdb)
# [mhartid 0] **ERROR**: Y[312](=0x5bd0) != Z[312](=0x5bbd)
# [mhartid 0] **ERROR**: Y[313](=0x5bd1) != Z[313](=0x5bbe)
# [mhartid 0] **ERROR**: Y[316](=0x5bbe) != Z[316](=0x5ba4)
# [mhartid 0] **ERROR**: Y[321](=0x5bd3) != Z[321](=0x5bc0)
# [mhartid 0] **ERROR**: Y[323](=0x5be0) != Z[323](=0x5bcb)
# [mhartid 0] **ERROR**: Y[326](=0x5be4) != Z[326](=0x5bd1)
# [mhartid 0] **ERROR**: Y[327](=0x5c05) != Z[327](=0x5bf1)
# [mhartid 0] **ERROR**: Y[339](=0x5bee) != Z[339](=0x5bdb)
# [mhartid 0] **ERROR**: Y[345](=0x5bbd) != Z[345](=0x5bab)
# [mhartid 0] **ERROR**: Y[359](=0x5ba6) != Z[359](=0x5b89)
# [mhartid 0] **ERROR**: Y[367](=0x5bb2) != Z[367](=0x5b9b)
# [mhartid 0] **ERROR**: Y[371](=0x5bce) != Z[371](=0x5bba)
# [mhartid 0] **ERROR**: Y[374](=0x5c00) != Z[374](=0x5beb)
# [mhartid 0] **ERROR**: Y[378](=0x5be2) != Z[378](=0x5bcb)
# [mhartid 0] **ERROR**: Y[379](=0x5c05) != Z[379](=0x5bf1)
# [mhartid 0] **ERROR**: Y[383](=0x5bf5) != Z[383](=0x5be0)
# [mhartid 0] **ERROR**: Y[386](=0x5bea) != Z[386](=0x5bd8)
# [mhartid 0] **ERROR**: Y[387](=0x5bd4) != Z[387](=0x5bc2)
# [mhartid 0] **ERROR**: Y[392](=0x5bce) != Z[392](=0x5bb8)
# [mhartid 0] **ERROR**: Y[398](=0x5bbc) != Z[398](=0x5ba5)
# [mhartid 0] **ERROR**: Y[400](=0x5be4) != Z[400](=0x5bcc)
# [mhartid 0] **ERROR**: Y[401](=0x5bef) != Z[401](=0x5bdd)
# [mhartid 0] **ERROR**: Y[403](=0x5bf6) != Z[403](=0x5be4)
# [mhartid 0] **ERROR**: Y[407](=0x5be7) != Z[407](=0x5bcf)
# [mhartid 0] **ERROR**: Y[408](=0x5be3) != Z[408](=0x5bd0)
# [mhartid 0] **ERROR**: Y[409](=0x5bfa) != Z[409](=0x5be4)
# [mhartid 0] **ERROR**: Y[414](=0x5bdb) != Z[414](=0x5bc3)
# [mhartid 0] **ERROR**: Y[417](=0x5bbe) != Z[417](=0x5ba9)
# [mhartid 0] **ERROR**: Y[421](=0x5bcd) != Z[421](=0x5bb5)
# [mhartid 0] **ERROR**: Y[425](=0x5c00) != Z[425](=0x5bec)
# [mhartid 0] **ERROR**: Y[428](=0x5bef) != Z[428](=0x5bda)
# [mhartid 0] **ERROR**: Y[429](=0x5bb0) != Z[429](=0x5b9e)
# [mhartid 0] **ERROR**: Y[433](=0x5bc4) != Z[433](=0x5bad)
# [mhartid 0] **ERROR**: Y[441](=0x5be6) != Z[441](=0x5bd2)
# [mhartid 0] **ERROR**: Y[444](=0x5bec) != Z[444](=0x5bd2)
# [mhartid 0] **ERROR**: Y[447](=0x5bf8) != Z[447](=0x5bdd)
# [mhartid 0] **ERROR**: Y[450](=0x5bdb) != Z[450](=0x5bc4)
# [mhartid 0] **ERROR**: Y[451](=0x5c01) != Z[451](=0x5beb)
# [mhartid 0] **ERROR**: Y[452](=0x5bef) != Z[452](=0x5bd9)
# [mhartid 0] **ERROR**: Y[454](=0x5bc5) != Z[454](=0x5bb0)
# [mhartid 0] **ERROR**: Y[460](=0x5bdc) != Z[460](=0x5bc7)
# [mhartid 0] **ERROR**: Y[463](=0x5bb7) != Z[463](=0x5ba5)
# [mhartid 0] **ERROR**: Y[472](=0x5bf5) != Z[472](=0x5bdd)
# [mhartid 0] **ERROR**: Y[474](=0x5bd5) != Z[474](=0x5bc2)
# [mhartid 0] **ERROR**: Y[476](=0x5bf9) != Z[476](=0x5be4)
# [mhartid 0] **ERROR**: Y[484](=0x5bd3) != Z[484](=0x5bbe)
# [mhartid 0] **ERROR**: Y[487](=0x5bdb) != Z[487](=0x5bc3)
# [mhartid 0] **ERROR**: Y[488](=0x5bd7) != Z[488](=0x5bc4)
# [mhartid 0] **ERROR**: Y[489](=0x5bc5) != Z[489](=0x5bae)
# [mhartid 0] **ERROR**: Y[490](=0x5bac) != Z[490](=0x5b9a)
# [mhartid 0] **ERROR**: Y[493](=0x5bce) != Z[493](=0x5bba)
# [mhartid 0] **ERROR**: Y[499](=0x5bb4) != Z[499](=0x5ba0)
# [mhartid 0] **ERROR**: Y[500](=0x5bbb) != Z[500](=0x5ba5)
# [mhartid 0] **ERROR**: Y[512](=0x5bc4) != Z[512](=0x5bb1)
# [mhartid 0] **ERROR**: Y[513](=0x5bca) != Z[513](=0x5bac)
# [mhartid 0] **ERROR**: Y[515](=0x5ba1) != Z[515](=0x5b8f)
# [mhartid 0] **ERROR**: Y[516](=0x5bf2) != Z[516](=0x5bd6)
# [mhartid 0] **ERROR**: Y[521](=0x5bef) != Z[521](=0x5bd8)
# [mhartid 0] **ERROR**: Y[527](=0x5be8) != Z[527](=0x5bd5)
# [mhartid 0] **ERROR**: Y[529](=0x5bd9) != Z[529](=0x5bc3)
# [mhartid 0] **ERROR**: Y[536](=0x5c01) != Z[536](=0x5bee)
# [mhartid 0] **ERROR**: Y[537](=0x5b85) != Z[537](=0x5b65)
# [mhartid 0] **ERROR**: Y[538](=0x5bda) != Z[538](=0x5bc3)
# [mhartid 0] **ERROR**: Y[539](=0x5be6) != Z[539](=0x5bd3)
# [mhartid 0] **ERROR**: Y[540](=0x5bf0) != Z[540](=0x5bdc)
# [mhartid 0] **ERROR**: Y[542](=0x5bac) != Z[542](=0x5b96)
# [mhartid 0] **ERROR**: Y[543](=0x5bc1) != Z[543](=0x5ba9)
# [mhartid 0] **ERROR**: Y[545](=0x5bf3) != Z[545](=0x5be0)
# [mhartid 0] **ERROR**: Y[546](=0x5bf2) != Z[546](=0x5bdb)
# [mhartid 0] **ERROR**: Y[547](=0x5bdb) != Z[547](=0x5bc8)
# [mhartid 0] **ERROR**: Y[555](=0x5bc6) != Z[555](=0x5ba7)
# [mhartid 0] **ERROR**: Y[557](=0x5bbb) != Z[557](=0x5ba3)
# [mhartid 0] **ERROR**: Y[563](=0x5bf8) != Z[563](=0x5be6)
# [mhartid 0] **ERROR**: Y[564](=0x5bc4) != Z[564](=0x5bac)
# [mhartid 0] **ERROR**: Y[565](=0x5be2) != Z[565](=0x5bce)
# [mhartid 0] **ERROR**: Y[566](=0x5bc8) != Z[566](=0x5bb4)
# [mhartid 0] **ERROR**: Y[568](=0x5be1) != Z[568](=0x5bcf)
# [mhartid 0] **ERROR**: Y[572](=0x5bb2) != Z[572](=0x5b9e)
# [mhartid 0] **ERROR**: Y[576](=0x5be9) != Z[576](=0x5bd0)
# [mhartid 0] **ERROR**: Y[582](=0x5be9) != Z[582](=0x5bd7)
# [mhartid 0] **ERROR**: Y[585](=0x5c05) != Z[585](=0x5bf0)
# [mhartid 0] **ERROR**: Y[587](=0x5bfb) != Z[587](=0x5be8)
# [mhartid 0] **ERROR**: Y[588](=0x5bf8) != Z[588](=0x5bd6)
# [mhartid 0] **ERROR**: Y[590](=0x5bb7) != Z[590](=0x5ba3)
# [mhartid 0] **ERROR**: Y[593](=0x5bdc) != Z[593](=0x5bca)
# [mhartid 0] **ERROR**: Y[598](=0x5bc6) != Z[598](=0x5bb0)
# [mhartid 0] **ERROR**: Y[600](=0x5baf) != Z[600](=0x5b9b)
# [mhartid 0] **ERROR**: Y[604](=0x5bfb) != Z[604](=0x5be5)
# [mhartid 0] **ERROR**: Y[611](=0x5be3) != Z[611](=0x5bca)
# [mhartid 0] **ERROR**: Y[621](=0x5bcb) != Z[621](=0x5bb0)
# [mhartid 0] **ERROR**: Y[622](=0x5be6) != Z[622](=0x5bce)
# [mhartid 0] **ERROR**: Y[634](=0x5bb9) != Z[634](=0x5ba6)
# [mhartid 0] **ERROR**: Y[636](=0x5be9) != Z[636](=0x5bd1)
# [mhartid 0] **ERROR**: Y[637](=0x5bfd) != Z[637](=0x5be2)
# [mhartid 0] **ERROR**: Y[638](=0x5bd8) != Z[638](=0x5bc0)
# [mhartid 0] **ERROR**: Y[642](=0x5bf5) != Z[642](=0x5be0)
# [mhartid 0] **ERROR**: Y[648](=0x5bcc) != Z[648](=0x5bb7)
# [mhartid 0] **ERROR**: Y[649](=0x5bff) != Z[649](=0x5be3)
# [mhartid 0] **ERROR**: Y[650](=0x5bba) != Z[650](=0x5ba7)
# [mhartid 0] **ERROR**: Y[652](=0x5be4) != Z[652](=0x5bd1)
# [mhartid 0] **ERROR**: Y[654](=0x5c00) != Z[654](=0x5bee)
# [mhartid 0] **ERROR**: Y[659](=0x5be0) != Z[659](=0x5bce)
# [mhartid 0] **ERROR**: Y[664](=0x5bcc) != Z[664](=0x5bb2)
# [mhartid 0] **ERROR**: Y[668](=0x5bc9) != Z[668](=0x5bb6)
# [mhartid 0] **ERROR**: Y[669](=0x5be7) != Z[669](=0x5bd1)
# [mhartid 0] **ERROR**: Y[670](=0x5bef) != Z[670](=0x5bdb)
# [mhartid 0] **ERROR**: Y[671](=0x5bfa) != Z[671](=0x5be4)
# [mhartid 0] **ERROR**: Y[681](=0x5bed) != Z[681](=0x5bd0)
# [mhartid 0] **ERROR**: Y[683](=0x5ba4) != Z[683](=0x5b8e)
# [mhartid 0] **ERROR**: Y[693](=0x5bfd) != Z[693](=0x5be5)
# [mhartid 0] **ERROR**: Y[694](=0x5bfc) != Z[694](=0x5be3)
# [mhartid 0] **ERROR**: Y[697](=0x5bfd) != Z[697](=0x5be5)
# [mhartid 0] **ERROR**: Y[700](=0x5bd1) != Z[700](=0x5bbe)
# [mhartid 0] **ERROR**: Y[707](=0x5bc1) != Z[707](=0x5ba9)
# [mhartid 0] **ERROR**: Y[708](=0x5be9) != Z[708](=0x5bd7)
# [mhartid 0] **ERROR**: Y[709](=0x5bb2) != Z[709](=0x5b9f)
# [mhartid 0] **ERROR**: Y[712](=0x5c08) != Z[712](=0x5bf4)
# [mhartid 0] **ERROR**: Y[716](=0x5bfd) != Z[716](=0x5be0)
# [mhartid 0] **ERROR**: Y[720](=0x5bc7) != Z[720](=0x5bb5)
# [mhartid 0] **ERROR**: Y[724](=0x5bc6) != Z[724](=0x5bac)
# [mhartid 0] **ERROR**: Y[726](=0x5bd4) != Z[726](=0x5bb4)
# [mhartid 0] **ERROR**: Y[739](=0x5bde) != Z[739](=0x5bc9)
# [mhartid 0] **ERROR**: Y[741](=0x5bd8) != Z[741](=0x5bbe)
# [mhartid 0] **ERROR**: Y[742](=0x5bfb) != Z[742](=0x5be0)
# [mhartid 0] **ERROR**: Y[744](=0x5bd8) != Z[744](=0x5bc5)
# [mhartid 0] **ERROR**: Y[749](=0x5bf1) != Z[749](=0x5bdf)
# [mhartid 0] **ERROR**: Y[750](=0x5bd1) != Z[750](=0x5bbb)
# [mhartid 0] **ERROR**: Y[753](=0x5bf2) != Z[753](=0x5bd9)
# [mhartid 0] **ERROR**: Y[754](=0x5ba0) != Z[754](=0x5b8d)
# [mhartid 0] **ERROR**: Y[756](=0x5bf6) != Z[756](=0x5be1)
# [mhartid 0] **ERROR**: Y[757](=0x5bbc) != Z[757](=0x5ba9)
# [mhartid 0] **ERROR**: Y[759](=0x5bc4) != Z[759](=0x5bb1)
# [mhartid 0] **ERROR**: Y[762](=0x5bde) != Z[762](=0x5bcb)
# [mhartid 0] **ERROR**: Y[763](=0x5bce) != Z[763](=0x5bb1)
# [mhartid 0] **ERROR**: Y[766](=0x5c06) != Z[766](=0x5bf2)
# [mhartid 0] **ERROR**: Y[774](=0x5b94) != Z[774](=0x5b7e)
# [mhartid 0] **ERROR**: Y[778](=0x5bd8) != Z[778](=0x5bc6)
# [mhartid 0] **ERROR**: Y[781](=0x5ba8) != Z[781](=0x5b95)
# [mhartid 0] **ERROR**: Y[785](=0x5bc7) != Z[785](=0x5bb1)
# [mhartid 0] **ERROR**: Y[795](=0x5ba1) != Z[795](=0x5b8b)
# [mhartid 0] **ERROR**: Y[797](=0x5c02) != Z[797](=0x5bef)
# [mhartid 0] **ERROR**: Y[803](=0x5bba) != Z[803](=0x5ba7)
# [mhartid 0] **ERROR**: Y[804](=0x5c02) != Z[804](=0x5bec)
# [mhartid 0] **ERROR**: Y[806](=0x5bc9) != Z[806](=0x5bb7)
# [mhartid 0] **ERROR**: Y[808](=0x5bce) != Z[808](=0x5bb5)
# [mhartid 0] **ERROR**: Y[811](=0x5bd4) != Z[811](=0x5bc0)
# [mhartid 0] **ERROR**: Y[813](=0x5bd9) != Z[813](=0x5bc6)
# [mhartid 0] **ERROR**: Y[815](=0x5bd4) != Z[815](=0x5bbb)
# [mhartid 0] **ERROR**: Y[817](=0x5bd1) != Z[817](=0x5bbc)
# [mhartid 0] **ERROR**: Y[829](=0x5bd6) != Z[829](=0x5bc3)
# [mhartid 0] **ERROR**: Y[830](=0x5bf0) != Z[830](=0x5bde)
# [mhartid 0] **ERROR**: Y[836](=0x5c00) != Z[836](=0x5bec)
# [mhartid 0] **ERROR**: Y[837](=0x5bac) != Z[837](=0x5b99)
# [mhartid 0] **ERROR**: Y[838](=0x5bc9) != Z[838](=0x5bb3)
# [mhartid 0] **ERROR**: Y[842](=0x5bef) != Z[842](=0x5bdb)
# [mhartid 0] **ERROR**: Y[846](=0x5bf0) != Z[846](=0x5bd3)
# [mhartid 0] **ERROR**: Y[851](=0x5bc0) != Z[851](=0x5bac)
# [mhartid 0] **ERROR**: Y[853](=0x5bdc) != Z[853](=0x5bc8)
# [mhartid 0] **ERROR**: Y[859](=0x5c01) != Z[859](=0x5bed)
# [mhartid 0] **ERROR**: Y[861](=0x5c04) != Z[861](=0x5bf0)
# [mhartid 0] **ERROR**: Y[862](=0x5be0) != Z[862](=0x5bcd)
# [mhartid 0] **ERROR**: Y[865](=0x5bed) != Z[865](=0x5bd8)
# [mhartid 0] **ERROR**: Y[875](=0x5bf0) != Z[875](=0x5bda)
# [mhartid 0] **ERROR**: Y[877](=0x5be2) != Z[877](=0x5bce)
# [mhartid 0] **ERROR**: Y[879](=0x5bc3) != Z[879](=0x5baf)
# [mhartid 0] **ERROR**: Y[881](=0x5bda) != Z[881](=0x5bc4)
# [mhartid 0] **ERROR**: Y[884](=0x5baa) != Z[884](=0x5b97)
# [mhartid 0] **ERROR**: Y[892](=0x5b9a) != Z[892](=0x5b85)
# [mhartid 0] **ERROR**: Y[894](=0x5c0d) != Z[894](=0x5bfb)
# [mhartid 0] **ERROR**: Y[896](=0x5bc1) != Z[896](=0x5bad)
# [mhartid 0] **ERROR**: Y[901](=0x5baf) != Z[901](=0x5b9c)
# [mhartid 0] **ERROR**: Y[909](=0x5bde) != Z[909](=0x5bcb)
# [mhartid 0] **ERROR**: Y[918](=0x5be4) != Z[918](=0x5bce)
# [mhartid 0] **ERROR**: Y[921](=0x5c04) != Z[921](=0x5bf2)
# [mhartid 0] **ERROR**: Y[923](=0x5bfc) != Z[923](=0x5bdb)
# [mhartid 0] **ERROR**: Y[927](=0x5bed) != Z[927](=0x5bd6)
# [mhartid 0] **ERROR**: Y[928](=0x5bec) != Z[928](=0x5bd7)
# [mhartid 0] **ERROR**: Y[929](=0x5bf1) != Z[929](=0x5bde)
# [mhartid 0] **ERROR**: Y[937](=0x5bf0) != Z[937](=0x5bde)
# [mhartid 0] **ERROR**: Y[940](=0x5bc8) != Z[940](=0x5bb3)
# [mhartid 0] **ERROR**: Y[943](=0x5bbb) != Z[943](=0x5ba8)
# [mhartid 0] **ERROR**: Y[945](=0x5bdb) != Z[945](=0x5bc9)
# [mhartid 0] **ERROR**: Y[946](=0x5bb4) != Z[946](=0x5ba0)
# [mhartid 0] **ERROR**: Y[951](=0x5ba0) != Z[951](=0x5b8a)
# [mhartid 0] **ERROR**: Y[952](=0x5bf3) != Z[952](=0x5be1)
# [mhartid 0] **ERROR**: Y[961](=0x5be2) != Z[961](=0x5bcf)
# [mhartid 0] **ERROR**: Y[963](=0x5bf1) != Z[963](=0x5bdf)
# [mhartid 0] **ERROR**: Y[975](=0x5bd6) != Z[975](=0x5bc1)
# [mhartid 0] **ERROR**: Y[976](=0x5bf2) != Z[976](=0x5bdc)
# [mhartid 0] **ERROR**: Y[982](=0x5bea) != Z[982](=0x5bd7)
# [mhartid 0] **ERROR**: Y[991](=0x5bd2) != Z[991](=0x5bc0)
# [mhartid 0] **ERROR**: Y[994](=0x5bb0) != Z[994](=0x5b94)
# [mhartid 0] **ERROR**: Y[1003](=0x5bb4) != Z[1003](=0x5ba2)
# [mhartid 0] **ERROR**: Y[1005](=0x5bc0) != Z[1005](=0x5ba6)
# [mhartid 0] **ERROR**: Y[1007](=0x5ba8) != Z[1007](=0x5b8b)
# [mhartid 0] **ERROR**: Y[1009](=0x5bb8) != Z[1009](=0x5ba3)
# [mhartid 0] **ERROR**: Y[1015](=0x5bdc) != Z[1015](=0x5bc8)
# [mhartid 0] **ERROR**: Y[1018](=0x5b8e) != Z[1018](=0x5b7a)
# [mhartid 0] **ERROR**: Y[1019](=0x5bcf) != Z[1019](=0x5bb7)
# [mhartid 0] Finished test with 273 errors
# TILE[          0] ERRORS:  273
# ** Fatal: SIMULATION FINISHED WITH EXIT CODE: 1
#    Time: 7712030 ns  Scope: magia_tb File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/target/sim/src/mesh/magia_tb.sv Line: 50
# ** Note: $finish    : /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA/target/sim/src/mesh/magia_tb.sv(50)
#    Time: 7712030 ns  Iteration: 0  Instance: /magia_tb
# End time: 04:05:38 on Nov 30,2025, Elapsed time: 81:57:13
# Errors: 1, Warnings: 256
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_16x16/MAGIA'
