	component mehdi is
		port (
			clk_clk                                : in  std_logic                    := 'X'; -- clk
			f6_avalon_verin_0_conduit_end_out_pwm  : out std_logic;                           -- out_pwm
			f6_avalon_verin_0_conduit_end_out_sens : out std_logic;                           -- out_sens
			f6_avalon_verin_0_conduit_end_clk_adc  : out std_logic;                           -- clk_adc
			f6_avalon_verin_0_conduit_end_cs_n     : out std_logic;                           -- cs_n
			f6_avalon_verin_0_conduit_end_data_in  : in  std_logic                    := 'X'; -- data_in
			pio_0_external_connection_export       : out std_logic_vector(7 downto 0);        -- export
			reset_reset_n                          : in  std_logic                    := 'X'  -- reset_n
		);
	end component mehdi;

