
build/rotaryEnc.elf:     file format elf32-littlearm


Disassembly of section .text:

08000140 <Reset_Handler>:
 8000140:	b672      	cpsid	i
 8000142:	4821      	ldr	r0, [pc, #132]	; (80001c8 <endfiniloop+0x4>)
 8000144:	f380 8809 	msr	PSP, r0
 8000148:	2002      	movs	r0, #2
 800014a:	f380 8814 	msr	CONTROL, r0
 800014e:	f3bf 8f6f 	isb	sy
 8000152:	f001 f9a5 	bl	80014a0 <__core_init>
 8000156:	f001 fd03 	bl	8001b60 <__early_init>
 800015a:	481c      	ldr	r0, [pc, #112]	; (80001cc <endfiniloop+0x8>)
 800015c:	491c      	ldr	r1, [pc, #112]	; (80001d0 <endfiniloop+0xc>)
 800015e:	4a1d      	ldr	r2, [pc, #116]	; (80001d4 <endfiniloop+0x10>)

08000160 <msloop>:
 8000160:	4291      	cmp	r1, r2
 8000162:	bf3c      	itt	cc
 8000164:	f841 0b04 	strcc.w	r0, [r1], #4
 8000168:	e7fa      	bcc.n	8000160 <msloop>
 800016a:	491b      	ldr	r1, [pc, #108]	; (80001d8 <endfiniloop+0x14>)
 800016c:	4a16      	ldr	r2, [pc, #88]	; (80001c8 <endfiniloop+0x4>)

0800016e <psloop>:
 800016e:	4291      	cmp	r1, r2
 8000170:	bf3c      	itt	cc
 8000172:	f841 0b04 	strcc.w	r0, [r1], #4
 8000176:	e7fa      	bcc.n	800016e <psloop>
 8000178:	4918      	ldr	r1, [pc, #96]	; (80001dc <endfiniloop+0x18>)
 800017a:	4a19      	ldr	r2, [pc, #100]	; (80001e0 <endfiniloop+0x1c>)
 800017c:	4b19      	ldr	r3, [pc, #100]	; (80001e4 <endfiniloop+0x20>)

0800017e <dloop>:
 800017e:	429a      	cmp	r2, r3
 8000180:	bf3e      	ittt	cc
 8000182:	f851 0b04 	ldrcc.w	r0, [r1], #4
 8000186:	f842 0b04 	strcc.w	r0, [r2], #4
 800018a:	e7f8      	bcc.n	800017e <dloop>
 800018c:	2000      	movs	r0, #0
 800018e:	4916      	ldr	r1, [pc, #88]	; (80001e8 <endfiniloop+0x24>)
 8000190:	4a16      	ldr	r2, [pc, #88]	; (80001ec <endfiniloop+0x28>)

08000192 <bloop>:
 8000192:	4291      	cmp	r1, r2
 8000194:	bf3c      	itt	cc
 8000196:	f841 0b04 	strcc.w	r0, [r1], #4
 800019a:	e7fa      	bcc.n	8000192 <bloop>
 800019c:	f001 f978 	bl	8001490 <__late_init>
 80001a0:	4c13      	ldr	r4, [pc, #76]	; (80001f0 <endfiniloop+0x2c>)
 80001a2:	4d14      	ldr	r5, [pc, #80]	; (80001f4 <endfiniloop+0x30>)

080001a4 <initloop>:
 80001a4:	42ac      	cmp	r4, r5
 80001a6:	da03      	bge.n	80001b0 <endinitloop>
 80001a8:	f854 1b04 	ldr.w	r1, [r4], #4
 80001ac:	4788      	blx	r1
 80001ae:	e7f9      	b.n	80001a4 <initloop>

080001b0 <endinitloop>:
 80001b0:	f003 f85e 	bl	8003270 <main>
 80001b4:	4c10      	ldr	r4, [pc, #64]	; (80001f8 <endfiniloop+0x34>)
 80001b6:	4d11      	ldr	r5, [pc, #68]	; (80001fc <endfiniloop+0x38>)

080001b8 <finiloop>:
 80001b8:	42ac      	cmp	r4, r5
 80001ba:	da03      	bge.n	80001c4 <endfiniloop>
 80001bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80001c0:	4788      	blx	r1
 80001c2:	e7f9      	b.n	80001b8 <finiloop>

080001c4 <endfiniloop>:
 80001c4:	f001 b95c 	b.w	8001480 <__default_exit>
 80001c8:	20000800 	.word	0x20000800
 80001cc:	55555555 	.word	0x55555555
 80001d0:	20000000 	.word	0x20000000
 80001d4:	20000400 	.word	0x20000400
 80001d8:	20000400 	.word	0x20000400
 80001dc:	080048c8 	.word	0x080048c8
 80001e0:	20000800 	.word	0x20000800
 80001e4:	20000828 	.word	0x20000828
 80001e8:	20000828 	.word	0x20000828
 80001ec:	20001aa0 	.word	0x20001aa0
 80001f0:	08000140 	.word	0x08000140
 80001f4:	08000140 	.word	0x08000140
 80001f8:	08000140 	.word	0x08000140
 80001fc:	08000140 	.word	0x08000140

08000200 <_port_switch>:
 8000200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000204:	f8c1 d00c 	str.w	sp, [r1, #12]
 8000208:	f8d0 d00c 	ldr.w	sp, [r0, #12]
 800020c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000210 <_port_thread_start>:
 8000210:	2300      	movs	r3, #0
 8000212:	f383 8811 	msr	BASEPRI, r3
 8000216:	4628      	mov	r0, r5
 8000218:	47a0      	blx	r4
 800021a:	2000      	movs	r0, #0
 800021c:	f001 f920 	bl	8001460 <chThdExit>

08000220 <_port_switch_from_isr>:
 8000220:	f000 fee6 	bl	8000ff0 <chSchDoReschedule>

08000224 <_port_exit_from_isr>:
 8000224:	df00      	svc	0
 8000226:	e7fe      	b.n	8000226 <_port_exit_from_isr+0x2>
	...

08000230 <usbStartTransmitI>:
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 8000230:	2201      	movs	r2, #1
 * @retval false        Operation started successfully.
 * @retval true         Endpoint busy, operation not started.
 *
 * @iclass
 */
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {
 8000232:	b430      	push	{r4, r5}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 8000234:	fa02 f301 	lsl.w	r3, r2, r1
 8000238:	8904      	ldrh	r4, [r0, #8]
 800023a:	b29b      	uxth	r3, r3
 800023c:	ea13 0504 	ands.w	r5, r3, r4
 8000240:	d002      	beq.n	8000248 <usbStartTransmitI+0x18>
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_in(usbp, ep);
  return false;
}
 8000242:	bc30      	pop	{r4, r5}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
    return true;
 8000244:	4610      	mov	r0, r2
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_in(usbp, ep);
  return false;
}
 8000246:	4770      	bx	lr
 8000248:	0089      	lsls	r1, r1, #2
 800024a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 800024e:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_TX(ep, EPR_STAT_TX_VALID);
 8000252:	680a      	ldr	r2, [r1, #0]

  if (usbGetTransmitStatusI(usbp, ep)) {
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000254:	4323      	orrs	r3, r4
 8000256:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
 800025a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800025e:	f082 0230 	eor.w	r2, r2, #48	; 0x30
 8000262:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000266:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800026a:	8103      	strh	r3, [r0, #8]
  usb_lld_start_in(usbp, ep);
  return false;
 800026c:	4628      	mov	r0, r5
}
 800026e:	bc30      	pop	{r4, r5}
 8000270:	600a      	str	r2, [r1, #0]
 8000272:	4770      	bx	lr
	...

08000280 <set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {

  usbp->address = usbp->setup[2];
 8000280:	f890 3076 	ldrb.w	r3, [r0, #118]	; 0x76
  usb_lld_set_address(usbp);
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8000284:	6842      	ldr	r2, [r0, #4]
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {

  usbp->address = usbp->setup[2];
 8000286:	f880 307e 	strb.w	r3, [r0, #126]	; 0x7e
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {

  STM32_USB->DADDR = (uint32_t)(usbp->address) | DADDR_EF;
 800028a:	4906      	ldr	r1, [pc, #24]	; (80002a4 <set_address+0x24>)
  usb_lld_set_address(usbp);
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 800028c:	6812      	ldr	r2, [r2, #0]
 800028e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 8000292:	b510      	push	{r4, lr}
 8000294:	4604      	mov	r4, r0
 8000296:	64cb      	str	r3, [r1, #76]	; 0x4c

  usbp->address = usbp->setup[2];
  usb_lld_set_address(usbp);
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8000298:	b10a      	cbz	r2, 800029e <set_address+0x1e>
 800029a:	2101      	movs	r1, #1
 800029c:	4790      	blx	r2
  usbp->state = USB_SELECTED;
 800029e:	2303      	movs	r3, #3
 80002a0:	7023      	strb	r3, [r4, #0]
 80002a2:	bd10      	pop	{r4, pc}
 80002a4:	40005c00 	.word	0x40005c00
	...

080002b0 <sduInterruptTransmitted>:
 *          interrupt endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduInterruptTransmitted(USBDriver *usbp, usbep_t ep) {
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
	...

080002c0 <sduRequestsHook>:
 * @retval true         Message handled internally.
 * @retval false        Message not handled.
 */
bool sduRequestsHook(USBDriver *usbp) {

  if ((usbp->setup[0] & USB_RTYPE_TYPE_MASK) == USB_RTYPE_TYPE_CLASS) {
 80002c0:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 80002c4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80002c8:	2b20      	cmp	r3, #32
 80002ca:	d001      	beq.n	80002d0 <sduRequestsHook+0x10>
    case CDC_SET_CONTROL_LINE_STATE:
      /* Nothing to do, there are no control lines.*/
      usbSetupTransfer(usbp, NULL, 0, NULL);
      return true;
    default:
      return false;
 80002cc:	2000      	movs	r0, #0
    }
  }
  return false;
}
 80002ce:	4770      	bx	lr
 * @retval false        Message not handled.
 */
bool sduRequestsHook(USBDriver *usbp) {

  if ((usbp->setup[0] & USB_RTYPE_TYPE_MASK) == USB_RTYPE_TYPE_CLASS) {
    switch (usbp->setup[1]) {
 80002d0:	f890 3075 	ldrb.w	r3, [r0, #117]	; 0x75
 80002d4:	2b21      	cmp	r3, #33	; 0x21
 80002d6:	d003      	beq.n	80002e0 <sduRequestsHook+0x20>
 80002d8:	2b22      	cmp	r3, #34	; 0x22
 80002da:	d009      	beq.n	80002f0 <sduRequestsHook+0x30>
 80002dc:	2b20      	cmp	r3, #32
 80002de:	d1f5      	bne.n	80002cc <sduRequestsHook+0xc>
    case CDC_GET_LINE_CODING:
      usbSetupTransfer(usbp, (uint8_t *)&linecoding, sizeof(linecoding), NULL);
      return true;
    case CDC_SET_LINE_CODING:
      usbSetupTransfer(usbp, (uint8_t *)&linecoding, sizeof(linecoding), NULL);
 80002e0:	4906      	ldr	r1, [pc, #24]	; (80002fc <sduRequestsHook+0x3c>)
 80002e2:	2207      	movs	r2, #7
 80002e4:	2300      	movs	r3, #0
 80002e6:	6681      	str	r1, [r0, #104]	; 0x68
 80002e8:	66c2      	str	r2, [r0, #108]	; 0x6c
 80002ea:	6703      	str	r3, [r0, #112]	; 0x70
      return true;
 80002ec:	2001      	movs	r0, #1
 80002ee:	4770      	bx	lr
    case CDC_SET_CONTROL_LINE_STATE:
      /* Nothing to do, there are no control lines.*/
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80002f0:	2300      	movs	r3, #0
 80002f2:	6683      	str	r3, [r0, #104]	; 0x68
 80002f4:	66c3      	str	r3, [r0, #108]	; 0x6c
 80002f6:	6703      	str	r3, [r0, #112]	; 0x70
      return true;
 80002f8:	2001      	movs	r0, #1
 80002fa:	4770      	bx	lr
 80002fc:	20000800 	.word	0x20000800

08000300 <SVC_Handler>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8000300:	f3ef 8309 	mrs	r3, PSP
  /* The port_extctx structure is pointed by the PSP register.*/
  ctxp = (struct port_extctx *)__get_PSP();

  /* Discarding the current exception context and positioning the stack to
     point to the real one.*/
  ctxp++;
 8000304:	3320      	adds	r3, #32

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 8000306:	f383 8809 	msr	PSP, r3

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800030a:	2300      	movs	r3, #0
 800030c:	f383 8811 	msr	BASEPRI, r3
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
	...

08000320 <chCoreAlloc>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAlloc(size_t size) {
 8000320:	b410      	push	{r4}
 8000322:	2320      	movs	r3, #32
 8000324:	f383 8811 	msr	BASEPRI, r3

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 8000328:	4c09      	ldr	r4, [pc, #36]	; (8000350 <chCoreAlloc+0x30>)
 800032a:	4b0a      	ldr	r3, [pc, #40]	; (8000354 <chCoreAlloc+0x34>)
 800032c:	6822      	ldr	r2, [r4, #0]
 800032e:	6819      	ldr	r1, [r3, #0]
void *chCoreAllocI(size_t size) {
  void *p;

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
 8000330:	1dc3      	adds	r3, r0, #7
 8000332:	f023 0307 	bic.w	r3, r3, #7
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 8000336:	1a89      	subs	r1, r1, r2
 8000338:	428b      	cmp	r3, r1
  /*lint -restore*/
    return NULL;
  }
  p = nextmem;
  nextmem += size;
 800033a:	bf9d      	ittte	ls
 800033c:	189b      	addls	r3, r3, r2
 800033e:	6023      	strls	r3, [r4, #0]

  return p;
 8000340:	4610      	movls	r0, r2

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
  /*lint -restore*/
    return NULL;
 8000342:	2000      	movhi	r0, #0
 8000344:	2300      	movs	r3, #0
 8000346:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocI(size);
  chSysUnlock();

  return p;
}
 800034a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800034e:	4770      	bx	lr
 8000350:	20001754 	.word	0x20001754
 8000354:	200014b4 	.word	0x200014b4
	...

08000360 <wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void wakeup(void *p) {
 8000360:	b410      	push	{r4}
 8000362:	2320      	movs	r3, #32
 8000364:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = (thread_t *)p;

  chSysLockFromISR();
  switch (tp->p_state) {
 8000368:	7f03      	ldrb	r3, [r0, #28]
 800036a:	2b07      	cmp	r3, #7
 800036c:	d80e      	bhi.n	800038c <wakeup+0x2c>
 800036e:	e8df f003 	tbb	[pc, r3]
 8000372:	0d27      	.short	0x0d27
 8000374:	0408230d 	.word	0x0408230d
 8000378:	080d      	.short	0x080d
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->p_u.wtsemp);
 800037a:	6a02      	ldr	r2, [r0, #32]
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->s_cnt++;
 800037c:	6893      	ldr	r3, [r2, #8]
 800037e:	3301      	adds	r3, #1
 8000380:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8000382:	e890 000c 	ldmia.w	r0, {r2, r3}
 8000386:	601a      	str	r2, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 8000388:	6802      	ldr	r2, [r0, #0]
 800038a:	6053      	str	r3, [r2, #4]
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 800038c:	f04f 34ff 	mov.w	r4, #4294967295
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8000390:	2200      	movs	r2, #0
 8000392:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 8000394:	4b0d      	ldr	r3, [pc, #52]	; (80003cc <wakeup+0x6c>)
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 8000396:	6204      	str	r4, [r0, #32]
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8000398:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800039a:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800039c:	689a      	ldr	r2, [r3, #8]
 800039e:	428a      	cmp	r2, r1
 80003a0:	d2fb      	bcs.n	800039a <wakeup+0x3a>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 80003a2:	685a      	ldr	r2, [r3, #4]
 80003a4:	2100      	movs	r1, #0
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 80003a6:	6003      	str	r3, [r0, #0]
  tp->p_prev = cp->p_prev;
 80003a8:	6042      	str	r2, [r0, #4]
  tp->p_prev->p_next = tp;
 80003aa:	6010      	str	r0, [r2, #0]
  cp->p_prev = tp;
 80003ac:	6058      	str	r0, [r3, #4]
 80003ae:	f381 8811 	msr	BASEPRI, r1
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 80003b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80003b6:	4770      	bx	lr
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
    return;
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
 80003b8:	6a03      	ldr	r3, [r0, #32]
 80003ba:	2200      	movs	r2, #0
 80003bc:	601a      	str	r2, [r3, #0]
 80003be:	e7e5      	b.n	800038c <wakeup+0x2c>
 80003c0:	2300      	movs	r3, #0
 80003c2:	f383 8811 	msr	BASEPRI, r3
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 80003c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80003ca:	4770      	bx	lr
 80003cc:	200018e0 	.word	0x200018e0

080003d0 <_idle_thread.lto_priv.61>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
 80003d0:	e7fe      	b.n	80003d0 <_idle_thread.lto_priv.61>
 80003d2:	bf00      	nop
	...

080003e0 <_usb_ep0out>:
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {

  (void)ep;
  switch (usbp->ep0state) {
 80003e0:	f890 2064 	ldrb.w	r2, [r0, #100]	; 0x64
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80003e4:	b538      	push	{r3, r4, r5, lr}
 80003e6:	2a06      	cmp	r2, #6
 80003e8:	d80a      	bhi.n	8000400 <_usb_ep0out+0x20>
 80003ea:	2301      	movs	r3, #1
 80003ec:	4093      	lsls	r3, r2
 80003ee:	f013 0f67 	tst.w	r3, #103	; 0x67
 80003f2:	4604      	mov	r4, r0
 80003f4:	d111      	bne.n	800041a <_usb_ep0out+0x3a>
 80003f6:	f013 0508 	ands.w	r5, r3, #8
 80003fa:	d102      	bne.n	8000402 <_usb_ep0out+0x22>
 80003fc:	06db      	lsls	r3, r3, #27
 80003fe:	d42e      	bmi.n	800045e <_usb_ep0out+0x7e>
 8000400:	bd38      	pop	{r3, r4, r5, pc}
    return;
  case USB_EP0_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeI(usbp, 0) != 0U) {
 8000402:	68c3      	ldr	r3, [r0, #12]
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	689b      	ldr	r3, [r3, #8]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d1f9      	bne.n	8000400 <_usb_ep0out+0x20>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 800040c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800040e:	b103      	cbz	r3, 8000412 <_usb_ep0out+0x32>
      usbp->ep0endcb(usbp);
 8000410:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 8000412:	2300      	movs	r3, #0
 8000414:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 8000418:	bd38      	pop	{r3, r4, r5, pc}
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_TX(ep, EPR_STAT_TX_STALL);
 800041a:	4a1c      	ldr	r2, [pc, #112]	; (800048c <_usb_ep0out+0xac>)
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
    usb_lld_stall_out(usbp, 0);
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800041c:	6841      	ldr	r1, [r0, #4]
 800041e:	6813      	ldr	r3, [r2, #0]
 8000420:	680d      	ldr	r5, [r1, #0]
 8000422:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8000426:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800042a:	f083 0310 	eor.w	r3, r3, #16
 800042e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000432:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000436:	6013      	str	r3, [r2, #0]
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_RX(ep, EPR_STAT_RX_STALL);
 8000438:	6813      	ldr	r3, [r2, #0]
 800043a:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800043e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000442:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8000446:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800044a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800044e:	6013      	str	r3, [r2, #0]
 8000450:	b10d      	cbz	r5, 8000456 <_usb_ep0out+0x76>
 8000452:	2105      	movs	r1, #5
 8000454:	47a8      	blx	r5
    usbp->ep0state = USB_EP0_ERROR;
 8000456:	2306      	movs	r3, #6
 8000458:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 800045c:	bd38      	pop	{r3, r4, r5, pc}
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800045e:	68c3      	ldr	r3, [r0, #12]

  (void)ep;
  switch (usbp->ep0state) {
  case USB_EP0_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_SENDING_STS;
 8000460:	2205      	movs	r2, #5
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8000462:	695b      	ldr	r3, [r3, #20]
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 8000464:	4629      	mov	r1, r5

  (void)ep;
  switch (usbp->ep0state) {
  case USB_EP0_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_SENDING_STS;
 8000466:	f880 2064 	strb.w	r2, [r0, #100]	; 0x64
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800046a:	701d      	strb	r5, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 800046c:	60dd      	str	r5, [r3, #12]
  isp->txsize             = n;
 800046e:	605d      	str	r5, [r3, #4]
  isp->txcnt              = 0;
 8000470:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 8000472:	f001 fbbd 	bl	8001bf0 <usb_lld_prepare_transmit>
 8000476:	2320      	movs	r3, #32
 8000478:	f383 8811 	msr	BASEPRI, r3
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_SENDING_STS;
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    usbPrepareTransmit(usbp, 0, NULL, 0);
    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, 0);
 800047c:	4620      	mov	r0, r4
 800047e:	4629      	mov	r1, r5
 8000480:	f7ff fed6 	bl	8000230 <usbStartTransmitI>
 8000484:	f385 8811 	msr	BASEPRI, r5
 8000488:	bd38      	pop	{r3, r4, r5, pc}
 800048a:	bf00      	nop
 800048c:	40005c00 	.word	0x40005c00

08000490 <onotify.lto_priv.60>:
/**
 * @brief   Notification of data inserted into the output queue.
 *
 * @param[in] qp        the queue pointer.
 */
static void onotify(io_queue_t *qp) {
 8000490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t n;
  SerialUSBDriver *sdup = qGetLink(qp);
 8000492:	6a04      	ldr	r4, [r0, #32]

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8000494:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 8000498:	6813      	ldr	r3, [r2, #0]
 800049a:	7819      	ldrb	r1, [r3, #0]
 800049c:	2904      	cmp	r1, #4
 800049e:	d000      	beq.n	80004a2 <onotify.lto_priv.60+0x12>
 80004a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80004a2:	7a21      	ldrb	r1, [r4, #8]
 80004a4:	2902      	cmp	r1, #2
 80004a6:	d1fb      	bne.n	80004a0 <onotify.lto_priv.60+0x10>
    return;
  }

  /* If there is not an ongoing transaction and the output queue contains
     data then a new transaction is started.*/
  if (!usbGetTransmitStatusI(sdup->config->usbp, sdup->config->bulk_in)) {
 80004a8:	7912      	ldrb	r2, [r2, #4]
 80004aa:	891b      	ldrh	r3, [r3, #8]
 80004ac:	2601      	movs	r6, #1
 80004ae:	fa06 f202 	lsl.w	r2, r6, r2
 80004b2:	ea12 0503 	ands.w	r5, r2, r3
 80004b6:	d1f3      	bne.n	80004a0 <onotify.lto_priv.60+0x10>
 */
static inline size_t chOQGetFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(oqp) - chQSpaceI(oqp));
 80004b8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80004ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80004bc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80004be:	1ad3      	subs	r3, r2, r3
    if ((n = oqGetFullI(&sdup->oqueue)) > 0U) {
 80004c0:	1a5b      	subs	r3, r3, r1
 80004c2:	d0ed      	beq.n	80004a0 <onotify.lto_priv.60+0x10>
 80004c4:	f385 8811 	msr	BASEPRI, r5
      osalSysUnlock();

      usbPrepareQueuedTransmit(sdup->config->usbp,
 80004c8:	f8d4 1254 	ldr.w	r1, [r4, #596]	; 0x254
 80004cc:	f104 0730 	add.w	r7, r4, #48	; 0x30
 80004d0:	680a      	ldr	r2, [r1, #0]
 80004d2:	7909      	ldrb	r1, [r1, #4]
  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 80004d4:	4610      	mov	r0, r2
 *
 * @special
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80004d6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80004da:	68d2      	ldr	r2, [r2, #12]
 80004dc:	6952      	ldr	r2, [r2, #20]

  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
 80004de:	6053      	str	r3, [r2, #4]
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
 80004e0:	7016      	strb	r6, [r2, #0]
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;
 80004e2:	6095      	str	r5, [r2, #8]
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
 80004e4:	60d7      	str	r7, [r2, #12]
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 80004e6:	f001 fb83 	bl	8001bf0 <usb_lld_prepare_transmit>
 80004ea:	2320      	movs	r3, #32
 80004ec:	f383 8811 	msr	BASEPRI, r3
                               sdup->config->bulk_in,
                               &sdup->oqueue, n);

      osalSysLock();
      (void) usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in);
 80004f0:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 80004f4:	6818      	ldr	r0, [r3, #0]
 80004f6:	7919      	ldrb	r1, [r3, #4]
    }
  }
}
 80004f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      usbPrepareQueuedTransmit(sdup->config->usbp,
                               sdup->config->bulk_in,
                               &sdup->oqueue, n);

      osalSysLock();
      (void) usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in);
 80004fc:	f7ff be98 	b.w	8000230 <usbStartTransmitI>

08000500 <chSchDoRescheduleAhead>:
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
 8000500:	4a0d      	ldr	r2, [pc, #52]	; (8000538 <chSchDoRescheduleAhead+0x38>)
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 8000502:	b4f0      	push	{r4, r5, r6, r7}
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 8000504:	6810      	ldr	r0, [r2, #0]
  thread_t *otp, *cp;

  otp = currp;
 8000506:	6994      	ldr	r4, [r2, #24]

  tqp->p_next = tp->p_next;
 8000508:	6805      	ldr	r5, [r0, #0]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800050a:	2701      	movs	r7, #1

  otp->p_state = CH_STATE_READY;
 800050c:	2600      	movs	r6, #0
 800050e:	68a1      	ldr	r1, [r4, #8]
 8000510:	462b      	mov	r3, r5
  tqp->p_next->p_prev = (thread_t *)tqp;
 8000512:	606a      	str	r2, [r5, #4]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8000514:	6015      	str	r5, [r2, #0]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 8000516:	7707      	strb	r7, [r0, #28]
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 8000518:	6190      	str	r0, [r2, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 800051a:	7726      	strb	r6, [r4, #28]
 800051c:	e000      	b.n	8000520 <chSchDoRescheduleAhead+0x20>
 800051e:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
 8000520:	689a      	ldr	r2, [r3, #8]
 8000522:	428a      	cmp	r2, r1
 8000524:	d8fb      	bhi.n	800051e <chSchDoRescheduleAhead+0x1e>
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
 8000526:	685a      	ldr	r2, [r3, #4]
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 8000528:	4621      	mov	r1, r4
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
 800052a:	6023      	str	r3, [r4, #0]
  otp->p_prev = cp->p_prev;
 800052c:	6062      	str	r2, [r4, #4]
  otp->p_prev->p_next = otp;
 800052e:	6014      	str	r4, [r2, #0]
  cp->p_prev = otp;
 8000530:	605c      	str	r4, [r3, #4]

  chSysSwitch(currp, otp);
}
 8000532:	bcf0      	pop	{r4, r5, r6, r7}
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 8000534:	f7ff be64 	b.w	8000200 <_port_switch>
 8000538:	200018e0 	.word	0x200018e0
 800053c:	00000000 	.word	0x00000000

08000540 <chSchGoSleepS>:
void chSchGoSleepS(tstate_t newstate) {
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
 8000540:	4b07      	ldr	r3, [pc, #28]	; (8000560 <chSchGoSleepS+0x20>)
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8000542:	b430      	push	{r4, r5}
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 8000544:	681a      	ldr	r2, [r3, #0]
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
 8000546:	6999      	ldr	r1, [r3, #24]

  tqp->p_next = tp->p_next;
 8000548:	6814      	ldr	r4, [r2, #0]
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800054a:	2501      	movs	r5, #1
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
  otp->p_state = newstate;
 800054c:	7708      	strb	r0, [r1, #28]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800054e:	6063      	str	r3, [r4, #4]
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 8000550:	7715      	strb	r5, [r2, #28]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8000552:	601c      	str	r4, [r3, #0]
  chSysSwitch(currp, otp);
 8000554:	4610      	mov	r0, r2
}
 8000556:	bc30      	pop	{r4, r5}
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 8000558:	619a      	str	r2, [r3, #24]
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
  chSysSwitch(currp, otp);
 800055a:	f7ff be51 	b.w	8000200 <_port_switch>
 800055e:	bf00      	nop
 8000560:	200018e0 	.word	0x200018e0
	...

08000570 <chSchGoSleepTimeoutS>:
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 8000570:	f64f 73ff 	movw	r3, #65535	; 0xffff
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 8000574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 8000578:	4299      	cmp	r1, r3
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 800057a:	b086      	sub	sp, #24

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 800057c:	d051      	beq.n	8000622 <chSchGoSleepTimeoutS+0xb2>
    virtual_timer_t vt;

    chVTDoSetI(&vt, time, wakeup, currp);
 800057e:	4c49      	ldr	r4, [pc, #292]	; (80006a4 <chSchGoSleepTimeoutS+0x134>)
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8000580:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8000584:	4625      	mov	r5, r4
 8000586:	f855 2f1c 	ldr.w	r2, [r5, #28]!
 800058a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    systime_t now = chVTGetSystemTimeX();

    /* If the requested delay is lower than the minimum safe delta then it
       is raised to the minimum safe value.*/
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
 800058c:	2901      	cmp	r1, #1
 800058e:	4606      	mov	r6, r0

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
  vtp->vt_func = vtfunc;
 8000590:	f8df e114 	ldr.w	lr, [pc, #276]	; 80006a8 <chSchGoSleepTimeoutS+0x138>
  systime_t delta;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
 8000594:	69a0      	ldr	r0, [r4, #24]
    systime_t now = chVTGetSystemTimeX();

    /* If the requested delay is lower than the minimum safe delta then it
       is raised to the minimum safe value.*/
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
 8000596:	bf98      	it	ls
 8000598:	2102      	movls	r1, #2
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800059a:	42aa      	cmp	r2, r5
  systime_t delta;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
 800059c:	9005      	str	r0, [sp, #20]
 800059e:	b29b      	uxth	r3, r3
  vtp->vt_func = vtfunc;
 80005a0:	f8cd e010 	str.w	lr, [sp, #16]
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 80005a4:	d064      	beq.n	8000670 <chSchGoSleepTimeoutS+0x100>
      return;
    }

    /* Special case where the timer will be placed as first element in a
       non-empty list, the alarm needs to be recalculated.*/
    delta = now + delay - ch.vtlist.vt_lasttime;
 80005a6:	4419      	add	r1, r3
 80005a8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80005aa:	b289      	uxth	r1, r1
    if (delta < ch.vtlist.vt_next->vt_delta) {
 80005ac:	8910      	ldrh	r0, [r2, #8]
      return;
    }

    /* Special case where the timer will be placed as first element in a
       non-empty list, the alarm needs to be recalculated.*/
    delta = now + delay - ch.vtlist.vt_lasttime;
 80005ae:	1acb      	subs	r3, r1, r3
 80005b0:	b29b      	uxth	r3, r3
    if (delta < ch.vtlist.vt_next->vt_delta) {
 80005b2:	4283      	cmp	r3, r0
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 80005b4:	bf38      	it	cc
 80005b6:	6379      	strcc	r1, [r7, #52]	; 0x34
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 80005b8:	4283      	cmp	r3, r0
 80005ba:	d905      	bls.n	80005c8 <chSchGoSleepTimeoutS+0x58>
    delta -= p->vt_delta;
    p = p->vt_next;
 80005bc:	6812      	ldr	r2, [r2, #0]

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
    delta -= p->vt_delta;
 80005be:	1a1b      	subs	r3, r3, r0
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 80005c0:	8910      	ldrh	r0, [r2, #8]
    delta -= p->vt_delta;
 80005c2:	b29b      	uxth	r3, r3
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 80005c4:	4298      	cmp	r0, r3
 80005c6:	d3f9      	bcc.n	80005bc <chSchGoSleepTimeoutS+0x4c>
  vtp->vt_delta = delta

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
  ch.vtlist.vt_delta = (systime_t)-1;
 80005c8:	f64f 70ff 	movw	r0, #65535	; 0xffff
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
  vtp->vt_prev = vtp->vt_next->vt_prev;
 80005cc:	6851      	ldr	r1, [r2, #4]
  vtp->vt_prev->vt_next = vtp;
 80005ce:	f10d 0804 	add.w	r8, sp, #4
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
  vtp->vt_prev = vtp->vt_next->vt_prev;
 80005d2:	9102      	str	r1, [sp, #8]
    delta -= p->vt_delta;
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
 80005d4:	9201      	str	r2, [sp, #4]
  vtp->vt_prev = vtp->vt_next->vt_prev;
  vtp->vt_prev->vt_next = vtp;
 80005d6:	f8c1 8000 	str.w	r8, [r1]
  p->vt_prev = vtp;
 80005da:	f8c2 8004 	str.w	r8, [r2, #4]
  vtp->vt_delta = delta
 80005de:	f8ad 300c 	strh.w	r3, [sp, #12]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 80005e2:	8911      	ldrh	r1, [r2, #8]
 80005e4:	1acb      	subs	r3, r1, r3
 80005e6:	8113      	strh	r3, [r2, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 80005e8:	84a0      	strh	r0, [r4, #36]	; 0x24
    chSchGoSleepS(newstate);
 80005ea:	4630      	mov	r0, r6
 80005ec:	f7ff ffa8 	bl	8000540 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 80005f0:	9b04      	ldr	r3, [sp, #16]
 80005f2:	b18b      	cbz	r3, 8000618 <chSchGoSleepTimeoutS+0xa8>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  systime_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
 80005f4:	69e3      	ldr	r3, [r4, #28]
 80005f6:	4a2b      	ldr	r2, [pc, #172]	; (80006a4 <chSchGoSleepTimeoutS+0x134>)
 80005f8:	4543      	cmp	r3, r8
 80005fa:	d01a      	beq.n	8000632 <chSchGoSleepTimeoutS+0xc2>
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
 80005fc:	9a02      	ldr	r2, [sp, #8]
 80005fe:	9b01      	ldr	r3, [sp, #4]
    vtp->vt_next->vt_prev = vtp->vt_prev;
    vtp->vt_func = NULL;
 8000600:	2100      	movs	r1, #0

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
 8000602:	6013      	str	r3, [r2, #0]
    vtp->vt_next->vt_prev = vtp->vt_prev;
 8000604:	9b01      	ldr	r3, [sp, #4]
    vtp->vt_func = NULL;

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->vt_next)
 8000606:	42ab      	cmp	r3, r5
  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
    vtp->vt_next->vt_prev = vtp->vt_prev;
 8000608:	605a      	str	r2, [r3, #4]
    vtp->vt_func = NULL;
 800060a:	9104      	str	r1, [sp, #16]

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->vt_next)
 800060c:	d004      	beq.n	8000618 <chSchGoSleepTimeoutS+0xa8>
      vtp->vt_next->vt_delta += vtp->vt_delta;
 800060e:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 8000612:	891a      	ldrh	r2, [r3, #8]
 8000614:	440a      	add	r2, r1
 8000616:	811a      	strh	r2, [r3, #8]
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->p_u.rdymsg;
 8000618:	69a3      	ldr	r3, [r4, #24]
}
 800061a:	6a18      	ldr	r0, [r3, #32]
 800061c:	b006      	add	sp, #24
 800061e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (chVTIsArmedI(&vt)) {
      chVTDoResetI(&vt);
    }
  }
  else {
    chSchGoSleepS(newstate);
 8000622:	f7ff ff8d 	bl	8000540 <chSchGoSleepS>
 8000626:	4c1f      	ldr	r4, [pc, #124]	; (80006a4 <chSchGoSleepTimeoutS+0x134>)
  }

  return currp->p_u.rdymsg;
 8000628:	69a3      	ldr	r3, [r4, #24]
}
 800062a:	6a18      	ldr	r0, [r3, #32]
 800062c:	b006      	add	sp, #24
 800062e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.vt_next = vtp->vt_next;
 8000632:	9e01      	ldr	r6, [sp, #4]
  ch.vtlist.vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
  vtp->vt_func = NULL;
 8000634:	2300      	movs	r3, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8000636:	42ae      	cmp	r6, r5

    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.vt_next = vtp->vt_next;
 8000638:	61d6      	str	r6, [r2, #28]
  ch.vtlist.vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800063a:	6075      	str	r5, [r6, #4]
  vtp->vt_func = NULL;
 800063c:	9304      	str	r3, [sp, #16]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800063e:	d02c      	beq.n	800069a <chSchGoSleepTimeoutS+0x12a>
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8000640:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000644:	6a41      	ldr	r1, [r0, #36]	; 0x24
/*  if (ch.vtlist.vt_next->vt_delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;
 8000646:	8cd5      	ldrh	r5, [r2, #38]	; 0x26

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.vt_next->vt_delta += vtp->vt_delta;
 8000648:	f8bd 700c 	ldrh.w	r7, [sp, #12]
 800064c:	8933      	ldrh	r3, [r6, #8]
 800064e:	b28a      	uxth	r2, r1
/*  if (ch.vtlist.vt_next->vt_delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;
 8000650:	1b51      	subs	r1, r2, r5

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.vt_next->vt_delta += vtp->vt_delta;
 8000652:	443b      	add	r3, r7
 8000654:	b29b      	uxth	r3, r3
/*  if (ch.vtlist.vt_next->vt_delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;
 8000656:	b289      	uxth	r1, r1

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= ch.vtlist.vt_next->vt_delta) {
 8000658:	428b      	cmp	r3, r1

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.vt_next->vt_delta += vtp->vt_delta;
 800065a:	8133      	strh	r3, [r6, #8]
  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= ch.vtlist.vt_next->vt_delta) {
 800065c:	d9dc      	bls.n	8000618 <chSchGoSleepTimeoutS+0xa8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = ch.vtlist.vt_next->vt_delta - nowdelta;
 800065e:	1a5b      	subs	r3, r3, r1
 8000660:	b29b      	uxth	r3, r3

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (systime_t)CH_CFG_ST_TIMEDELTA) {
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
 8000662:	2b01      	cmp	r3, #1
 8000664:	bf98      	it	ls
 8000666:	2302      	movls	r3, #2
  }

  port_timer_set_alarm(ch.vtlist.vt_lasttime + nowdelta + delta);
 8000668:	4413      	add	r3, r2
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 800066a:	b29b      	uxth	r3, r3
 800066c:	6343      	str	r3, [r0, #52]	; 0x34
 800066e:	e7d3      	b.n	8000618 <chSchGoSleepTimeoutS+0xa8>
      vtp->vt_next = (virtual_timer_t *)&ch.vtlist;
      vtp->vt_prev = (virtual_timer_t *)&ch.vtlist;
      vtp->vt_delta = delay;

      /* Being the first element in the list the alarm timer is started.*/
      port_timer_start_alarm(ch.vtlist.vt_lasttime + delay);
 8000670:	18ca      	adds	r2, r1, r3
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
      ch.vtlist.vt_next = vtp;
 8000672:	f10d 0804 	add.w	r8, sp, #4
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8000676:	b292      	uxth	r2, r2
  STM32_ST_TIM->SR     = 0;
 8000678:	f04f 0e00 	mov.w	lr, #0
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800067c:	2002      	movs	r0, #2
    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
 800067e:	84e3      	strh	r3, [r4, #38]	; 0x26
      ch.vtlist.vt_next = vtp;
      ch.vtlist.vt_prev = vtp;
      vtp->vt_next = (virtual_timer_t *)&ch.vtlist;
 8000680:	9501      	str	r5, [sp, #4]
      vtp->vt_prev = (virtual_timer_t *)&ch.vtlist;
 8000682:	9502      	str	r5, [sp, #8]
      vtp->vt_delta = delay;
 8000684:	f8ad 100c 	strh.w	r1, [sp, #12]
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
      ch.vtlist.vt_next = vtp;
 8000688:	f8c4 801c 	str.w	r8, [r4, #28]
      ch.vtlist.vt_prev = vtp;
 800068c:	f8c4 8020 	str.w	r8, [r4, #32]
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8000690:	637a      	str	r2, [r7, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8000692:	f8c7 e010 	str.w	lr, [r7, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8000696:	60f8      	str	r0, [r7, #12]
 8000698:	e7a7      	b.n	80005ea <chSchGoSleepTimeoutS+0x7a>
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

  STM32_ST_TIM->DIER = 0;
 800069a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800069e:	60d3      	str	r3, [r2, #12]
 80006a0:	e7ba      	b.n	8000618 <chSchGoSleepTimeoutS+0xa8>
 80006a2:	bf00      	nop
 80006a4:	200018e0 	.word	0x200018e0
 80006a8:	08000361 	.word	0x08000361
 80006ac:	00000000 	.word	0x00000000

080006b0 <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 80006b0:	b169      	cbz	r1, 80006ce <chThdEnqueueTimeoutS+0x1e>
 80006b2:	4602      	mov	r2, r0
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 80006b4:	4b07      	ldr	r3, [pc, #28]	; (80006d4 <chThdEnqueueTimeoutS+0x24>)
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {
 80006b6:	b410      	push	{r4}

  if (TIME_IMMEDIATE == timeout) {
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 80006b8:	699b      	ldr	r3, [r3, #24]
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 80006ba:	6844      	ldr	r4, [r0, #4]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80006bc:	2004      	movs	r0, #4
 80006be:	e883 0014 	stmia.w	r3, {r2, r4}
  tp->p_prev->p_next = tp;
 80006c2:	6023      	str	r3, [r4, #0]
  tqp->p_prev = tp;
 80006c4:	6053      	str	r3, [r2, #4]
}
 80006c6:	f85d 4b04 	ldr.w	r4, [sp], #4
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80006ca:	f7ff bf51 	b.w	8000570 <chSchGoSleepTimeoutS>
}
 80006ce:	f04f 30ff 	mov.w	r0, #4294967295
 80006d2:	4770      	bx	lr
 80006d4:	200018e0 	.word	0x200018e0
	...

080006e0 <chOQWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chOQWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                        size_t n, systime_t timeout) {
 80006e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006e4:	b083      	sub	sp, #12
 80006e6:	4604      	mov	r4, r0
 80006e8:	468b      	mov	fp, r1
 80006ea:	4615      	mov	r5, r2
 80006ec:	9301      	str	r3, [sp, #4]
  qnotify_t nfy = oqp->q_notify;
 80006ee:	69c7      	ldr	r7, [r0, #28]
 80006f0:	f04f 0820 	mov.w	r8, #32
 80006f4:	f388 8811 	msr	BASEPRI, r8
  size_t w = 0;
 80006f8:	2600      	movs	r6, #0
 80006fa:	46b1      	mov	r9, r6
 */
static inline bool chOQIsFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(oqp) == 0U);
 80006fc:	68a3      	ldr	r3, [r4, #8]
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 80006fe:	f10b 0a01 	add.w	sl, fp, #1

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 8000702:	b1fb      	cbz	r3, 8000744 <chOQWriteTimeout+0x64>
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 8000704:	6962      	ldr	r2, [r4, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 8000706:	68a3      	ldr	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
 8000708:	1c50      	adds	r0, r2, #1
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800070a:	3b01      	subs	r3, #1
    *oqp->q_wrptr++ = *bp++;
 800070c:	6160      	str	r0, [r4, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800070e:	60a3      	str	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
 8000710:	f89b 3000 	ldrb.w	r3, [fp]
 8000714:	7013      	strb	r3, [r2, #0]
    if (oqp->q_wrptr >= oqp->q_top) {
 8000716:	6923      	ldr	r3, [r4, #16]
 8000718:	6962      	ldr	r2, [r4, #20]
 800071a:	429a      	cmp	r2, r3
      oqp->q_wrptr = oqp->q_buffer;
 800071c:	bf24      	itt	cs
 800071e:	68e3      	ldrcs	r3, [r4, #12]
 8000720:	6163      	strcs	r3, [r4, #20]
    }

    if (nfy != NULL) {
 8000722:	b10f      	cbz	r7, 8000728 <chOQWriteTimeout+0x48>
      nfy(oqp);
 8000724:	4620      	mov	r0, r4
 8000726:	47b8      	blx	r7
 8000728:	f389 8811 	msr	BASEPRI, r9
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
    if (--n == 0U) {
 800072c:	3d01      	subs	r5, #1
    if (nfy != NULL) {
      nfy(oqp);
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
 800072e:	f106 0601 	add.w	r6, r6, #1
    if (--n == 0U) {
 8000732:	d011      	beq.n	8000758 <chOQWriteTimeout+0x78>
 8000734:	f388 8811 	msr	BASEPRI, r8
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 8000738:	46d3      	mov	fp, sl
 800073a:	68a3      	ldr	r3, [r4, #8]
 800073c:	f10b 0a01 	add.w	sl, fp, #1

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 8000740:	2b00      	cmp	r3, #0
 8000742:	d1df      	bne.n	8000704 <chOQWriteTimeout+0x24>
      if (chThdEnqueueTimeoutS(&oqp->q_waiting, timeout) != Q_OK) {
 8000744:	4620      	mov	r0, r4
 8000746:	9901      	ldr	r1, [sp, #4]
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	f7ff ffb1 	bl	80006b0 <chThdEnqueueTimeoutS>
 800074e:	9b00      	ldr	r3, [sp, #0]
 8000750:	2800      	cmp	r0, #0
 8000752:	d0d3      	beq.n	80006fc <chOQWriteTimeout+0x1c>
 8000754:	f383 8811 	msr	BASEPRI, r3
    if (--n == 0U) {
      return w;
    }
    chSysLock();
  }
}
 8000758:	4630      	mov	r0, r6
 800075a:	b003      	add	sp, #12
 800075c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000760 <writet.lto_priv.71>:
  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, timeout);
}

static size_t writet(void *ip, const uint8_t *bp, size_t n, systime_t timeout) {

  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp, n, timeout);
 8000760:	3030      	adds	r0, #48	; 0x30
 8000762:	f7ff bfbd 	b.w	80006e0 <chOQWriteTimeout>
 8000766:	bf00      	nop
	...

08000770 <write.lto_priv.65>:
 * Interface implementation.
 */

static size_t write(void *ip, const uint8_t *bp, size_t n) {

  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp,
 8000770:	3030      	adds	r0, #48	; 0x30
 8000772:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000776:	f7ff bfb3 	b.w	80006e0 <chOQWriteTimeout>
 800077a:	bf00      	nop
 800077c:	0000      	movs	r0, r0
	...

08000780 <chOQPutTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {
 8000780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000782:	4604      	mov	r4, r0
 8000784:	460f      	mov	r7, r1
 8000786:	4616      	mov	r6, r2
 8000788:	2320      	movs	r3, #32
 800078a:	f383 8811 	msr	BASEPRI, r3
 800078e:	e005      	b.n	800079c <chOQPutTimeout+0x1c>

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8000790:	4620      	mov	r0, r4
 8000792:	4631      	mov	r1, r6
 8000794:	f7ff ff8c 	bl	80006b0 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 8000798:	2800      	cmp	r0, #0
 800079a:	db17      	blt.n	80007cc <chOQPutTimeout+0x4c>
 800079c:	68a5      	ldr	r5, [r4, #8]
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
 800079e:	2d00      	cmp	r5, #0
 80007a0:	d0f6      	beq.n	8000790 <chOQPutTimeout+0x10>
      return msg;
    }
  }

  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 80007a2:	6962      	ldr	r2, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 80007a4:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 80007a6:	1c51      	adds	r1, r2, #1
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 80007a8:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 80007aa:	6161      	str	r1, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 80007ac:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 80007ae:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80007b0:	6923      	ldr	r3, [r4, #16]
 80007b2:	6962      	ldr	r2, [r4, #20]
 80007b4:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 80007b6:	bf24      	itt	cs
 80007b8:	68e3      	ldrcs	r3, [r4, #12]
 80007ba:	6163      	strcs	r3, [r4, #20]
  }

  if (oqp->q_notify != NULL) {
 80007bc:	69e3      	ldr	r3, [r4, #28]
 80007be:	b10b      	cbz	r3, 80007c4 <chOQPutTimeout+0x44>
    oqp->q_notify(oqp);
 80007c0:	4620      	mov	r0, r4
 80007c2:	4798      	blx	r3
 80007c4:	2000      	movs	r0, #0
 80007c6:	f380 8811 	msr	BASEPRI, r0
  }
  chSysUnlock();

  return Q_OK;
}
 80007ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007cc:	f385 8811 	msr	BASEPRI, r5
 80007d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007d2:	bf00      	nop
	...

080007e0 <putt.lto_priv.69>:
  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, TIME_INFINITE);
}

static msg_t putt(void *ip, uint8_t b, systime_t timeout) {

  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, timeout);
 80007e0:	3030      	adds	r0, #48	; 0x30
 80007e2:	f7ff bfcd 	b.w	8000780 <chOQPutTimeout>
 80007e6:	bf00      	nop
	...

080007f0 <put.lto_priv.67>:
                       n, TIME_INFINITE);
}

static msg_t put(void *ip, uint8_t b) {

  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, TIME_INFINITE);
 80007f0:	3030      	adds	r0, #48	; 0x30
 80007f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007f6:	f7ff bfc3 	b.w	8000780 <chOQPutTimeout>
 80007fa:	bf00      	nop
 80007fc:	0000      	movs	r0, r0
	...

08000800 <chIQReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chIQReadTimeout(input_queue_t *iqp, uint8_t *bp,
                       size_t n, systime_t timeout) {
 8000800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000804:	4604      	mov	r4, r0
 8000806:	b083      	sub	sp, #12
 8000808:	4689      	mov	r9, r1
 800080a:	4693      	mov	fp, r2
 800080c:	461d      	mov	r5, r3
  qnotify_t nfy = iqp->q_notify;
 800080e:	f8d0 801c 	ldr.w	r8, [r0, #28]
 8000812:	2720      	movs	r7, #32
 8000814:	f387 8811 	msr	BASEPRI, r7
  size_t r = 0;
 8000818:	2600      	movs	r6, #0
 800081a:	46b2      	mov	sl, r6
 800081c:	9701      	str	r7, [sp, #4]

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    if (nfy != NULL) {
 800081e:	f1b8 0f00 	cmp.w	r8, #0
 8000822:	d007      	beq.n	8000834 <chIQReadTimeout+0x34>
      nfy(iqp);
 8000824:	4620      	mov	r0, r4
 8000826:	47c0      	blx	r8
 8000828:	e004      	b.n	8000834 <chIQReadTimeout+0x34>
    }

    while (chIQIsEmptyI(iqp)) {
      if (chThdEnqueueTimeoutS(&iqp->q_waiting, timeout) != Q_OK) {
 800082a:	4620      	mov	r0, r4
 800082c:	4629      	mov	r1, r5
 800082e:	f7ff ff3f 	bl	80006b0 <chThdEnqueueTimeoutS>
 8000832:	b9d0      	cbnz	r0, 800086a <chIQReadTimeout+0x6a>
 */
static inline bool chIQIsEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(iqp) == 0U);
 8000834:	68a7      	ldr	r7, [r4, #8]
  while (true) {
    if (nfy != NULL) {
      nfy(iqp);
    }

    while (chIQIsEmptyI(iqp)) {
 8000836:	2f00      	cmp	r7, #0
 8000838:	d0f7      	beq.n	800082a <chIQReadTimeout+0x2a>
        return r;
      }
    }

    iqp->q_counter--;
    *bp++ = *iqp->q_rdptr++;
 800083a:	69a2      	ldr	r2, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800083c:	68a3      	ldr	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
 800083e:	1c51      	adds	r1, r2, #1
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 8000840:	3b01      	subs	r3, #1
    *bp++ = *iqp->q_rdptr++;
 8000842:	61a1      	str	r1, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 8000844:	60a3      	str	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
 8000846:	7813      	ldrb	r3, [r2, #0]
 8000848:	f809 3b01 	strb.w	r3, [r9], #1
    if (iqp->q_rdptr >= iqp->q_top) {
 800084c:	6923      	ldr	r3, [r4, #16]
 800084e:	69a2      	ldr	r2, [r4, #24]
 8000850:	429a      	cmp	r2, r3
      iqp->q_rdptr = iqp->q_buffer;
 8000852:	bf24      	itt	cs
 8000854:	68e3      	ldrcs	r3, [r4, #12]
 8000856:	61a3      	strcs	r3, [r4, #24]
 8000858:	f38a 8811 	msr	BASEPRI, sl
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    r++;
 800085c:	3601      	adds	r6, #1
    if (--n == 0U) {
 800085e:	45b3      	cmp	fp, r6
 8000860:	d005      	beq.n	800086e <chIQReadTimeout+0x6e>
 8000862:	9b01      	ldr	r3, [sp, #4]
 8000864:	f383 8811 	msr	BASEPRI, r3
 8000868:	e7d9      	b.n	800081e <chIQReadTimeout+0x1e>
 800086a:	f387 8811 	msr	BASEPRI, r7
      return r;
    }

    chSysLock();
  }
}
 800086e:	4630      	mov	r0, r6
 8000870:	b003      	add	sp, #12
 8000872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000876:	bf00      	nop
	...

08000880 <readt.lto_priv.72>:
  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp, n, timeout);
}

static size_t readt(void *ip, uint8_t *bp, size_t n, systime_t timeout) {

  return iqReadTimeout(&((SerialUSBDriver *)ip)->iqueue, bp, n, timeout);
 8000880:	300c      	adds	r0, #12
 8000882:	f7ff bfbd 	b.w	8000800 <chIQReadTimeout>
 8000886:	bf00      	nop
	...

08000890 <read.lto_priv.66>:
                        n, TIME_INFINITE);
}

static size_t read(void *ip, uint8_t *bp, size_t n) {

  return iqReadTimeout(&((SerialUSBDriver *)ip)->iqueue, bp,
 8000890:	300c      	adds	r0, #12
 8000892:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000896:	f7ff bfb3 	b.w	8000800 <chIQReadTimeout>
 800089a:	bf00      	nop
 800089c:	0000      	movs	r0, r0
	...

080008a0 <chIQGetTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chIQGetTimeout(input_queue_t *iqp, systime_t timeout) {
 80008a0:	b570      	push	{r4, r5, r6, lr}
 80008a2:	2320      	movs	r3, #32
 80008a4:	460e      	mov	r6, r1
 80008a6:	4604      	mov	r4, r0
 80008a8:	f383 8811 	msr	BASEPRI, r3
  uint8_t b;

  chSysLock();
  if (iqp->q_notify != NULL) {
 80008ac:	69c3      	ldr	r3, [r0, #28]
 80008ae:	b13b      	cbz	r3, 80008c0 <chIQGetTimeout+0x20>
    iqp->q_notify(iqp);
 80008b0:	4798      	blx	r3
 80008b2:	e005      	b.n	80008c0 <chIQGetTimeout+0x20>
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 80008b4:	4620      	mov	r0, r4
 80008b6:	4631      	mov	r1, r6
 80008b8:	f7ff fefa 	bl	80006b0 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 80008bc:	2800      	cmp	r0, #0
 80008be:	db13      	blt.n	80008e8 <chIQGetTimeout+0x48>
 80008c0:	68a5      	ldr	r5, [r4, #8]
  chSysLock();
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
 80008c2:	2d00      	cmp	r5, #0
 80008c4:	d0f6      	beq.n	80008b4 <chIQGetTimeout+0x14>
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 80008c6:	69a1      	ldr	r1, [r4, #24]
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 80008c8:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 80008ca:	6925      	ldr	r5, [r4, #16]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 80008cc:	1c4a      	adds	r2, r1, #1
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 80008ce:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 80008d0:	42aa      	cmp	r2, r5
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 80008d2:	60a3      	str	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 80008d4:	bf28      	it	cs
 80008d6:	68e3      	ldrcs	r3, [r4, #12]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 80008d8:	61a2      	str	r2, [r4, #24]
 80008da:	7808      	ldrb	r0, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 80008dc:	bf28      	it	cs
 80008de:	61a3      	strcs	r3, [r4, #24]
 80008e0:	2300      	movs	r3, #0
 80008e2:	f383 8811 	msr	BASEPRI, r3
  }
  chSysUnlock();

  return (msg_t)b;
}
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f385 8811 	msr	BASEPRI, r5
 80008ec:	bd70      	pop	{r4, r5, r6, pc}
 80008ee:	bf00      	nop

080008f0 <gett.lto_priv.70>:
  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, timeout);
}

static msg_t gett(void *ip, systime_t timeout) {

  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, timeout);
 80008f0:	300c      	adds	r0, #12
 80008f2:	f7ff bfd5 	b.w	80008a0 <chIQGetTimeout>
 80008f6:	bf00      	nop
	...

08000900 <get.lto_priv.68>:
  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, TIME_INFINITE);
}

static msg_t get(void *ip) {

  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, TIME_INFINITE);
 8000900:	300c      	adds	r0, #12
 8000902:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000906:	f7ff bfcb 	b.w	80008a0 <chIQGetTimeout>
 800090a:	bf00      	nop
 800090c:	0000      	movs	r0, r0
	...

08000910 <usbStartReceiveI>:
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 8000910:	2201      	movs	r2, #1
 * @retval false        Operation started successfully.
 * @retval true         Endpoint busy, operation not started.
 *
 * @iclass
 */
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {
 8000912:	b430      	push	{r4, r5}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 8000914:	fa02 f301 	lsl.w	r3, r2, r1
 8000918:	8944      	ldrh	r4, [r0, #10]
 800091a:	b29b      	uxth	r3, r3
 800091c:	ea13 0504 	ands.w	r5, r3, r4
 8000920:	d002      	beq.n	8000928 <usbStartReceiveI+0x18>
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_out(usbp, ep);
  return false;
}
 8000922:	bc30      	pop	{r4, r5}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
    return true;
 8000924:	4610      	mov	r0, r2
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_out(usbp, ep);
  return false;
}
 8000926:	4770      	bx	lr
 8000928:	0089      	lsls	r1, r1, #2
 800092a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 800092e:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_RX(ep, EPR_STAT_RX_VALID);
 8000932:	680a      	ldr	r2, [r1, #0]

  if (usbGetReceiveStatusI(usbp, ep)) {
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000934:	4323      	orrs	r3, r4
 8000936:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800093a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800093e:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8000942:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000946:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800094a:	8143      	strh	r3, [r0, #10]
  usb_lld_start_out(usbp, ep);
  return false;
 800094c:	4628      	mov	r0, r5
}
 800094e:	bc30      	pop	{r4, r5}
 8000950:	600a      	str	r2, [r1, #0]
 8000952:	4770      	bx	lr
	...

08000960 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8000960:	b538      	push	{r3, r4, r5, lr}
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8000962:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8000966:	4604      	mov	r4, r0
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8000968:	2b06      	cmp	r3, #6
 800096a:	d826      	bhi.n	80009ba <_usb_ep0in+0x5a>
 800096c:	e8df f003 	tbb	[pc, r3]
 8000970:	042d4504 	.word	0x042d4504
 8000974:	2604      	.short	0x2604
 8000976:	04          	.byte	0x04
 8000977:	00          	.byte	0x00
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_TX(ep, EPR_STAT_TX_STALL);
 8000978:	4a33      	ldr	r2, [pc, #204]	; (8000a48 <_usb_ep0in+0xe8>)
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
    usb_lld_stall_out(usbp, 0);
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800097a:	6841      	ldr	r1, [r0, #4]
 800097c:	6813      	ldr	r3, [r2, #0]
 800097e:	680d      	ldr	r5, [r1, #0]
 8000980:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8000984:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000988:	f083 0310 	eor.w	r3, r3, #16
 800098c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000994:	6013      	str	r3, [r2, #0]
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_RX(ep, EPR_STAT_RX_STALL);
 8000996:	6813      	ldr	r3, [r2, #0]
 8000998:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800099c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80009a0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80009a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009ac:	6013      	str	r3, [r2, #0]
 80009ae:	b10d      	cbz	r5, 80009b4 <_usb_ep0in+0x54>
 80009b0:	2105      	movs	r1, #5
 80009b2:	47a8      	blx	r5
    usbp->ep0state = USB_EP0_ERROR;
 80009b4:	2306      	movs	r3, #6
 80009b6:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 80009ba:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_end_setup(usbp, ep);
#endif
    return;
  case USB_EP0_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 80009bc:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80009be:	b103      	cbz	r3, 80009c2 <_usb_ep0in+0x62>
      usbp->ep0endcb(usbp);
 80009c0:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 80009c2:	2300      	movs	r3, #0
 80009c4:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 80009c8:	bd38      	pop	{r3, r4, r5, pc}
 80009ca:	68c3      	ldr	r3, [r0, #12]
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 80009cc:	699b      	ldr	r3, [r3, #24]

  osp->rxqueued           = false;
 80009ce:	2500      	movs	r5, #0
      return;
    }
    /* Falls into, it is intentional.*/
  case USB_EP0_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
 80009d0:	2203      	movs	r2, #3
 80009d2:	f884 2064 	strb.w	r2, [r4, #100]	; 0x64
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 80009d6:	4629      	mov	r1, r5
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 80009d8:	701d      	strb	r5, [r3, #0]
  osp->mode.linear.rxbuf  = buf;
 80009da:	60dd      	str	r5, [r3, #12]
  osp->rxsize             = n;
 80009dc:	605d      	str	r5, [r3, #4]
  osp->rxcnt              = 0;
 80009de:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 80009e0:	4620      	mov	r0, r4
 80009e2:	f001 f945 	bl	8001c70 <usb_lld_prepare_receive>
 80009e6:	2320      	movs	r3, #32
 80009e8:	f383 8811 	msr	BASEPRI, r3
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    usbPrepareReceive(usbp, 0, NULL, 0);
    osalSysLockFromISR();
    (void) usbStartReceiveI(usbp, 0);
 80009ec:	4620      	mov	r0, r4
 80009ee:	4629      	mov	r1, r5
 80009f0:	f7ff ff8e 	bl	8000910 <usbStartReceiveI>
 80009f4:	f385 8811 	msr	BASEPRI, r5
 80009f8:	bd38      	pop	{r3, r4, r5, pc}

static uint16_t get_hword(uint8_t *p) {
  uint16_t hw;

  hw  = (uint16_t)*p++;
  hw |= (uint16_t)*p << 8U;
 80009fa:	f890 207b 	ldrb.w	r2, [r0, #123]	; 0x7b
 80009fe:	f890 307a 	ldrb.w	r3, [r0, #122]	; 0x7a
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8000a02:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 8000a04:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8000a08:	428b      	cmp	r3, r1
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8000a0a:	68c3      	ldr	r3, [r0, #12]
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8000a0c:	d9de      	bls.n	80009cc <_usb_ep0in+0x6c>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8000a0e:	8a1d      	ldrh	r5, [r3, #16]
 8000a10:	fbb1 f2f5 	udiv	r2, r1, r5
 8000a14:	fb05 1512 	mls	r5, r5, r2, r1
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8000a18:	2d00      	cmp	r5, #0
 8000a1a:	d1d7      	bne.n	80009cc <_usb_ep0in+0x6c>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8000a1c:	695b      	ldr	r3, [r3, #20]
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 8000a1e:	4629      	mov	r1, r5
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 8000a20:	701d      	strb	r5, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 8000a22:	60dd      	str	r5, [r3, #12]
  isp->txsize             = n;
 8000a24:	605d      	str	r5, [r3, #4]
  isp->txcnt              = 0;
 8000a26:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 8000a28:	f001 f8e2 	bl	8001bf0 <usb_lld_prepare_transmit>
 8000a2c:	2320      	movs	r3, #32
 8000a2e:	f383 8811 	msr	BASEPRI, r3
       transmitted.*/
    if ((usbp->ep0n < max) &&
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
      usbPrepareTransmit(usbp, 0, NULL, 0);
      osalSysLockFromISR();
      (void) usbStartTransmitI(usbp, 0);
 8000a32:	4620      	mov	r0, r4
 8000a34:	4629      	mov	r1, r5
 8000a36:	f7ff fbfb 	bl	8000230 <usbStartTransmitI>
 8000a3a:	f385 8811 	msr	BASEPRI, r5
      osalSysUnlockFromISR();
      usbp->ep0state = USB_EP0_WAITING_TX0;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 8000a44:	bd38      	pop	{r3, r4, r5, pc}
 8000a46:	bf00      	nop
 8000a48:	40005c00 	.word	0x40005c00
 8000a4c:	00000000 	.word	0x00000000

08000a50 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8000a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a52:	4604      	mov	r4, r0
  stm32_usb_pma_t *pmap;
  stm32_usb_descriptor_t *udp;
  uint32_t n;

  (void)usbp;
  udp = USB_GET_DESCRIPTOR(ep);
 8000a54:	4bbc      	ldr	r3, [pc, #752]	; (8000d48 <_usb_ep0setup+0x2f8>)
  size_t max;

  usbp->ep0state = USB_EP0_WAITING_SETUP;
 8000a56:	2200      	movs	r2, #0
 8000a58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000a5a:	f880 2064 	strb.w	r2, [r0, #100]	; 0x64
 8000a5e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8000a62:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8000a66:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8000a6a:	0049      	lsls	r1, r1, #1
  pmap = USB_ADDR2PTR(udp->RXADDR0);
 8000a6c:	688b      	ldr	r3, [r1, #8]
  usbReadSetup(usbp, ep, usbp->setup);
 8000a6e:	f100 0274 	add.w	r2, r0, #116	; 0x74
 8000a72:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8000a76:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	f100 067c 	add.w	r6, r0, #124	; 0x7c
  for (n = 0; n < 4; n++) {
    *(uint16_t *)buf = (uint16_t)*pmap++;
 8000a80:	f853 1b04 	ldr.w	r1, [r3], #4
 8000a84:	f822 1b02 	strh.w	r1, [r2], #2
  uint32_t n;

  (void)usbp;
  udp = USB_GET_DESCRIPTOR(ep);
  pmap = USB_ADDR2PTR(udp->RXADDR0);
  for (n = 0; n < 4; n++) {
 8000a88:	42b2      	cmp	r2, r6
 8000a8a:	d1f9      	bne.n	8000a80 <_usb_ep0setup+0x30>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8000a8c:	6863      	ldr	r3, [r4, #4]
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	b36b      	cbz	r3, 8000aee <_usb_ep0setup+0x9e>
      !(usbp->config->requests_hook_cb(usbp))) {
 8000a92:	4620      	mov	r0, r4
 8000a94:	4798      	blx	r3
  usbReadSetup(usbp, ep, usbp->setup);

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8000a96:	b350      	cbz	r0, 8000aee <_usb_ep0setup+0x9e>
 8000a98:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8000a9a:	f894 3074 	ldrb.w	r3, [r4, #116]	; 0x74

static uint16_t get_hword(uint8_t *p) {
  uint16_t hw;

  hw  = (uint16_t)*p++;
  hw |= (uint16_t)*p << 8U;
 8000a9e:	f894 107b 	ldrb.w	r1, [r4, #123]	; 0x7b
 8000aa2:	f894 207a 	ldrb.w	r2, [r4, #122]	; 0x7a
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 8000aa6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 8000aaa:	42aa      	cmp	r2, r5
    usbp->ep0n = max;
 8000aac:	bf3c      	itt	cc
 8000aae:	4615      	movcc	r5, r2
 8000ab0:	66e2      	strcc	r2, [r4, #108]	; 0x6c
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000ab2:	f013 0f80 	tst.w	r3, #128	; 0x80
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8000ab6:	68e3      	ldr	r3, [r4, #12]
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000ab8:	f040 80b2 	bne.w	8000c20 <_usb_ep0setup+0x1d0>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 8000abc:	2d00      	cmp	r5, #0
 8000abe:	f040 8097 	bne.w	8000bf0 <_usb_ep0setup+0x1a0>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8000ac2:	695b      	ldr	r3, [r3, #20]
      osalSysUnlockFromISR();
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
 8000ac4:	2205      	movs	r2, #5
 8000ac6:	f884 2064 	strb.w	r2, [r4, #100]	; 0x64
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 8000aca:	4620      	mov	r0, r4
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 8000acc:	701d      	strb	r5, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 8000ace:	60dd      	str	r5, [r3, #12]
  isp->txsize             = n;
 8000ad0:	605d      	str	r5, [r3, #4]
  isp->txcnt              = 0;
 8000ad2:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 8000ad4:	4629      	mov	r1, r5
 8000ad6:	f001 f88b 	bl	8001bf0 <usb_lld_prepare_transmit>
 8000ada:	2320      	movs	r3, #32
 8000adc:	f383 8811 	msr	BASEPRI, r3
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      usbPrepareTransmit(usbp, 0, NULL, 0);
      osalSysLockFromISR();
      (void) usbStartTransmitI(usbp, 0);
 8000ae0:	4620      	mov	r0, r4
 8000ae2:	4629      	mov	r1, r5
 8000ae4:	f7ff fba4 	bl	8000230 <usbStartTransmitI>
 8000ae8:	f385 8811 	msr	BASEPRI, r5
 8000aec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      !(usbp->config->requests_hook_cb(usbp))) {
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8000aee:	f894 3074 	ldrb.w	r3, [r4, #116]	; 0x74
 8000af2:	f013 0760 	ands.w	r7, r3, #96	; 0x60
 8000af6:	d022      	beq.n	8000b3e <_usb_ep0setup+0xee>
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_TX(ep, EPR_STAT_TX_STALL);
 8000af8:	4a93      	ldr	r2, [pc, #588]	; (8000d48 <_usb_ep0setup+0x2f8>)
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
      usb_lld_stall_out(usbp, 0);
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8000afa:	6861      	ldr	r1, [r4, #4]
 8000afc:	6813      	ldr	r3, [r2, #0]
 8000afe:	680d      	ldr	r5, [r1, #0]
 8000b00:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8000b04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000b08:	f083 0310 	eor.w	r3, r3, #16
 8000b0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b14:	6013      	str	r3, [r2, #0]
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_RX(ep, EPR_STAT_RX_STALL);
 8000b16:	6813      	ldr	r3, [r2, #0]
 8000b18:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8000b1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b20:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8000b24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b2c:	6013      	str	r3, [r2, #0]
 8000b2e:	b115      	cbz	r5, 8000b36 <_usb_ep0setup+0xe6>
 8000b30:	4620      	mov	r0, r4
 8000b32:	2105      	movs	r1, #5
 8000b34:	47a8      	blx	r5
      usbp->ep0state = USB_EP0_ERROR;
 8000b36:	2306      	movs	r3, #6
 8000b38:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 8000b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 8000b3e:	f894 5075 	ldrb.w	r5, [r4, #117]	; 0x75
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000b42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
 8000b46:	ea42 2505 	orr.w	r5, r2, r5, lsl #8
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000b4a:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 8000b4e:	f000 811a 	beq.w	8000d86 <_usb_ep0setup+0x336>
 8000b52:	d918      	bls.n	8000b86 <_usb_ep0setup+0x136>
 8000b54:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 8000b58:	f000 80fc 	beq.w	8000d54 <_usb_ep0setup+0x304>
 8000b5c:	f240 808f 	bls.w	8000c7e <_usb_ep0setup+0x22e>
 8000b60:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 8000b64:	f000 8099 	beq.w	8000c9a <_usb_ep0setup+0x24a>
 8000b68:	f640 4202 	movw	r2, #3074	; 0xc02
 8000b6c:	4295      	cmp	r5, r2
 8000b6e:	f000 80e3 	beq.w	8000d38 <_usb_ep0setup+0x2e8>
 8000b72:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000b76:	d1bf      	bne.n	8000af8 <_usb_ep0setup+0xa8>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 8000b78:	f104 027f 	add.w	r2, r4, #127	; 0x7f
 8000b7c:	2501      	movs	r5, #1
 8000b7e:	6727      	str	r7, [r4, #112]	; 0x70
 8000b80:	66a2      	str	r2, [r4, #104]	; 0x68
 8000b82:	66e5      	str	r5, [r4, #108]	; 0x6c
 8000b84:	e78b      	b.n	8000a9e <_usb_ep0setup+0x4e>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000b86:	2d02      	cmp	r5, #2
 8000b88:	f000 810d 	beq.w	8000da6 <_usb_ep0setup+0x356>
 8000b8c:	f240 80ca 	bls.w	8000d24 <_usb_ep0setup+0x2d4>
 8000b90:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000b94:	f000 8094 	beq.w	8000cc0 <_usb_ep0setup+0x270>
 8000b98:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 8000b9c:	d1ac      	bne.n	8000af8 <_usb_ep0setup+0xa8>
        return false;
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8000b9e:	f894 2076 	ldrb.w	r2, [r4, #118]	; 0x76
 8000ba2:	2a00      	cmp	r2, #0
 8000ba4:	d1a8      	bne.n	8000af8 <_usb_ep0setup+0xa8>
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8000ba6:	f894 1078 	ldrb.w	r1, [r4, #120]	; 0x78
 8000baa:	f011 020f 	ands.w	r2, r1, #15
 8000bae:	d01a      	beq.n	8000be6 <_usb_ep0setup+0x196>
 8000bb0:	0092      	lsls	r2, r2, #2
 8000bb2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000bb6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8000bba:	f011 0f80 	tst.w	r1, #128	; 0x80

  (void)usbp;

  /* Makes sure to not put to NAK an endpoint that is already
     transferring.*/
  if ((STM32_USB->EPR[ep] & EPR_STAT_TX_MASK) != EPR_STAT_TX_VALID)
 8000bbe:	6811      	ldr	r1, [r2, #0]
 8000bc0:	f040 8115 	bne.w	8000dee <_usb_ep0setup+0x39e>

  (void)usbp;

  /* Makes sure to not put to NAK an endpoint that is already
     transferring.*/
  if ((STM32_USB->EPR[ep] & EPR_STAT_RX_MASK) != EPR_STAT_RX_VALID)
 8000bc4:	f401 5140 	and.w	r1, r1, #12288	; 0x3000
 8000bc8:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 8000bcc:	d00b      	beq.n	8000be6 <_usb_ep0setup+0x196>
    EPR_SET_STAT_TX(ep, EPR_STAT_RX_NAK);
 8000bce:	6813      	ldr	r3, [r2, #0]
 8000bd0:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8000bd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000bd8:	f443 4320 	orr.w	r3, r3, #40960	; 0xa000
 8000bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000be0:	6013      	str	r3, [r2, #0]
 8000be2:	f894 3074 	ldrb.w	r3, [r4, #116]	; 0x74
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8000be6:	2500      	movs	r5, #0
 8000be8:	66a5      	str	r5, [r4, #104]	; 0x68
 8000bea:	66e5      	str	r5, [r4, #108]	; 0x6c
 8000bec:	6725      	str	r5, [r4, #112]	; 0x70
 8000bee:	e756      	b.n	8000a9e <_usb_ep0setup+0x4e>
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8000bf0:	699b      	ldr	r3, [r3, #24]
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
      usbPrepareReceive(usbp, 0, usbp->ep0next, usbp->ep0n);
 8000bf2:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 8000bf4:	2600      	movs	r6, #0
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
 8000bf6:	2104      	movs	r1, #4
 8000bf8:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 8000bfc:	4620      	mov	r0, r4
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
 8000bfe:	60da      	str	r2, [r3, #12]
  osp->rxsize             = n;
 8000c00:	605d      	str	r5, [r3, #4]
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 8000c02:	701e      	strb	r6, [r3, #0]
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 8000c04:	609e      	str	r6, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 8000c06:	4631      	mov	r1, r6
 8000c08:	f001 f832 	bl	8001c70 <usb_lld_prepare_receive>
 8000c0c:	2320      	movs	r3, #32
 8000c0e:	f383 8811 	msr	BASEPRI, r3
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
      usbPrepareReceive(usbp, 0, usbp->ep0next, usbp->ep0n);
      osalSysLockFromISR();
      (void) usbStartReceiveI(usbp, 0);
 8000c12:	4620      	mov	r0, r4
 8000c14:	4631      	mov	r1, r6
 8000c16:	f7ff fe7b 	bl	8000910 <usbStartReceiveI>
 8000c1a:	f386 8811 	msr	BASEPRI, r6
 8000c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 8000c20:	b1bd      	cbz	r5, 8000c52 <_usb_ep0setup+0x202>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8000c22:	695b      	ldr	r3, [r3, #20]
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
      usbPrepareTransmit(usbp, 0, usbp->ep0next, usbp->ep0n);
 8000c24:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 8000c26:	2600      	movs	r6, #0
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
 8000c28:	2101      	movs	r1, #1
 8000c2a:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 8000c2e:	4620      	mov	r0, r4
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
 8000c30:	60da      	str	r2, [r3, #12]
  isp->txsize             = n;
 8000c32:	605d      	str	r5, [r3, #4]
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 8000c34:	701e      	strb	r6, [r3, #0]
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;
 8000c36:	609e      	str	r6, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 8000c38:	4631      	mov	r1, r6
 8000c3a:	f000 ffd9 	bl	8001bf0 <usb_lld_prepare_transmit>
 8000c3e:	2320      	movs	r3, #32
 8000c40:	f383 8811 	msr	BASEPRI, r3
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
      usbPrepareTransmit(usbp, 0, usbp->ep0next, usbp->ep0n);
      osalSysLockFromISR();
      (void) usbStartTransmitI(usbp, 0);
 8000c44:	4620      	mov	r0, r4
 8000c46:	4631      	mov	r1, r6
 8000c48:	f7ff faf2 	bl	8000230 <usbStartTransmitI>
 8000c4c:	f386 8811 	msr	BASEPRI, r6
 8000c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8000c52:	699b      	ldr	r3, [r3, #24]
      osalSysUnlockFromISR();
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
 8000c54:	2203      	movs	r2, #3
 8000c56:	f884 2064 	strb.w	r2, [r4, #100]	; 0x64
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 8000c5a:	4620      	mov	r0, r4
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 8000c5c:	701d      	strb	r5, [r3, #0]
  osp->mode.linear.rxbuf  = buf;
 8000c5e:	60dd      	str	r5, [r3, #12]
  osp->rxsize             = n;
 8000c60:	605d      	str	r5, [r3, #4]
  osp->rxcnt              = 0;
 8000c62:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 8000c64:	4629      	mov	r1, r5
 8000c66:	f001 f803 	bl	8001c70 <usb_lld_prepare_receive>
 8000c6a:	2320      	movs	r3, #32
 8000c6c:	f383 8811 	msr	BASEPRI, r3
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      usbPrepareReceive(usbp, 0, NULL, 0);
      osalSysLockFromISR();
      (void) usbStartReceiveI(usbp, 0);
 8000c70:	4620      	mov	r0, r4
 8000c72:	4629      	mov	r1, r5
 8000c74:	f7ff fe4c 	bl	8000910 <usbStartReceiveI>
 8000c78:	f385 8811 	msr	BASEPRI, r5
 8000c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000c7e:	f240 3202 	movw	r2, #770	; 0x302
 8000c82:	4295      	cmp	r5, r2
 8000c84:	d02c      	beq.n	8000ce0 <_usb_ep0setup+0x290>
 8000c86:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 8000c8a:	f47f af35 	bne.w	8000af8 <_usb_ep0setup+0xa8>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
      set_address(usbp);
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
 8000c8e:	4a2f      	ldr	r2, [pc, #188]	; (8000d4c <_usb_ep0setup+0x2fc>)
 8000c90:	66a7      	str	r7, [r4, #104]	; 0x68
 8000c92:	66e7      	str	r7, [r4, #108]	; 0x6c
 8000c94:	463d      	mov	r5, r7
 8000c96:	6722      	str	r2, [r4, #112]	; 0x70
 8000c98:	e701      	b.n	8000a9e <_usb_ep0setup+0x4e>
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_CONFIGURATION << 8):
    /* Handling configuration selection from the host.*/
    usbp->configuration = usbp->setup[2];
 8000c9a:	f894 2076 	ldrb.w	r2, [r4, #118]	; 0x76
 8000c9e:	f884 207f 	strb.w	r2, [r4, #127]	; 0x7f
    if (usbp->configuration == 0U) {
 8000ca2:	2a00      	cmp	r2, #0
 8000ca4:	f040 8095 	bne.w	8000dd2 <_usb_ep0setup+0x382>
      usbp->state = USB_SELECTED;
 8000ca8:	2203      	movs	r2, #3
 8000caa:	7022      	strb	r2, [r4, #0]
    }
    else {
      usbp->state = USB_ACTIVE;
    }
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8000cac:	6862      	ldr	r2, [r4, #4]
 8000cae:	6812      	ldr	r2, [r2, #0]
 8000cb0:	2a00      	cmp	r2, #0
 8000cb2:	d098      	beq.n	8000be6 <_usb_ep0setup+0x196>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	2102      	movs	r1, #2
 8000cb8:	4790      	blx	r2
 8000cba:	f894 3074 	ldrb.w	r3, [r4, #116]	; 0x74
 8000cbe:	e792      	b.n	8000be6 <_usb_ep0setup+0x196>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8000cc0:	f894 2076 	ldrb.w	r2, [r4, #118]	; 0x76
 8000cc4:	2a01      	cmp	r2, #1
 8000cc6:	f47f af17 	bne.w	8000af8 <_usb_ep0setup+0xa8>
      usbp->status &= ~2U;
 8000cca:	f8b4 207c 	ldrh.w	r2, [r4, #124]	; 0x7c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000cce:	66a7      	str	r7, [r4, #104]	; 0x68
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 8000cd0:	f022 0202 	bic.w	r2, r2, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000cd4:	66e7      	str	r7, [r4, #108]	; 0x6c
 8000cd6:	6727      	str	r7, [r4, #112]	; 0x70
 8000cd8:	463d      	mov	r5, r7
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 8000cda:	f8a4 207c 	strh.w	r2, [r4, #124]	; 0x7c
 8000cde:	e6de      	b.n	8000a9e <_usb_ep0setup+0x4e>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8000ce0:	f894 2076 	ldrb.w	r2, [r4, #118]	; 0x76
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f47f af07 	bne.w	8000af8 <_usb_ep0setup+0xa8>
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8000cea:	f894 1078 	ldrb.w	r1, [r4, #120]	; 0x78
 8000cee:	f011 020f 	ands.w	r2, r1, #15
 8000cf2:	f43f af78 	beq.w	8000be6 <_usb_ep0setup+0x196>
 8000cf6:	0093      	lsls	r3, r2, #2
 8000cf8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000cfc:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8000d00:	0609      	lsls	r1, r1, #24
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_TX(ep, EPR_STAT_TX_STALL);
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	f100 8087 	bmi.w	8000e16 <_usb_ep0setup+0x3c6>
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_RX(ep, EPR_STAT_RX_STALL);
 8000d08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000d0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000d10:	f482 5280 	eor.w	r2, r2, #4096	; 0x1000
 8000d14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	f894 3074 	ldrb.w	r3, [r4, #116]	; 0x74
 8000d22:	e760      	b.n	8000be6 <_usb_ep0setup+0x196>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000d24:	b92d      	cbnz	r5, 8000d32 <_usb_ep0setup+0x2e2>
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8000d26:	2202      	movs	r2, #2
 8000d28:	6725      	str	r5, [r4, #112]	; 0x70
 8000d2a:	66a6      	str	r6, [r4, #104]	; 0x68
 8000d2c:	66e2      	str	r2, [r4, #108]	; 0x6c
 8000d2e:	4615      	mov	r5, r2
 8000d30:	e6b5      	b.n	8000a9e <_usb_ep0setup+0x4e>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000d32:	2d01      	cmp	r5, #1
 8000d34:	f47f aee0 	bne.w	8000af8 <_usb_ep0setup+0xa8>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8000d38:	4905      	ldr	r1, [pc, #20]	; (8000d50 <_usb_ep0setup+0x300>)
 8000d3a:	2502      	movs	r5, #2
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	66a1      	str	r1, [r4, #104]	; 0x68
 8000d40:	66e5      	str	r5, [r4, #108]	; 0x6c
 8000d42:	6722      	str	r2, [r4, #112]	; 0x70
 8000d44:	e6ab      	b.n	8000a9e <_usb_ep0setup+0x4e>
 8000d46:	bf00      	nop
 8000d48:	40005c00 	.word	0x40005c00
 8000d4c:	08000281 	.word	0x08000281
 8000d50:	08003e50 	.word	0x08003e50
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8000d54:	6861      	ldr	r1, [r4, #4]

static uint16_t get_hword(uint8_t *p) {
  uint16_t hw;

  hw  = (uint16_t)*p++;
  hw |= (uint16_t)*p << 8U;
 8000d56:	f894 2079 	ldrb.w	r2, [r4, #121]	; 0x79
 8000d5a:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8000d5e:	684d      	ldr	r5, [r1, #4]
 8000d60:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d64:	4620      	mov	r0, r4
 8000d66:	f894 1077 	ldrb.w	r1, [r4, #119]	; 0x77
 8000d6a:	f894 2076 	ldrb.w	r2, [r4, #118]	; 0x76
 8000d6e:	47a8      	blx	r5
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 8000d70:	2800      	cmp	r0, #0
 8000d72:	f43f aec1 	beq.w	8000af8 <_usb_ep0setup+0xa8>
      return false;
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8000d76:	6843      	ldr	r3, [r0, #4]
 8000d78:	6805      	ldr	r5, [r0, #0]
 8000d7a:	66a3      	str	r3, [r4, #104]	; 0x68
 8000d7c:	66e5      	str	r5, [r4, #108]	; 0x6c
 8000d7e:	6727      	str	r7, [r4, #112]	; 0x70
 8000d80:	f894 3074 	ldrb.w	r3, [r4, #116]	; 0x74
 8000d84:	e68b      	b.n	8000a9e <_usb_ep0setup+0x4e>
    }
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8000d86:	f894 2076 	ldrb.w	r2, [r4, #118]	; 0x76
 8000d8a:	2a01      	cmp	r2, #1
 8000d8c:	f47f aeb4 	bne.w	8000af8 <_usb_ep0setup+0xa8>
      usbp->status |= 2U;
 8000d90:	f8b4 207c 	ldrh.w	r2, [r4, #124]	; 0x7c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000d94:	66a7      	str	r7, [r4, #104]	; 0x68
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 8000d96:	f042 0202 	orr.w	r2, r2, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000d9a:	66e7      	str	r7, [r4, #108]	; 0x6c
 8000d9c:	6727      	str	r7, [r4, #112]	; 0x70
 8000d9e:	463d      	mov	r5, r7
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 8000da0:	f8a4 207c 	strh.w	r2, [r4, #124]	; 0x7c
 8000da4:	e67b      	b.n	8000a9e <_usb_ep0setup+0x4e>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8000da6:	f894 2078 	ldrb.w	r2, [r4, #120]	; 0x78
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {

  (void)usbp;
  switch (STM32_USB->EPR[ep] & EPR_STAT_TX_MASK) {
 8000daa:	4922      	ldr	r1, [pc, #136]	; (8000e34 <_usb_ep0setup+0x3e4>)
 8000dac:	f012 0f80 	tst.w	r2, #128	; 0x80
 8000db0:	f002 020f 	and.w	r2, r2, #15
 8000db4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000db8:	d10e      	bne.n	8000dd8 <_usb_ep0setup+0x388>
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {

  (void)usbp;
  switch (STM32_USB->EPR[ep] & EPR_STAT_RX_MASK) {
 8000dba:	f412 5240 	ands.w	r2, r2, #12288	; 0x3000
 8000dbe:	f43f ae9b 	beq.w	8000af8 <_usb_ep0setup+0xa8>
 8000dc2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000dc6:	d10d      	bne.n	8000de4 <_usb_ep0setup+0x394>
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8000dc8:	4a1b      	ldr	r2, [pc, #108]	; (8000e38 <_usb_ep0setup+0x3e8>)
 8000dca:	66e5      	str	r5, [r4, #108]	; 0x6c
 8000dcc:	6727      	str	r7, [r4, #112]	; 0x70
 8000dce:	66a2      	str	r2, [r4, #104]	; 0x68
 8000dd0:	e665      	b.n	8000a9e <_usb_ep0setup+0x4e>
    usbp->configuration = usbp->setup[2];
    if (usbp->configuration == 0U) {
      usbp->state = USB_SELECTED;
    }
    else {
      usbp->state = USB_ACTIVE;
 8000dd2:	2204      	movs	r2, #4
 8000dd4:	7022      	strb	r2, [r4, #0]
 8000dd6:	e769      	b.n	8000cac <_usb_ep0setup+0x25c>
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {

  (void)usbp;
  switch (STM32_USB->EPR[ep] & EPR_STAT_TX_MASK) {
 8000dd8:	f012 0230 	ands.w	r2, r2, #48	; 0x30
 8000ddc:	f43f ae8c 	beq.w	8000af8 <_usb_ep0setup+0xa8>
 8000de0:	2a10      	cmp	r2, #16
 8000de2:	d0f1      	beq.n	8000dc8 <_usb_ep0setup+0x378>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
        /*lint -restore*/
        return true;
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8000de4:	4a15      	ldr	r2, [pc, #84]	; (8000e3c <_usb_ep0setup+0x3ec>)
 8000de6:	66e5      	str	r5, [r4, #108]	; 0x6c
 8000de8:	6727      	str	r7, [r4, #112]	; 0x70
 8000dea:	66a2      	str	r2, [r4, #104]	; 0x68
 8000dec:	e657      	b.n	8000a9e <_usb_ep0setup+0x4e>

  (void)usbp;

  /* Makes sure to not put to NAK an endpoint that is already
     transferring.*/
  if ((STM32_USB->EPR[ep] & EPR_STAT_TX_MASK) != EPR_STAT_TX_VALID)
 8000dee:	f001 0130 	and.w	r1, r1, #48	; 0x30
 8000df2:	2930      	cmp	r1, #48	; 0x30
 8000df4:	f43f aef7 	beq.w	8000be6 <_usb_ep0setup+0x196>
    EPR_SET_STAT_TX(ep, EPR_STAT_TX_NAK);
 8000df8:	6813      	ldr	r3, [r2, #0]
 8000dfa:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8000dfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e02:	f083 0320 	eor.w	r3, r3, #32
 8000e06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e0e:	6013      	str	r3, [r2, #0]
 8000e10:	f894 3074 	ldrb.w	r3, [r4, #116]	; 0x74
 8000e14:	e6e7      	b.n	8000be6 <_usb_ep0setup+0x196>
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_TX(ep, EPR_STAT_TX_STALL);
 8000e16:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
 8000e1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000e1e:	f082 0210 	eor.w	r2, r2, #16
 8000e22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	f894 3074 	ldrb.w	r3, [r4, #116]	; 0x74
 8000e30:	e6d9      	b.n	8000be6 <_usb_ep0setup+0x196>
 8000e32:	bf00      	nop
 8000e34:	40005c00 	.word	0x40005c00
 8000e38:	08003e70 	.word	0x08003e70
 8000e3c:	08003e60 	.word	0x08003e60

08000e40 <inotify.lto_priv.59>:
/**
 * @brief   Notification of data removed from the input queue.
 *
 * @param[in] qp        the queue pointer.
 */
static void inotify(io_queue_t *qp) {
 8000e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t n, maxsize;
  SerialUSBDriver *sdup = qGetLink(qp);
 8000e42:	6a04      	ldr	r4, [r0, #32]

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8000e44:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 8000e48:	6813      	ldr	r3, [r2, #0]
 8000e4a:	7819      	ldrb	r1, [r3, #0]
 8000e4c:	2904      	cmp	r1, #4
 8000e4e:	d000      	beq.n	8000e52 <inotify.lto_priv.59+0x12>
 8000e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e52:	7a21      	ldrb	r1, [r4, #8]
 8000e54:	2902      	cmp	r1, #2
 8000e56:	d1fb      	bne.n	8000e50 <inotify.lto_priv.59+0x10>
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 8000e58:	7951      	ldrb	r1, [r2, #5]
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
 8000e5a:	2601      	movs	r6, #1
 8000e5c:	895a      	ldrh	r2, [r3, #10]
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 8000e5e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000e62:	68db      	ldr	r3, [r3, #12]
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
 8000e64:	fa06 f101 	lsl.w	r1, r6, r1
 8000e68:	ea11 0502 	ands.w	r5, r1, r2
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 8000e6c:	8a58      	ldrh	r0, [r3, #18]
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
 8000e6e:	d1ef      	bne.n	8000e50 <inotify.lto_priv.59+0x10>
 */
static inline size_t chIQGetEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(iqp) - chQSpaceI(iqp));
 8000e70:	69a3      	ldr	r3, [r4, #24]
 8000e72:	69e2      	ldr	r2, [r4, #28]
 8000e74:	6961      	ldr	r1, [r4, #20]
 8000e76:	1ad2      	subs	r2, r2, r3
 8000e78:	1a53      	subs	r3, r2, r1
    if ((n = iqGetEmptyI(&sdup->iqueue)) >= maxsize) {
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d8e8      	bhi.n	8000e50 <inotify.lto_priv.59+0x10>
 8000e7e:	f385 8811 	msr	BASEPRI, r5
      osalSysUnlock();

      n = (n / maxsize) * maxsize;
 8000e82:	fbb3 f3f0 	udiv	r3, r3, r0
      usbPrepareQueuedReceive(sdup->config->usbp,
 8000e86:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
    if ((n = iqGetEmptyI(&sdup->iqueue)) >= maxsize) {
      osalSysUnlock();

      n = (n / maxsize) * maxsize;
 8000e8a:	fb00 f303 	mul.w	r3, r0, r3
      usbPrepareQueuedReceive(sdup->config->usbp,
 8000e8e:	7951      	ldrb	r1, [r2, #5]
 8000e90:	6810      	ldr	r0, [r2, #0]
 8000e92:	f104 070c 	add.w	r7, r4, #12
 *
 * @special
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8000e96:	eb00 0281 	add.w	r2, r0, r1, lsl #2
 8000e9a:	68d2      	ldr	r2, [r2, #12]
 8000e9c:	6992      	ldr	r2, [r2, #24]

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
 8000e9e:	6053      	str	r3, [r2, #4]
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
 8000ea0:	7016      	strb	r6, [r2, #0]
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 8000ea2:	6095      	str	r5, [r2, #8]
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
 8000ea4:	60d7      	str	r7, [r2, #12]
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 8000ea6:	f000 fee3 	bl	8001c70 <usb_lld_prepare_receive>
 8000eaa:	2320      	movs	r3, #32
 8000eac:	f383 8811 	msr	BASEPRI, r3
                              sdup->config->bulk_out,
                              &sdup->iqueue, n);

      osalSysLock();
      (void) usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out);
 8000eb0:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 8000eb4:	6818      	ldr	r0, [r3, #0]
 8000eb6:	7959      	ldrb	r1, [r3, #5]
    }
  }
}
 8000eb8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      usbPrepareQueuedReceive(sdup->config->usbp,
                              sdup->config->bulk_out,
                              &sdup->iqueue, n);

      osalSysLock();
      (void) usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out);
 8000ebc:	f7ff bd28 	b.w	8000910 <usbStartReceiveI>

08000ec0 <usbInitEndpointI>:
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  if (epcp->in_state != NULL) {
 8000ec0:	6953      	ldr	r3, [r2, #20]
 * @param[in] epcp      the endpoint configuration
 *
 * @iclass
 */
void usbInitEndpointI(USBDriver *usbp, usbep_t ep,
                      const USBEndpointConfig *epcp) {
 8000ec2:	b570      	push	{r4, r5, r6, lr}
 8000ec4:	4614      	mov	r4, r2
 8000ec6:	4606      	mov	r6, r0
 8000ec8:	460d      	mov	r5, r1
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  if (epcp->in_state != NULL) {
 8000eca:	b123      	cbz	r3, 8000ed6 <usbInitEndpointI+0x16>
    memset(epcp->in_state, 0, sizeof(USBInEndpointState));
 8000ecc:	4618      	mov	r0, r3
 8000ece:	2100      	movs	r1, #0
 8000ed0:	2210      	movs	r2, #16
 8000ed2:	f002 fefd 	bl	8003cd0 <memset>
  }
  if (epcp->out_state != NULL) {
 8000ed6:	69a0      	ldr	r0, [r4, #24]
 8000ed8:	b118      	cbz	r0, 8000ee2 <usbInitEndpointI+0x22>
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
 8000eda:	2100      	movs	r1, #0
 8000edc:	2214      	movs	r2, #20
 8000ede:	f002 fef7 	bl	8003cd0 <memset>
  }

  usbp->epc[ep] = epcp;
 8000ee2:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 8000ee6:	60dc      	str	r4, [r3, #12]

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 8000ee8:	4630      	mov	r0, r6
 8000eea:	4629      	mov	r1, r5
}
 8000eec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  }

  usbp->epc[ep] = epcp;

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 8000ef0:	f000 bece 	b.w	8001c90 <usb_lld_init_endpoint>
	...

08000f00 <_port_irq_epilogue>:
 8000f00:	2320      	movs	r3, #32
 8000f02:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <_port_irq_epilogue+0x44>)
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8000f0e:	d102      	bne.n	8000f16 <_port_irq_epilogue+0x16>
 8000f10:	f383 8811 	msr	BASEPRI, r3
 8000f14:	4770      	bx	lr
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8000f16:	f3ef 8309 	mrs	r3, PSP
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 8000f1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000f1e:	f843 2c04 	str.w	r2, [r3, #-4]
    /* The port_extctx structure is pointed by the PSP register.*/
    ctxp = (struct port_extctx *)__get_PSP();

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;
 8000f22:	f1a3 0220 	sub.w	r2, r3, #32

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 8000f26:	f382 8809 	msr	PSP, r2
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 8000f2a:	4a07      	ldr	r2, [pc, #28]	; (8000f48 <_port_irq_epilogue+0x48>)
 8000f2c:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->p_prio;
 8000f2e:	6992      	ldr	r2, [r2, #24]
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8000f30:	6889      	ldr	r1, [r1, #8]
 8000f32:	6892      	ldr	r2, [r2, #8]
 8000f34:	4291      	cmp	r1, r2
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 8000f36:	bf8c      	ite	hi
 8000f38:	4a04      	ldrhi	r2, [pc, #16]	; (8000f4c <_port_irq_epilogue+0x4c>)
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 8000f3a:	4a05      	ldrls	r2, [pc, #20]	; (8000f50 <_port_irq_epilogue+0x50>)
 8000f3c:	f843 2c08 	str.w	r2, [r3, #-8]
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	e000ed00 	.word	0xe000ed00
 8000f48:	200018e0 	.word	0x200018e0
 8000f4c:	08000221 	.word	0x08000221
 8000f50:	08000224 	.word	0x08000224
	...

08000f60 <chTMStopMeasurementX>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8000f60:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <chTMStopMeasurementX+0x3c>)
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8000f62:	490f      	ldr	r1, [pc, #60]	; (8000fa0 <chTMStopMeasurementX+0x40>)
 8000f64:	685a      	ldr	r2, [r3, #4]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 8000f66:	6883      	ldr	r3, [r0, #8]
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8000f68:	6f09      	ldr	r1, [r1, #112]	; 0x70
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	1a5b      	subs	r3, r3, r1

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8000f6e:	68c2      	ldr	r2, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8000f70:	6841      	ldr	r1, [r0, #4]
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8000f72:	b430      	push	{r4, r5}
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 8000f74:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
 8000f78:	18e4      	adds	r4, r4, r3
 8000f7a:	f145 0500 	adc.w	r5, r5, #0

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8000f7e:	3201      	adds	r2, #1
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8000f80:	428b      	cmp	r3, r1

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8000f82:	60c2      	str	r2, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8000f84:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8000f86:	e9c0 4504 	strd	r4, r5, [r0, #16]
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8000f8a:	d805      	bhi.n	8000f98 <chTMStopMeasurementX+0x38>
    tmp->worst = tmp->last;
  }
  else if (tmp->last < tmp->best) {
 8000f8c:	6802      	ldr	r2, [r0, #0]
 8000f8e:	4293      	cmp	r3, r2
    tmp->best = tmp->last;
 8000f90:	bf38      	it	cc
 8000f92:	6003      	strcc	r3, [r0, #0]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 8000f94:	bc30      	pop	{r4, r5}
 8000f96:	4770      	bx	lr
  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
 8000f98:	6043      	str	r3, [r0, #4]
 8000f9a:	e7fb      	b.n	8000f94 <chTMStopMeasurementX+0x34>
 8000f9c:	e0001000 	.word	0xe0001000
 8000fa0:	200018e0 	.word	0x200018e0
	...

08000fb0 <chThdSuspendS>:
 * @param[in] trp       a pointer to a thread reference object
 * @return              The wake up message.
 *
 * @sclass
 */
msg_t chThdSuspendS(thread_reference_t *trp) {
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8000fb4:	4c04      	ldr	r4, [pc, #16]	; (8000fc8 <chThdSuspendS+0x18>)

  chDbgAssert(*trp == NULL, "not NULL");

  *trp = tp;
  tp->p_u.wttrp = trp;
  chSchGoSleepS(CH_STATE_SUSPENDED);
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	69a3      	ldr	r3, [r4, #24]
msg_t chThdSuspendS(thread_reference_t *trp) {
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  *trp = tp;
 8000fba:	6013      	str	r3, [r2, #0]
  tp->p_u.wttrp = trp;
 8000fbc:	621a      	str	r2, [r3, #32]
  chSchGoSleepS(CH_STATE_SUSPENDED);
 8000fbe:	f7ff fabf 	bl	8000540 <chSchGoSleepS>

  return chThdGetSelfX()->p_u.rdymsg;
 8000fc2:	69a3      	ldr	r3, [r4, #24]
}
 8000fc4:	6a18      	ldr	r0, [r3, #32]
 8000fc6:	bd10      	pop	{r4, pc}
 8000fc8:	200018e0 	.word	0x200018e0
 8000fcc:	00000000 	.word	0x00000000

08000fd0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(systime_t time) {
 8000fd0:	b508      	push	{r3, lr}
 8000fd2:	4601      	mov	r1, r0

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000fd4:	2320      	movs	r3, #32
 8000fd6:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(systime_t time) {

  chDbgCheck(time != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, time);
 8000fda:	2008      	movs	r0, #8
 8000fdc:	f7ff fac8 	bl	8000570 <chSchGoSleepTimeoutS>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f383 8811 	msr	BASEPRI, r3
 8000fe6:	bd08      	pop	{r3, pc}
	...

08000ff0 <chSchDoReschedule>:
    chSchDoRescheduleAhead();
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  chSchDoRescheduleAhead();
 8000ff0:	f7ff ba86 	b.w	8000500 <chSchDoRescheduleAhead>
	...

08001000 <chSchRescheduleS>:
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();

  return firstprio(&ch.rlist.r_queue) > currp->p_prio;
 8001000:	4b04      	ldr	r3, [pc, #16]	; (8001014 <chSchRescheduleS+0x14>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	699b      	ldr	r3, [r3, #24]
 */
void chSchRescheduleS(void) {

  chDbgCheckClassS();

  if (chSchIsRescRequiredI()) {
 8001006:	6892      	ldr	r2, [r2, #8]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	429a      	cmp	r2, r3
 800100c:	d800      	bhi.n	8001010 <chSchRescheduleS+0x10>
 800100e:	4770      	bx	lr
    chSchDoRescheduleAhead();
 8001010:	f7ff ba76 	b.w	8000500 <chSchDoRescheduleAhead>
 8001014:	200018e0 	.word	0x200018e0
	...

08001020 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8001020:	b410      	push	{r4}
 8001022:	4604      	mov	r4, r0
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8001024:	2200      	movs	r2, #0
 8001026:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 8001028:	4b07      	ldr	r3, [pc, #28]	; (8001048 <chSchReadyI+0x28>)
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800102a:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800102c:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	428a      	cmp	r2, r1
 8001032:	d2fb      	bcs.n	800102c <chSchReadyI+0xc>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8001034:	685a      	ldr	r2, [r3, #4]
  tp->p_prev->p_next = tp;
  cp->p_prev = tp;

  return tp;
}
 8001036:	4620      	mov	r0, r4
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 8001038:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
 800103a:	6062      	str	r2, [r4, #4]
  tp->p_prev->p_next = tp;
 800103c:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800103e:	605c      	str	r4, [r3, #4]

  return tp;
}
 8001040:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	200018e0 	.word	0x200018e0
 800104c:	00000000 	.word	0x00000000

08001050 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8001050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
 8001052:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8001054:	42a0      	cmp	r0, r4
 8001056:	d021      	beq.n	800109c <chEvtBroadcastFlagsI+0x4c>
 8001058:	460e      	mov	r6, r1
 800105a:	4607      	mov	r7, r0
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 800105c:	2500      	movs	r5, #0
 800105e:	e002      	b.n	8001066 <chEvtBroadcastFlagsI+0x16>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
    }
    elp = elp->el_next;
 8001060:	6824      	ldr	r4, [r4, #0]
  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8001062:	42a7      	cmp	r7, r4
 8001064:	d01a      	beq.n	800109c <chEvtBroadcastFlagsI+0x4c>
  /*lint -restore*/
    elp->el_flags |= flags;
 8001066:	68e3      	ldr	r3, [r4, #12]
 8001068:	4333      	orrs	r3, r6
 800106a:	60e3      	str	r3, [r4, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 800106c:	b116      	cbz	r6, 8001074 <chEvtBroadcastFlagsI+0x24>
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
 800106e:	6922      	ldr	r2, [r4, #16]
  while (elp != (event_listener_t *)esp) {
  /*lint -restore*/
    elp->el_flags |= flags;
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8001070:	4213      	tst	r3, r2
 8001072:	d0f5      	beq.n	8001060 <chEvtBroadcastFlagsI+0x10>
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
 8001074:	6860      	ldr	r0, [r4, #4]
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 8001076:	68a3      	ldr	r3, [r4, #8]
 8001078:	6b41      	ldr	r1, [r0, #52]	; 0x34
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800107a:	7f02      	ldrb	r2, [r0, #28]
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800107c:	430b      	orrs	r3, r1
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800107e:	2a0a      	cmp	r2, #10
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 8001080:	6343      	str	r3, [r0, #52]	; 0x34
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 8001082:	d00c      	beq.n	800109e <chEvtBroadcastFlagsI+0x4e>
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
 8001084:	2a0b      	cmp	r2, #11
 8001086:	d1eb      	bne.n	8001060 <chEvtBroadcastFlagsI+0x10>
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
 8001088:	6a02      	ldr	r2, [r0, #32]
 800108a:	4013      	ands	r3, r2

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
 800108c:	429a      	cmp	r2, r3
 800108e:	d1e7      	bne.n	8001060 <chEvtBroadcastFlagsI+0x10>
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 8001090:	6205      	str	r5, [r0, #32]
    (void) chSchReadyI(tp);
 8001092:	f7ff ffc5 	bl	8001020 <chSchReadyI>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
    }
    elp = elp->el_next;
 8001096:	6824      	ldr	r4, [r4, #0]
  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8001098:	42a7      	cmp	r7, r4
 800109a:	d1e4      	bne.n	8001066 <chEvtBroadcastFlagsI+0x16>
 800109c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
 800109e:	6a02      	ldr	r2, [r0, #32]
  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 80010a0:	4213      	tst	r3, r2
 80010a2:	d0dd      	beq.n	8001060 <chEvtBroadcastFlagsI+0x10>
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 80010a4:	6205      	str	r5, [r0, #32]
    (void) chSchReadyI(tp);
 80010a6:	f7ff ffbb 	bl	8001020 <chSchReadyI>
 80010aa:	e7f4      	b.n	8001096 <chEvtBroadcastFlagsI+0x46>
 80010ac:	0000      	movs	r0, r0
	...

080010b0 <sduDataReceived>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduDataReceived(USBDriver *usbp, usbep_t ep) {
  size_t n, maxsize;
  SerialUSBDriver *sdup = usbp->out_params[ep - 1U];
 80010b0:	f101 0311 	add.w	r3, r1, #17
 *          data endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduDataReceived(USBDriver *usbp, usbep_t ep) {
 80010b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  size_t n, maxsize;
  SerialUSBDriver *sdup = usbp->out_params[ep - 1U];
 80010b8:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]

  if (sdup == NULL) {
 80010bc:	b1bc      	cbz	r4, 80010ee <sduDataReceived+0x3e>
 80010be:	4607      	mov	r7, r0
 80010c0:	460d      	mov	r5, r1
 80010c2:	f04f 0820 	mov.w	r8, #32
 80010c6:	f388 8811 	msr	BASEPRI, r8
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 80010ca:	2104      	movs	r1, #4
 80010cc:	1860      	adds	r0, r4, r1
 80010ce:	f7ff ffbf 	bl	8001050 <chEvtBroadcastFlagsI>
 80010d2:	eb07 0085 	add.w	r0, r7, r5, lsl #2
  osalSysLockFromISR();
  chnAddFlagsI(sdup, CHN_INPUT_AVAILABLE);

  /* Writes to the input queue can only happen when there is enough space
     to hold at least one packet.*/
  maxsize = usbp->epc[ep]->out_maxsize;
 80010d6:	68c1      	ldr	r1, [r0, #12]
 80010d8:	69e2      	ldr	r2, [r4, #28]
 80010da:	69a6      	ldr	r6, [r4, #24]
 80010dc:	6963      	ldr	r3, [r4, #20]
 80010de:	8a49      	ldrh	r1, [r1, #18]
 80010e0:	1b92      	subs	r2, r2, r6
 80010e2:	1ad3      	subs	r3, r2, r3
  if ((n = iqGetEmptyI(&sdup->iqueue)) >= maxsize) {
 80010e4:	4299      	cmp	r1, r3
 80010e6:	d904      	bls.n	80010f2 <sduDataReceived+0x42>
 80010e8:	2300      	movs	r3, #0
 80010ea:	f383 8811 	msr	BASEPRI, r3
 80010ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010f2:	f04f 0e00 	mov.w	lr, #0
 80010f6:	f38e 8811 	msr	BASEPRI, lr
    /* The endpoint cannot be busy, we are in the context of the callback,
       so a packet is in the buffer for sure.*/
    osalSysUnlockFromISR();

    n = (n / maxsize) * maxsize;
 80010fa:	fbb3 f3f1 	udiv	r3, r3, r1
 *
 * @special
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 80010fe:	68c2      	ldr	r2, [r0, #12]
 8001100:	fb01 f303 	mul.w	r3, r1, r3
 8001104:	6992      	ldr	r2, [r2, #24]
    usbPrepareQueuedReceive(usbp, ep, &sdup->iqueue, n);
 8001106:	340c      	adds	r4, #12

  osp->rxqueued           = true;
 8001108:	2101      	movs	r1, #1
 800110a:	7011      	strb	r1, [r2, #0]
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
 800110c:	6053      	str	r3, [r2, #4]
  osp->rxcnt              = 0;
 800110e:	f8c2 e008 	str.w	lr, [r2, #8]
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
 8001112:	60d4      	str	r4, [r2, #12]
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 8001114:	4638      	mov	r0, r7
 8001116:	4629      	mov	r1, r5
 8001118:	f000 fdaa 	bl	8001c70 <usb_lld_prepare_receive>
 800111c:	f388 8811 	msr	BASEPRI, r8

    osalSysLockFromISR();
    (void) usbStartReceiveI(usbp, ep);
 8001120:	4638      	mov	r0, r7
 8001122:	4629      	mov	r1, r5
 8001124:	f7ff fbf4 	bl	8000910 <usbStartReceiveI>
 8001128:	e7de      	b.n	80010e8 <sduDataReceived+0x38>
 800112a:	bf00      	nop
 800112c:	0000      	movs	r0, r0
	...

08001130 <sduDataTransmitted>:
 *          data endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduDataTransmitted(USBDriver *usbp, usbep_t ep) {
 8001130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t n;
  SerialUSBDriver *sdup = usbp->in_params[ep - 1U];
 8001132:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8001136:	6a9c      	ldr	r4, [r3, #40]	; 0x28

  if (sdup == NULL) {
 8001138:	b1bc      	cbz	r4, 800116a <sduDataTransmitted+0x3a>
 800113a:	460e      	mov	r6, r1
 800113c:	4605      	mov	r5, r0
 800113e:	2720      	movs	r7, #32
 8001140:	f387 8811 	msr	BASEPRI, r7
 8001144:	2108      	movs	r1, #8
 8001146:	1d20      	adds	r0, r4, #4
 8001148:	f7ff ff82 	bl	8001050 <chEvtBroadcastFlagsI>
 */
static inline size_t chOQGetFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(oqp) - chQSpaceI(oqp));
 800114c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800114e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001150:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001152:	1ad3      	subs	r3, r2, r3

  osalSysLockFromISR();
  chnAddFlagsI(sdup, CHN_OUTPUT_EMPTY);

  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if ((n = oqGetFullI(&sdup->oqueue)) > 0U) {
 8001154:	1a5b      	subs	r3, r3, r1
 8001156:	d118      	bne.n	800118a <sduDataTransmitted+0x5a>
 8001158:	eb05 0186 	add.w	r1, r5, r6, lsl #2
    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, n);

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
  }
  else if ((usbp->epc[ep]->in_state->txsize > 0U) &&
 800115c:	68cb      	ldr	r3, [r1, #12]
 800115e:	695a      	ldr	r2, [r3, #20]
 8001160:	6852      	ldr	r2, [r2, #4]
 8001162:	b91a      	cbnz	r2, 800116c <sduDataTransmitted+0x3c>
 8001164:	2300      	movs	r3, #0
 8001166:	f383 8811 	msr	BASEPRI, r3
 800116a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
           ((usbp->epc[ep]->in_state->txsize &
            ((size_t)usbp->epc[ep]->in_maxsize - 1U)) == 0U)) {
 800116c:	8a1b      	ldrh	r3, [r3, #16]
 800116e:	3b01      	subs	r3, #1
    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, n);

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
  }
  else if ((usbp->epc[ep]->in_state->txsize > 0U) &&
 8001170:	4013      	ands	r3, r2
 8001172:	d1f7      	bne.n	8001164 <sduDataTransmitted+0x34>
 8001174:	f383 8811 	msr	BASEPRI, r3
 *
 * @special
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8001178:	68ca      	ldr	r2, [r1, #12]
       size. Otherwise the recipient may expect more data coming soon and
       not return buffered data to app. See section 5.8.3 Bulk Transfer
       Packet Size Constraints of the USB Specification document.*/
    osalSysUnlockFromISR();

    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, 0);
 800117a:	3430      	adds	r4, #48	; 0x30
 800117c:	6952      	ldr	r2, [r2, #20]

  isp->txqueued           = true;
 800117e:	2101      	movs	r1, #1
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
 8001180:	6053      	str	r3, [r2, #4]
  isp->txcnt              = 0;
 8001182:	6093      	str	r3, [r2, #8]
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
 8001184:	60d4      	str	r4, [r2, #12]
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
 8001186:	7011      	strb	r1, [r2, #0]
 8001188:	e00c      	b.n	80011a4 <sduDataTransmitted+0x74>
 800118a:	2100      	movs	r1, #0
 800118c:	f381 8811 	msr	BASEPRI, r1
 *
 * @special
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8001190:	eb05 0286 	add.w	r2, r5, r6, lsl #2
 8001194:	68d2      	ldr	r2, [r2, #12]
  if ((n = oqGetFullI(&sdup->oqueue)) > 0U) {
    /* The endpoint cannot be busy, we are in the context of the callback,
       so it is safe to transmit without a check.*/
    osalSysUnlockFromISR();

    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, n);
 8001196:	3430      	adds	r4, #48	; 0x30
 8001198:	6952      	ldr	r2, [r2, #20]

  isp->txqueued           = true;
 800119a:	2001      	movs	r0, #1
  isp->mode.queue.txqueue = oqp;
 800119c:	60d4      	str	r4, [r2, #12]
  isp->txsize             = n;
 800119e:	6053      	str	r3, [r2, #4]
  isp->txcnt              = 0;
 80011a0:	6091      	str	r1, [r2, #8]
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
 80011a2:	7010      	strb	r0, [r2, #0]
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 80011a4:	4628      	mov	r0, r5
 80011a6:	4631      	mov	r1, r6
 80011a8:	f000 fd22 	bl	8001bf0 <usb_lld_prepare_transmit>
 80011ac:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, 0);

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
 80011b0:	4628      	mov	r0, r5
 80011b2:	4631      	mov	r1, r6
 80011b4:	f7ff f83c 	bl	8000230 <usbStartTransmitI>
 80011b8:	e7d4      	b.n	8001164 <sduDataTransmitted+0x34>
 80011ba:	bf00      	nop
 80011bc:	0000      	movs	r0, r0
	...

080011c0 <chMtxUnlock>:
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
  thread_t *ctp = currp;
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <chMtxUnlock+0x60>)
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 80011c2:	b570      	push	{r4, r5, r6, lr}
  thread_t *ctp = currp;
 80011c4:	699d      	ldr	r5, [r3, #24]
 80011c6:	2320      	movs	r3, #32
 80011c8:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 80011cc:	6804      	ldr	r4, [r0, #0]
    chDbgAssert(ctp->p_mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->p_mtxlist = mp->m_next;
 80011ce:	68c3      	ldr	r3, [r0, #12]

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 80011d0:	42a0      	cmp	r0, r4
    chDbgAssert(ctp->p_mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->p_mtxlist = mp->m_next;
 80011d2:	63ab      	str	r3, [r5, #56]	; 0x38

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 80011d4:	d01d      	beq.n	8001212 <chMtxUnlock+0x52>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
 80011d6:	6be9      	ldr	r1, [r5, #60]	; 0x3c
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 80011d8:	b14b      	cbz	r3, 80011ee <chMtxUnlock+0x2e>
 80011da:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 80011dc:	4293      	cmp	r3, r2
 80011de:	d003      	beq.n	80011e8 <chMtxUnlock+0x28>
            (lmp->m_queue.p_next->p_prio > newprio)) {
 80011e0:	6892      	ldr	r2, [r2, #8]
 80011e2:	4291      	cmp	r1, r2
 80011e4:	bf38      	it	cc
 80011e6:	4611      	movcc	r1, r2
          newprio = lmp->m_queue.p_next->p_prio;
        }
        lmp = lmp->m_next;
 80011e8:	68db      	ldr	r3, [r3, #12]

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1f5      	bne.n	80011da <chMtxUnlock+0x1a>
 80011ee:	4603      	mov	r3, r0
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 80011f0:	6822      	ldr	r2, [r4, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
 80011f2:	6ba6      	ldr	r6, [r4, #56]	; 0x38

      /* Note, not using chSchWakeupS() becuase that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 80011f4:	4620      	mov	r0, r4
        lmp = lmp->m_next;
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      ctp->p_prio = newprio;
 80011f6:	60a9      	str	r1, [r5, #8]
 80011f8:	601a      	str	r2, [r3, #0]
  tqp->p_next->p_prev = (thread_t *)tqp;
 80011fa:	6053      	str	r3, [r2, #4]
         assigns the mutex to it.*/
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
 80011fc:	609c      	str	r4, [r3, #8]
      mp->m_next = tp->p_mtxlist;
 80011fe:	60de      	str	r6, [r3, #12]
      tp->p_mtxlist = mp;
 8001200:	63a3      	str	r3, [r4, #56]	; 0x38

      /* Note, not using chSchWakeupS() becuase that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8001202:	f7ff ff0d 	bl	8001020 <chSchReadyI>
      chSchRescheduleS();
 8001206:	f7ff fefb 	bl	8001000 <chSchRescheduleS>
 800120a:	2300      	movs	r3, #0
 800120c:	f383 8811 	msr	BASEPRI, r3
 8001210:	bd70      	pop	{r4, r5, r6, pc}
    }
    else {
      mp->m_owner = NULL;
 8001212:	2300      	movs	r3, #0
 8001214:	6083      	str	r3, [r0, #8]
 8001216:	2300      	movs	r3, #0
 8001218:	f383 8811 	msr	BASEPRI, r3
 800121c:	bd70      	pop	{r4, r5, r6, pc}
 800121e:	bf00      	nop
 8001220:	200018e0 	.word	0x200018e0
	...

08001230 <chMtxLock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxLock(mutex_t *mp) {
 8001230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001232:	2320      	movs	r3, #32
 8001234:	f383 8811 	msr	BASEPRI, r3
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
  thread_t *ctp = currp;
 8001238:	4b32      	ldr	r3, [pc, #200]	; (8001304 <chMtxLock+0xd4>)

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->m_owner != NULL) {
 800123a:	6882      	ldr	r2, [r0, #8]
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
  thread_t *ctp = currp;
 800123c:	699c      	ldr	r4, [r3, #24]

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->m_owner != NULL) {
 800123e:	2a00      	cmp	r2, #0
 8001240:	d057      	beq.n	80012f2 <chMtxLock+0xc2>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->m_owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
 8001242:	68a1      	ldr	r1, [r4, #8]
 8001244:	6893      	ldr	r3, [r2, #8]
 8001246:	4605      	mov	r5, r0
 8001248:	4299      	cmp	r1, r3
 800124a:	d906      	bls.n	800125a <chMtxLock+0x2a>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->p_prio = ctp->p_prio;

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
 800124c:	7f13      	ldrb	r3, [r2, #28]

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
        /* Make priority of thread tp match the running thread's priority.*/
        tp->p_prio = ctp->p_prio;
 800124e:	6091      	str	r1, [r2, #8]

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
 8001250:	2b06      	cmp	r3, #6
 8001252:	d035      	beq.n	80012c0 <chMtxLock+0x90>
 8001254:	2b07      	cmp	r3, #7
 8001256:	d01f      	beq.n	8001298 <chMtxLock+0x68>
 8001258:	b1ab      	cbz	r3, 8001286 <chMtxLock+0x56>
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 800125a:	462b      	mov	r3, r5
 800125c:	e003      	b.n	8001266 <chMtxLock+0x36>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 800125e:	6899      	ldr	r1, [r3, #8]
 8001260:	68a2      	ldr	r2, [r4, #8]
 8001262:	4291      	cmp	r1, r2
 8001264:	d302      	bcc.n	800126c <chMtxLock+0x3c>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 8001266:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001268:	429d      	cmp	r5, r3
 800126a:	d1f8      	bne.n	800125e <chMtxLock+0x2e>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800126c:	685a      	ldr	r2, [r3, #4]
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 800126e:	2006      	movs	r0, #6

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8001270:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
 8001272:	6062      	str	r2, [r4, #4]
  tp->p_prev->p_next = tp;
 8001274:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 8001276:	605c      	str	r4, [r3, #4]
        break;
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
 8001278:	6225      	str	r5, [r4, #32]
      chSchGoSleepS(CH_STATE_WTMTX);
 800127a:	f7ff f961 	bl	8000540 <chSchGoSleepS>
 800127e:	2300      	movs	r3, #0
 8001280:	f383 8811 	msr	BASEPRI, r3
 8001284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8001286:	e892 000a 	ldmia.w	r2, {r1, r3}
 800128a:	6019      	str	r1, [r3, #0]
#if CH_DBG_ENABLE_ASSERTS == TRUE
          /* Prevents an assertion in chSchReadyI().*/
          tp->p_state = CH_STATE_CURRENT;
#endif
          /* Re-enqueues tp with its new priority on the ready list.*/
          (void) chSchReadyI(queue_dequeue(tp));
 800128c:	4610      	mov	r0, r2
  tp->p_next->p_prev = tp->p_prev;
 800128e:	6812      	ldr	r2, [r2, #0]
 8001290:	6053      	str	r3, [r2, #4]
 8001292:	f7ff fec5 	bl	8001020 <chSchReadyI>
 8001296:	e7e0      	b.n	800125a <chMtxLock+0x2a>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8001298:	6817      	ldr	r7, [r2, #0]
 800129a:	6850      	ldr	r0, [r2, #4]
#endif
#if (CH_CFG_USE_MESSAGES == TRUE) && (CH_CFG_USE_MESSAGES_PRIORITY == TRUE)
        case CH_STATE_SNDMSGQ:
#endif
          /* Re-enqueues tp with its new priority on the queue.*/
          queue_prio_insert(queue_dequeue(tp), &tp->p_u.wtmtxp->m_queue);
 800129c:	6a16      	ldr	r6, [r2, #32]
 800129e:	6007      	str	r7, [r0, #0]
  tp->p_next->p_prev = tp->p_prev;
 80012a0:	6817      	ldr	r7, [r2, #0]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 80012a2:	4633      	mov	r3, r6
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
  tp->p_next->p_prev = tp->p_prev;
 80012a4:	6078      	str	r0, [r7, #4]
 80012a6:	e002      	b.n	80012ae <chMtxLock+0x7e>
static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 80012a8:	6898      	ldr	r0, [r3, #8]
 80012aa:	4281      	cmp	r1, r0
 80012ac:	d802      	bhi.n	80012b4 <chMtxLock+0x84>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 80012ae:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 80012b0:	429e      	cmp	r6, r3
 80012b2:	d1f9      	bne.n	80012a8 <chMtxLock+0x78>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 80012b4:	6859      	ldr	r1, [r3, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 80012b6:	6013      	str	r3, [r2, #0]
  tp->p_prev = cp->p_prev;
 80012b8:	6051      	str	r1, [r2, #4]
  tp->p_prev->p_next = tp;
 80012ba:	600a      	str	r2, [r1, #0]
  cp->p_prev = tp;
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	e7cc      	b.n	800125a <chMtxLock+0x2a>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 80012c0:	6817      	ldr	r7, [r2, #0]
 80012c2:	6850      	ldr	r0, [r2, #4]

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
        case CH_STATE_WTMTX:
          /* Re-enqueues the mutex owner with its new priority.*/
          queue_prio_insert(queue_dequeue(tp), &tp->p_u.wtmtxp->m_queue);
 80012c4:	6a16      	ldr	r6, [r2, #32]
 80012c6:	6007      	str	r7, [r0, #0]
  tp->p_next->p_prev = tp->p_prev;
 80012c8:	6817      	ldr	r7, [r2, #0]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 80012ca:	4633      	mov	r3, r6
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
  tp->p_next->p_prev = tp->p_prev;
 80012cc:	6078      	str	r0, [r7, #4]
 80012ce:	e002      	b.n	80012d6 <chMtxLock+0xa6>
static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 80012d0:	6898      	ldr	r0, [r3, #8]
 80012d2:	4288      	cmp	r0, r1
 80012d4:	d302      	bcc.n	80012dc <chMtxLock+0xac>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 80012d6:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 80012d8:	429e      	cmp	r6, r3
 80012da:	d1f9      	bne.n	80012d0 <chMtxLock+0xa0>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 80012dc:	6859      	ldr	r1, [r3, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 80012de:	6013      	str	r3, [r2, #0]
  tp->p_prev = cp->p_prev;
 80012e0:	6051      	str	r1, [r2, #4]
  tp->p_prev->p_next = tp;
 80012e2:	600a      	str	r2, [r1, #0]
  cp->p_prev = tp;
 80012e4:	605a      	str	r2, [r3, #4]
          tp = tp->p_u.wtmtxp->m_owner;
 80012e6:	68b2      	ldr	r2, [r6, #8]
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->m_owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
 80012e8:	68a1      	ldr	r1, [r4, #8]
 80012ea:	6893      	ldr	r3, [r2, #8]
 80012ec:	4299      	cmp	r1, r3
 80012ee:	d8ad      	bhi.n	800124c <chMtxLock+0x1c>
 80012f0:	e7b3      	b.n	800125a <chMtxLock+0x2a>

    mp->m_cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
    mp->m_next = ctp->p_mtxlist;
 80012f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    chDbgAssert(mp->m_cnt == (cnt_t)0, "counter is not zero");

    mp->m_cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
 80012f4:	6084      	str	r4, [r0, #8]
    mp->m_next = ctp->p_mtxlist;
 80012f6:	60c3      	str	r3, [r0, #12]
    ctp->p_mtxlist = mp;
 80012f8:	63a0      	str	r0, [r4, #56]	; 0x38
 80012fa:	2300      	movs	r3, #0
 80012fc:	f383 8811 	msr	BASEPRI, r3
 8001300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001302:	bf00      	nop
 8001304:	200018e0 	.word	0x200018e0
	...

08001310 <chThdRelease>:
 *
 * @param[in] tp        pointer to the thread
 *
 * @api
 */
void chThdRelease(thread_t *tp) {
 8001310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001312:	2220      	movs	r2, #32
 8001314:	f382 8811 	msr	BASEPRI, r2
  trefs_t refs;

  chSysLock();
  chDbgAssert(tp->p_refs > (trefs_t)0, "not referenced");
  tp->p_refs--;
 8001318:	7f83      	ldrb	r3, [r0, #30]
 800131a:	2100      	movs	r1, #0
 800131c:	3b01      	subs	r3, #1
 800131e:	b2db      	uxtb	r3, r3
 8001320:	7783      	strb	r3, [r0, #30]
 8001322:	f381 8811 	msr	BASEPRI, r1
  chSysUnlock();

  /* If the references counter reaches zero and the thread is in its
     terminated state then the memory can be returned to the proper
     allocator. Of course static threads are not affected.*/
  if ((refs == (trefs_t)0) && (tp->p_state == CH_STATE_FINAL)) {
 8001326:	b913      	cbnz	r3, 800132e <chThdRelease+0x1e>
 8001328:	7f01      	ldrb	r1, [r0, #28]
 800132a:	290f      	cmp	r1, #15
 800132c:	d000      	beq.n	8001330 <chThdRelease+0x20>
 800132e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tp->p_flags & CH_FLAG_MODE_MASK) {
 8001330:	7f41      	ldrb	r1, [r0, #29]
 8001332:	f001 0103 	and.w	r1, r1, #3
 8001336:	2901      	cmp	r1, #1
 8001338:	d002      	beq.n	8001340 <chThdRelease+0x30>
 800133a:	2902      	cmp	r1, #2
 800133c:	d01e      	beq.n	800137c <chThdRelease+0x6c>
 800133e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
#if CH_CFG_USE_HEAP == TRUE
    case CH_FLAG_MODE_HEAP:
#if CH_CFG_USE_REGISTRY == TRUE
      REG_REMOVE(tp);
 8001340:	6943      	ldr	r3, [r0, #20]
 8001342:	6902      	ldr	r2, [r0, #16]
 8001344:	4604      	mov	r4, r0
 8001346:	611a      	str	r2, [r3, #16]
 8001348:	6902      	ldr	r2, [r0, #16]
  memory_heap_t *heapp;

  chDbgCheck(p != NULL);

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (union heap_header *)p - 1;
 800134a:	f1a0 0508 	sub.w	r5, r0, #8
 800134e:	6153      	str	r3, [r2, #20]
  /*lint -restore*/
  heapp = hp->h.u.heap;
 8001350:	f850 6c08 	ldr.w	r6, [r0, #-8]
  qp = &heapp->h_free;

  H_LOCK(heapp);
 8001354:	f106 0710 	add.w	r7, r6, #16
 8001358:	4638      	mov	r0, r7

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (union heap_header *)p - 1;
  /*lint -restore*/
  heapp = hp->h.u.heap;
  qp = &heapp->h_free;
 800135a:	3608      	adds	r6, #8

  H_LOCK(heapp);
 800135c:	f7ff ff68 	bl	8001230 <chMtxLock>

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (union heap_header *)p - 1;
  /*lint -restore*/
  heapp = hp->h.u.heap;
  qp = &heapp->h_free;
 8001360:	4633      	mov	r3, r6

  H_LOCK(heapp);
  while (true) {
    chDbgAssert((hp < qp) || (hp >= LIMIT(qp)), "within free block");

    if (((qp == &heapp->h_free) || (hp > qp)) &&
 8001362:	429e      	cmp	r6, r3
 8001364:	d004      	beq.n	8001370 <chThdRelease+0x60>
 8001366:	429d      	cmp	r5, r3
 8001368:	d802      	bhi.n	8001370 <chThdRelease+0x60>
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	429e      	cmp	r6, r3
 800136e:	d1fa      	bne.n	8001366 <chThdRelease+0x56>
        ((qp->h.u.next == NULL) || (hp < qp->h.u.next))) {
 8001370:	681a      	ldr	r2, [r3, #0]

  H_LOCK(heapp);
  while (true) {
    chDbgAssert((hp < qp) || (hp >= LIMIT(qp)), "within free block");

    if (((qp == &heapp->h_free) || (hp > qp)) &&
 8001372:	b18a      	cbz	r2, 8001398 <chThdRelease+0x88>
        ((qp->h.u.next == NULL) || (hp < qp->h.u.next))) {
 8001374:	4295      	cmp	r5, r2
 8001376:	d30f      	bcc.n	8001398 <chThdRelease+0x88>
 8001378:	4613      	mov	r3, r2
 800137a:	e7f2      	b.n	8001362 <chThdRelease+0x52>
      break;
#endif
#if CH_CFG_USE_MEMPOOLS == TRUE
    case CH_FLAG_MODE_MPOOL:
#if CH_CFG_USE_REGISTRY == TRUE
      REG_REMOVE(tp);
 800137c:	6905      	ldr	r5, [r0, #16]
 800137e:	6944      	ldr	r4, [r0, #20]
#endif
      chPoolFree(tp->p_mpool, tp);
 8001380:	6c01      	ldr	r1, [r0, #64]	; 0x40
      break;
#endif
#if CH_CFG_USE_MEMPOOLS == TRUE
    case CH_FLAG_MODE_MPOOL:
#if CH_CFG_USE_REGISTRY == TRUE
      REG_REMOVE(tp);
 8001382:	6125      	str	r5, [r4, #16]
 8001384:	6905      	ldr	r5, [r0, #16]
 8001386:	616c      	str	r4, [r5, #20]
 8001388:	f382 8811 	msr	BASEPRI, r2
  struct pool_header *php = objp;

  chDbgCheckClassI();
  chDbgCheck((mp != NULL) && (objp != NULL));

  php->ph_next = mp->mp_next;
 800138c:	680a      	ldr	r2, [r1, #0]
 800138e:	6002      	str	r2, [r0, #0]
  mp->mp_next = php;
 8001390:	6008      	str	r0, [r1, #0]
 8001392:	f383 8811 	msr	BASEPRI, r3
 8001396:	e7ca      	b.n	800132e <chThdRelease+0x1e>
      /* Insertion after qp.*/
      hp->h.u.next = qp->h.u.next;
      qp->h.u.next = hp;
      /* Verifies if the newly inserted block should be merged.*/
      if (LIMIT(hp) == hp->h.u.next) {
 8001398:	f854 1c04 	ldr.w	r1, [r4, #-4]
    chDbgAssert((hp < qp) || (hp >= LIMIT(qp)), "within free block");

    if (((qp == &heapp->h_free) || (hp > qp)) &&
        ((qp->h.u.next == NULL) || (hp < qp->h.u.next))) {
      /* Insertion after qp.*/
      hp->h.u.next = qp->h.u.next;
 800139c:	f844 2c08 	str.w	r2, [r4, #-8]
      qp->h.u.next = hp;
 80013a0:	601d      	str	r5, [r3, #0]
      /* Verifies if the newly inserted block should be merged.*/
      if (LIMIT(hp) == hp->h.u.next) {
 80013a2:	f101 0208 	add.w	r2, r1, #8
 80013a6:	f854 6c08 	ldr.w	r6, [r4, #-8]
 80013aa:	18a8      	adds	r0, r5, r2
 80013ac:	42b0      	cmp	r0, r6
 80013ae:	d00a      	beq.n	80013c6 <chThdRelease+0xb6>
        /* Merge with the next block.*/
        hp->h.size += hp->h.u.next->h.size + sizeof(union heap_header);
        hp->h.u.next = hp->h.u.next->h.u.next;
      }
      if ((LIMIT(qp) == hp)) {
 80013b0:	6859      	ldr	r1, [r3, #4]
 80013b2:	f101 0208 	add.w	r2, r1, #8
 80013b6:	441a      	add	r2, r3
 80013b8:	4295      	cmp	r5, r2
 80013ba:	d00b      	beq.n	80013d4 <chThdRelease+0xc4>
      }
      break;
    }
    qp = qp->h.u.next;
  }
  H_UNLOCK(heapp);
 80013bc:	4638      	mov	r0, r7
      /* Nothing to do for static threads, those are removed from the
         registry on exit.*/
      break;
    }
  }
}
 80013be:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80013c2:	f7ff befd 	b.w	80011c0 <chMtxUnlock>
      hp->h.u.next = qp->h.u.next;
      qp->h.u.next = hp;
      /* Verifies if the newly inserted block should be merged.*/
      if (LIMIT(hp) == hp->h.u.next) {
        /* Merge with the next block.*/
        hp->h.size += hp->h.u.next->h.size + sizeof(union heap_header);
 80013c6:	6846      	ldr	r6, [r0, #4]
        hp->h.u.next = hp->h.u.next->h.u.next;
 80013c8:	58a8      	ldr	r0, [r5, r2]
      hp->h.u.next = qp->h.u.next;
      qp->h.u.next = hp;
      /* Verifies if the newly inserted block should be merged.*/
      if (LIMIT(hp) == hp->h.u.next) {
        /* Merge with the next block.*/
        hp->h.size += hp->h.u.next->h.size + sizeof(union heap_header);
 80013ca:	198a      	adds	r2, r1, r6
 80013cc:	3208      	adds	r2, #8
        hp->h.u.next = hp->h.u.next->h.u.next;
 80013ce:	e904 0005 	stmdb	r4, {r0, r2}
 80013d2:	e7ed      	b.n	80013b0 <chThdRelease+0xa0>
      }
      if ((LIMIT(qp) == hp)) {
        /* Merge with the previous block.*/
        qp->h.size += hp->h.size + sizeof(union heap_header);
        qp->h.u.next = hp->h.u.next;
 80013d4:	e914 0005 	ldmdb	r4, {r0, r2}
        hp->h.size += hp->h.u.next->h.size + sizeof(union heap_header);
        hp->h.u.next = hp->h.u.next->h.u.next;
      }
      if ((LIMIT(qp) == hp)) {
        /* Merge with the previous block.*/
        qp->h.size += hp->h.size + sizeof(union heap_header);
 80013d8:	440a      	add	r2, r1
 80013da:	3208      	adds	r2, #8
        qp->h.u.next = hp->h.u.next;
 80013dc:	e883 0005 	stmia.w	r3, {r0, r2}
 80013e0:	e7ec      	b.n	80013bc <chThdRelease+0xac>
 80013e2:	bf00      	nop
	...

080013f0 <chThdDequeueAllI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 80013f0:	b538      	push	{r3, r4, r5, lr}
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 80013f2:	6803      	ldr	r3, [r0, #0]
 80013f4:	4604      	mov	r4, r0

  while (queue_notempty(tqp)) {
 80013f6:	4298      	cmp	r0, r3
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 80013f8:	460d      	mov	r5, r1

  while (queue_notempty(tqp)) {
 80013fa:	d009      	beq.n	8001410 <chThdDequeueAllI+0x20>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 80013fc:	681a      	ldr	r2, [r3, #0]
  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
  (void) chSchReadyI(tp);
 80013fe:	4618      	mov	r0, r3
 8001400:	6022      	str	r2, [r4, #0]
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001402:	6054      	str	r4, [r2, #4]

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
 8001404:	621d      	str	r5, [r3, #32]
  (void) chSchReadyI(tp);
 8001406:	f7ff fe0b 	bl	8001020 <chSchReadyI>
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 800140a:	6823      	ldr	r3, [r4, #0]
 800140c:	429c      	cmp	r4, r3
 800140e:	d1f5      	bne.n	80013fc <chThdDequeueAllI+0xc>
 8001410:	bd38      	pop	{r3, r4, r5, pc}
 8001412:	bf00      	nop
	...

08001420 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8001420:	b538      	push	{r3, r4, r5, lr}
  thread_t *tp = currp;
 8001422:	4b0e      	ldr	r3, [pc, #56]	; (800145c <chThdExitS+0x3c>)
 8001424:	699c      	ldr	r4, [r3, #24]
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 8001426:	6a63      	ldr	r3, [r4, #36]	; 0x24
  tp->p_u.exitcode = msg;
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 8001428:	f104 0524 	add.w	r5, r4, #36	; 0x24
 800142c:	429d      	cmp	r5, r3
 * @sclass
 */
void chThdExitS(msg_t msg) {
  thread_t *tp = currp;

  tp->p_u.exitcode = msg;
 800142e:	6220      	str	r0, [r4, #32]
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 8001430:	d007      	beq.n	8001442 <chThdExitS+0x22>
}

static inline thread_t *list_remove(threads_list_t *tlp) {

  thread_t *tp = tlp->p_next;
  tlp->p_next = tp->p_next;
 8001432:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(list_remove(&tp->p_waiting));
 8001434:	4618      	mov	r0, r3
 8001436:	6262      	str	r2, [r4, #36]	; 0x24
 8001438:	f7ff fdf2 	bl	8001020 <chSchReadyI>
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 800143c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  tp->p_u.exitcode = msg;
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800143e:	42ab      	cmp	r3, r5
 8001440:	d1f7      	bne.n	8001432 <chThdExitS+0x12>
  }
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  /* Static threads are immediately removed from the registry because
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
 8001442:	7f63      	ldrb	r3, [r4, #29]
 8001444:	079b      	lsls	r3, r3, #30
 8001446:	d104      	bne.n	8001452 <chThdExitS+0x32>
    REG_REMOVE(tp);
 8001448:	6922      	ldr	r2, [r4, #16]
 800144a:	6963      	ldr	r3, [r4, #20]
 800144c:	611a      	str	r2, [r3, #16]
 800144e:	6922      	ldr	r2, [r4, #16]
 8001450:	6153      	str	r3, [r2, #20]
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 8001452:	200f      	movs	r0, #15

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 8001454:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
    REG_REMOVE(tp);
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 8001458:	f7ff b872 	b.w	8000540 <chSchGoSleepS>
 800145c:	200018e0 	.word	0x200018e0

08001460 <chThdExit>:
 8001460:	2320      	movs	r3, #32
 8001462:	f383 8811 	msr	BASEPRI, r3
 * @api
 */
void chThdExit(msg_t msg) {

  chSysLock();
  chThdExitS(msg);
 8001466:	f7ff bfdb 	b.w	8001420 <chThdExitS>
 800146a:	bf00      	nop
 800146c:	0000      	movs	r0, r0
	...

08001470 <BusFault_Handler>:
 *          This function simply stops the system into an infinite loop.
 *
 * @notapi
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void _unhandled_exception(void) {
 8001470:	e7fe      	b.n	8001470 <BusFault_Handler>
 8001472:	bf00      	nop
	...

08001480 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8001480:	e7fe      	b.n	8001480 <__default_exit>
 8001482:	bf00      	nop
	...

08001490 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
	...

080014a0 <__core_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __core_init(void) {
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
	...

080014b0 <spi_lld_serve_tx_interrupt.lto_priv.57>:
static void spi_lld_serve_tx_interrupt(SPIDriver *spip, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  (void)spip;
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80014b0:	070b      	lsls	r3, r1, #28
 80014b2:	d400      	bmi.n	80014b6 <spi_lld_serve_tx_interrupt.lto_priv.57+0x6>
 80014b4:	4770      	bx	lr
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b6:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 80014b8:	4b01      	ldr	r3, [pc, #4]	; (80014c0 <spi_lld_serve_tx_interrupt.lto_priv.57+0x10>)
 80014ba:	4a02      	ldr	r2, [pc, #8]	; (80014c4 <spi_lld_serve_tx_interrupt.lto_priv.57+0x14>)
 80014bc:	629a      	str	r2, [r3, #40]	; 0x28
 80014be:	e7fe      	b.n	80014be <spi_lld_serve_tx_interrupt.lto_priv.57+0xe>
 80014c0:	200018e0 	.word	0x200018e0
 80014c4:	08003e80 	.word	0x08003e80
	...

080014d0 <chprintf>:
 * @param[in] chp       pointer to a @p BaseSequentialStream implementing object
 * @param[in] fmt       formatting string
 *
 * @api
 */
static inline int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 80014d0:	b40e      	push	{r1, r2, r3}
 80014d2:	b500      	push	{lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	ab03      	add	r3, sp, #12
 80014d8:	f853 1b04 	ldr.w	r1, [r3], #4
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
  formatted_bytes = chvprintf(chp, fmt, ap);
 80014dc:	461a      	mov	r2, r3
 */
static inline int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 80014de:	9301      	str	r3, [sp, #4]
  formatted_bytes = chvprintf(chp, fmt, ap);
 80014e0:	f001 fade 	bl	8002aa0 <chvprintf>
  va_end(ap);

  return formatted_bytes;
}
 80014e4:	b002      	add	sp, #8
 80014e6:	f85d eb04 	ldr.w	lr, [sp], #4
 80014ea:	b003      	add	sp, #12
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop

080014f0 <shell_thread.lto_priv.58>:
/**
 * @brief   Shell thread function.
 *
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
static THD_FUNCTION(shell_thread, p) {
 80014f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 80014f4:	4b79      	ldr	r3, [pc, #484]	; (80016dc <shell_thread.lto_priv.58+0x1ec>)
  int n;
  BaseSequentialStream *chp = ((ShellConfig *)p)->sc_channel;
 80014f6:	6804      	ldr	r4, [r0, #0]
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	4a79      	ldr	r2, [pc, #484]	; (80016e0 <shell_thread.lto_priv.58+0x1f0>)
/**
 * @brief   Shell thread function.
 *
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
static THD_FUNCTION(shell_thread, p) {
 80014fc:	b098      	sub	sp, #96	; 0x60
  int n;
  BaseSequentialStream *chp = ((ShellConfig *)p)->sc_channel;
  const ShellCommand *scp = ((ShellConfig *)p)->sc_commands;
 80014fe:	f8d0 8004 	ldr.w	r8, [r0, #4]
  char *lp, *cmd, *tokp, line[SHELL_MAX_LINE_LENGTH];
  char *args[SHELL_MAX_ARGUMENTS + 1];

  chRegSetThreadName("shell");
  chprintf(chp, "\r\nSTech(saagar.tech@gmail.com)\r\n");
 8001502:	4978      	ldr	r1, [pc, #480]	; (80016e4 <shell_thread.lto_priv.58+0x1f4>)
 8001504:	4620      	mov	r0, r4
 8001506:	619a      	str	r2, [r3, #24]
 8001508:	f7ff ffe2 	bl	80014d0 <chprintf>
 800150c:	ae08      	add	r6, sp, #32
      *p = 0;
      return false;
    }
    if (c < 0x20)
      continue;
    if (p < line + size - 1) {
 800150e:	f10d 075f 	add.w	r7, sp, #95	; 0x5f
  char *args[SHELL_MAX_ARGUMENTS + 1];

  chRegSetThreadName("shell");
  chprintf(chp, "\r\nSTech(saagar.tech@gmail.com)\r\n");
  while (true) {
    chprintf(chp, "guest> ");
 8001512:	4620      	mov	r0, r4
 8001514:	4974      	ldr	r1, [pc, #464]	; (80016e8 <shell_thread.lto_priv.58+0x1f8>)
 8001516:	f7ff ffdb 	bl	80014d0 <chprintf>
 * @retval false        operation successful.
 *
 * @api
 */
bool shellGetLine(BaseSequentialStream *chp, char *line, unsigned size) {
  char *p = line;
 800151a:	4635      	mov	r5, r6

  while (true) {
    char c;

    if (chSequentialStreamRead(chp, (uint8_t *)&c, 1) == 0)
 800151c:	6823      	ldr	r3, [r4, #0]
 800151e:	4620      	mov	r0, r4
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f10d 0107 	add.w	r1, sp, #7
 8001526:	2201      	movs	r2, #1
 8001528:	4798      	blx	r3
 800152a:	b370      	cbz	r0, 800158a <shell_thread.lto_priv.58+0x9a>
      return true;
    if (c == 4) {
 800152c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001530:	2904      	cmp	r1, #4
 8001532:	d026      	beq.n	8001582 <shell_thread.lto_priv.58+0x92>
      chprintf(chp, "^D");
      return true;
    }
    if ((c == 8) || (c == 127)) {
 8001534:	2908      	cmp	r1, #8
 8001536:	d011      	beq.n	800155c <shell_thread.lto_priv.58+0x6c>
 8001538:	297f      	cmp	r1, #127	; 0x7f
 800153a:	d00f      	beq.n	800155c <shell_thread.lto_priv.58+0x6c>
        chSequentialStreamPut(chp, c);
        p--;
      }
      continue;
    }
    if (c == '\r') {
 800153c:	290d      	cmp	r1, #13
 800153e:	d035      	beq.n	80015ac <shell_thread.lto_priv.58+0xbc>
      chprintf(chp, "\r\n");
      *p = 0;
      return false;
    }
    if (c < 0x20)
 8001540:	291f      	cmp	r1, #31
 8001542:	d9eb      	bls.n	800151c <shell_thread.lto_priv.58+0x2c>
      continue;
    if (p < line + size - 1) {
 8001544:	42bd      	cmp	r5, r7
 8001546:	d2e9      	bcs.n	800151c <shell_thread.lto_priv.58+0x2c>
      chSequentialStreamPut(chp, c);
 8001548:	6823      	ldr	r3, [r4, #0]
 800154a:	4620      	mov	r0, r4
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	4798      	blx	r3
      *p++ = (char)c;
 8001550:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001554:	3501      	adds	r5, #1
 8001556:	f805 3c01 	strb.w	r3, [r5, #-1]
 800155a:	e7df      	b.n	800151c <shell_thread.lto_priv.58+0x2c>
    if (c == 4) {
      chprintf(chp, "^D");
      return true;
    }
    if ((c == 8) || (c == 127)) {
      if (p != line) {
 800155c:	42b5      	cmp	r5, r6
 800155e:	d0dd      	beq.n	800151c <shell_thread.lto_priv.58+0x2c>
        chSequentialStreamPut(chp, c);
 8001560:	6823      	ldr	r3, [r4, #0]
 8001562:	4620      	mov	r0, r4
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	4798      	blx	r3
        chSequentialStreamPut(chp, 0x20);
 8001568:	6823      	ldr	r3, [r4, #0]
 800156a:	4620      	mov	r0, r4
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	2120      	movs	r1, #32
 8001570:	4798      	blx	r3
        chSequentialStreamPut(chp, c);
 8001572:	6823      	ldr	r3, [r4, #0]
 8001574:	4620      	mov	r0, r4
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	f89d 1007 	ldrb.w	r1, [sp, #7]
        p--;
 800157c:	3d01      	subs	r5, #1
    }
    if ((c == 8) || (c == 127)) {
      if (p != line) {
        chSequentialStreamPut(chp, c);
        chSequentialStreamPut(chp, 0x20);
        chSequentialStreamPut(chp, c);
 800157e:	4798      	blx	r3
 8001580:	e7cc      	b.n	800151c <shell_thread.lto_priv.58+0x2c>
    char c;

    if (chSequentialStreamRead(chp, (uint8_t *)&c, 1) == 0)
      return true;
    if (c == 4) {
      chprintf(chp, "^D");
 8001582:	4620      	mov	r0, r4
 8001584:	4959      	ldr	r1, [pc, #356]	; (80016ec <shell_thread.lto_priv.58+0x1fc>)
 8001586:	f7ff ffa3 	bl	80014d0 <chprintf>
  chRegSetThreadName("shell");
  chprintf(chp, "\r\nSTech(saagar.tech@gmail.com)\r\n");
  while (true) {
    chprintf(chp, "guest> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
 800158a:	4620      	mov	r0, r4
 800158c:	4958      	ldr	r1, [pc, #352]	; (80016f0 <shell_thread.lto_priv.58+0x200>)
 800158e:	f7ff ff9f 	bl	80014d0 <chprintf>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001592:	2320      	movs	r3, #32
 8001594:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void chEvtBroadcastI(event_source_t *esp) {

  chEvtBroadcastFlagsI(esp, (eventflags_t)0);
 8001598:	2100      	movs	r1, #0
 800159a:	4856      	ldr	r0, [pc, #344]	; (80016f4 <shell_thread.lto_priv.58+0x204>)
 800159c:	f7ff fd58 	bl	8001050 <chEvtBroadcastFlagsI>

  /* Atomically broadcasting the event source and terminating the thread,
     there is not a chSysUnlock() because the thread terminates upon return.*/
  chSysLock();
  chEvtBroadcastI(&shell_terminated);
  chThdExitS(msg);
 80015a0:	2000      	movs	r0, #0
 80015a2:	f7ff ff3d 	bl	8001420 <chThdExitS>
        chprintf(chp, " ?\r\n");
      }
    }
  }
  shellExit(MSG_OK);
}
 80015a6:	b018      	add	sp, #96	; 0x60
 80015a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        p--;
      }
      continue;
    }
    if (c == '\r') {
      chprintf(chp, "\r\n");
 80015ac:	4952      	ldr	r1, [pc, #328]	; (80016f8 <shell_thread.lto_priv.58+0x208>)
 80015ae:	4620      	mov	r0, r4
 80015b0:	f7ff ff8e 	bl	80014d0 <chprintf>
      *p = 0;
 80015b4:	2300      	movs	r3, #0
    chprintf(chp, "guest> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 80015b6:	a902      	add	r1, sp, #8
      }
      continue;
    }
    if (c == '\r') {
      chprintf(chp, "\r\n");
      *p = 0;
 80015b8:	702b      	strb	r3, [r5, #0]
    chprintf(chp, "guest> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 80015ba:	4630      	mov	r0, r6
    cmd = lp;
    n = 0;
 80015bc:	461d      	mov	r5, r3
    chprintf(chp, "guest> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 80015be:	f002 fb07 	bl	8003bd0 <_strtok.constprop.16>
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 80015c2:	a902      	add	r1, sp, #8
    chprintf(chp, "guest> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 80015c4:	4682      	mov	sl, r0
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 80015c6:	2000      	movs	r0, #0
 80015c8:	f10d 090c 	add.w	r9, sp, #12
 80015cc:	f002 fb00 	bl	8003bd0 <_strtok.constprop.16>
 80015d0:	b150      	cbz	r0, 80015e8 <shell_thread.lto_priv.58+0xf8>
      if (n >= SHELL_MAX_ARGUMENTS) {
 80015d2:	2d04      	cmp	r5, #4
 80015d4:	d01d      	beq.n	8001612 <shell_thread.lto_priv.58+0x122>
        chprintf(chp, "too many arguments\r\n");
        cmd = NULL;
        break;
      }
      args[n++] = lp;
 80015d6:	f849 0b04 	str.w	r0, [r9], #4
      break;
    }
    lp = _strtok(line, " \t", &tokp);
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 80015da:	a902      	add	r1, sp, #8
 80015dc:	2000      	movs	r0, #0
      if (n >= SHELL_MAX_ARGUMENTS) {
        chprintf(chp, "too many arguments\r\n");
        cmd = NULL;
        break;
      }
      args[n++] = lp;
 80015de:	3501      	adds	r5, #1
      break;
    }
    lp = _strtok(line, " \t", &tokp);
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 80015e0:	f002 faf6 	bl	8003bd0 <_strtok.constprop.16>
 80015e4:	2800      	cmp	r0, #0
 80015e6:	d1f4      	bne.n	80015d2 <shell_thread.lto_priv.58+0xe2>
        cmd = NULL;
        break;
      }
      args[n++] = lp;
    }
    args[n] = NULL;
 80015e8:	ab18      	add	r3, sp, #96	; 0x60
 80015ea:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80015ee:	f843 0c54 	str.w	r0, [r3, #-84]
    if (cmd != NULL) {
 80015f2:	f1ba 0f00 	cmp.w	sl, #0
 80015f6:	d08c      	beq.n	8001512 <shell_thread.lto_priv.58+0x22>
      if (strcasecmp(cmd, "exit") == 0) {
 80015f8:	4650      	mov	r0, sl
 80015fa:	4940      	ldr	r1, [pc, #256]	; (80016fc <shell_thread.lto_priv.58+0x20c>)
 80015fc:	f002 fbb8 	bl	8003d70 <strcasecmp>
 8001600:	b970      	cbnz	r0, 8001620 <shell_thread.lto_priv.58+0x130>
        if (n > 0) {
 8001602:	2d00      	cmp	r5, #0
 8001604:	d0c5      	beq.n	8001592 <shell_thread.lto_priv.58+0xa2>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8001606:	4620      	mov	r0, r4
 8001608:	493d      	ldr	r1, [pc, #244]	; (8001700 <shell_thread.lto_priv.58+0x210>)
 800160a:	4a3c      	ldr	r2, [pc, #240]	; (80016fc <shell_thread.lto_priv.58+0x20c>)
 800160c:	f7ff ff60 	bl	80014d0 <chprintf>
 8001610:	e77f      	b.n	8001512 <shell_thread.lto_priv.58+0x22>
    lp = _strtok(line, " \t", &tokp);
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
      if (n >= SHELL_MAX_ARGUMENTS) {
        chprintf(chp, "too many arguments\r\n");
 8001612:	4620      	mov	r0, r4
 8001614:	493b      	ldr	r1, [pc, #236]	; (8001704 <shell_thread.lto_priv.58+0x214>)
 8001616:	f7ff ff5b 	bl	80014d0 <chprintf>
        cmd = NULL;
        break;
      }
      args[n++] = lp;
    }
    args[n] = NULL;
 800161a:	2300      	movs	r3, #0
 800161c:	9307      	str	r3, [sp, #28]
 800161e:	e778      	b.n	8001512 <shell_thread.lto_priv.58+0x22>
          usage(chp, "exit");
          continue;
        }
        break;
      }
      else if (strcasecmp(cmd, "help") == 0) {
 8001620:	4650      	mov	r0, sl
 8001622:	4939      	ldr	r1, [pc, #228]	; (8001708 <shell_thread.lto_priv.58+0x218>)
 8001624:	f002 fba4 	bl	8003d70 <strcasecmp>
 8001628:	b930      	cbnz	r0, 8001638 <shell_thread.lto_priv.58+0x148>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 800162a:	4620      	mov	r0, r4
          continue;
        }
        break;
      }
      else if (strcasecmp(cmd, "help") == 0) {
        if (n > 0) {
 800162c:	b1c5      	cbz	r5, 8001660 <shell_thread.lto_priv.58+0x170>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 800162e:	4934      	ldr	r1, [pc, #208]	; (8001700 <shell_thread.lto_priv.58+0x210>)
 8001630:	4a35      	ldr	r2, [pc, #212]	; (8001708 <shell_thread.lto_priv.58+0x218>)
 8001632:	f7ff ff4d 	bl	80014d0 <chprintf>
 8001636:	e76c      	b.n	8001512 <shell_thread.lto_priv.58+0x22>
};

static bool cmdexec(const ShellCommand *scp, BaseSequentialStream *chp,
                      char *name, int argc, char *argv[]) {

  while (scp->sc_name != NULL) {
 8001638:	4b34      	ldr	r3, [pc, #208]	; (800170c <shell_thread.lto_priv.58+0x21c>)
 800163a:	6818      	ldr	r0, [r3, #0]
 800163c:	4699      	mov	r9, r3
 800163e:	b918      	cbnz	r0, 8001648 <shell_thread.lto_priv.58+0x158>
 8001640:	e031      	b.n	80016a6 <shell_thread.lto_priv.58+0x1b6>
 8001642:	f859 0f08 	ldr.w	r0, [r9, #8]!
 8001646:	b370      	cbz	r0, 80016a6 <shell_thread.lto_priv.58+0x1b6>
    if (strcasecmp(scp->sc_name, name) == 0) {
 8001648:	4651      	mov	r1, sl
 800164a:	f002 fb91 	bl	8003d70 <strcasecmp>
 800164e:	2800      	cmp	r0, #0
 8001650:	d1f7      	bne.n	8001642 <shell_thread.lto_priv.58+0x152>
      scp->sc_function(chp, argc, argv);
 8001652:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001656:	4629      	mov	r1, r5
 8001658:	aa03      	add	r2, sp, #12
 800165a:	4620      	mov	r0, r4
 800165c:	4798      	blx	r3
 800165e:	e758      	b.n	8001512 <shell_thread.lto_priv.58+0x22>
      else if (strcasecmp(cmd, "help") == 0) {
        if (n > 0) {
          usage(chp, "help");
          continue;
        }
        chprintf(chp, "Commands: help exit ");
 8001660:	492b      	ldr	r1, [pc, #172]	; (8001710 <shell_thread.lto_priv.58+0x220>)
 8001662:	f7ff ff35 	bl	80014d0 <chprintf>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8001666:	4b29      	ldr	r3, [pc, #164]	; (800170c <shell_thread.lto_priv.58+0x21c>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	461d      	mov	r5, r3
 800166c:	b13a      	cbz	r2, 800167e <shell_thread.lto_priv.58+0x18e>
    chprintf(chp, "%s ", scp->sc_name);
 800166e:	4620      	mov	r0, r4
 8001670:	4928      	ldr	r1, [pc, #160]	; (8001714 <shell_thread.lto_priv.58+0x224>)
 8001672:	f7ff ff2d 	bl	80014d0 <chprintf>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8001676:	f855 2f08 	ldr.w	r2, [r5, #8]!
 800167a:	2a00      	cmp	r2, #0
 800167c:	d1f7      	bne.n	800166e <shell_thread.lto_priv.58+0x17e>
          usage(chp, "help");
          continue;
        }
        chprintf(chp, "Commands: help exit ");
        list_commands(chp, local_commands);
        if (scp != NULL)
 800167e:	f1b8 0f00 	cmp.w	r8, #0
 8001682:	d00b      	beq.n	800169c <shell_thread.lto_priv.58+0x1ac>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8001684:	f8d8 2000 	ldr.w	r2, [r8]
 8001688:	b142      	cbz	r2, 800169c <shell_thread.lto_priv.58+0x1ac>
 800168a:	4645      	mov	r5, r8
    chprintf(chp, "%s ", scp->sc_name);
 800168c:	4620      	mov	r0, r4
 800168e:	4921      	ldr	r1, [pc, #132]	; (8001714 <shell_thread.lto_priv.58+0x224>)
 8001690:	f7ff ff1e 	bl	80014d0 <chprintf>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8001694:	f855 2f08 	ldr.w	r2, [r5, #8]!
 8001698:	2a00      	cmp	r2, #0
 800169a:	d1f7      	bne.n	800168c <shell_thread.lto_priv.58+0x19c>
        }
        chprintf(chp, "Commands: help exit ");
        list_commands(chp, local_commands);
        if (scp != NULL)
          list_commands(chp, scp);
        chprintf(chp, "\r\n");
 800169c:	4620      	mov	r0, r4
 800169e:	4916      	ldr	r1, [pc, #88]	; (80016f8 <shell_thread.lto_priv.58+0x208>)
 80016a0:	f7ff ff16 	bl	80014d0 <chprintf>
 80016a4:	e735      	b.n	8001512 <shell_thread.lto_priv.58+0x22>
      }
      else if (cmdexec(local_commands, chp, cmd, n, args) &&
 80016a6:	f1b8 0f00 	cmp.w	r8, #0
 80016aa:	d00d      	beq.n	80016c8 <shell_thread.lto_priv.58+0x1d8>
};

static bool cmdexec(const ShellCommand *scp, BaseSequentialStream *chp,
                      char *name, int argc, char *argv[]) {

  while (scp->sc_name != NULL) {
 80016ac:	f8d8 0000 	ldr.w	r0, [r8]
 80016b0:	b150      	cbz	r0, 80016c8 <shell_thread.lto_priv.58+0x1d8>
 80016b2:	46c1      	mov	r9, r8
 80016b4:	e002      	b.n	80016bc <shell_thread.lto_priv.58+0x1cc>
 80016b6:	f859 0f08 	ldr.w	r0, [r9, #8]!
 80016ba:	b128      	cbz	r0, 80016c8 <shell_thread.lto_priv.58+0x1d8>
    if (strcasecmp(scp->sc_name, name) == 0) {
 80016bc:	4651      	mov	r1, sl
 80016be:	f002 fb57 	bl	8003d70 <strcasecmp>
 80016c2:	2800      	cmp	r0, #0
 80016c4:	d1f7      	bne.n	80016b6 <shell_thread.lto_priv.58+0x1c6>
 80016c6:	e7c4      	b.n	8001652 <shell_thread.lto_priv.58+0x162>
          list_commands(chp, scp);
        chprintf(chp, "\r\n");
      }
      else if (cmdexec(local_commands, chp, cmd, n, args) &&
          ((scp == NULL) || cmdexec(scp, chp, cmd, n, args))) {
        chprintf(chp, "%s", cmd);
 80016c8:	4652      	mov	r2, sl
 80016ca:	4620      	mov	r0, r4
 80016cc:	4912      	ldr	r1, [pc, #72]	; (8001718 <shell_thread.lto_priv.58+0x228>)
 80016ce:	f7ff feff 	bl	80014d0 <chprintf>
        chprintf(chp, " ?\r\n");
 80016d2:	4620      	mov	r0, r4
 80016d4:	4911      	ldr	r1, [pc, #68]	; (800171c <shell_thread.lto_priv.58+0x22c>)
 80016d6:	f7ff fefb 	bl	80014d0 <chprintf>
 80016da:	e71a      	b.n	8001512 <shell_thread.lto_priv.58+0x22>
 80016dc:	200018e0 	.word	0x200018e0
 80016e0:	08003e8c 	.word	0x08003e8c
 80016e4:	08003e94 	.word	0x08003e94
 80016e8:	08003eb8 	.word	0x08003eb8
 80016ec:	08003ec0 	.word	0x08003ec0
 80016f0:	08003f20 	.word	0x08003f20
 80016f4:	200018a8 	.word	0x200018a8
 80016f8:	08004074 	.word	0x08004074
 80016fc:	08003edc 	.word	0x08003edc
 8001700:	08003ee4 	.word	0x08003ee4
 8001704:	08003ec4 	.word	0x08003ec4
 8001708:	08003ef0 	.word	0x08003ef0
 800170c:	20000808 	.word	0x20000808
 8001710:	08003ef8 	.word	0x08003ef8
 8001714:	08003f10 	.word	0x08003f10
 8001718:	08003f14 	.word	0x08003f14
 800171c:	08003f18 	.word	0x08003f18

08001720 <cmd_systime>:
}

static void cmd_systime(BaseSequentialStream *chp, int argc, char *argv[]) {

  (void)argv;
  if (argc > 0) {
 8001720:	2900      	cmp	r1, #0
 8001722:	dd03      	ble.n	800172c <cmd_systime+0xc>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8001724:	4908      	ldr	r1, [pc, #32]	; (8001748 <cmd_systime+0x28>)
 8001726:	4a09      	ldr	r2, [pc, #36]	; (800174c <cmd_systime+0x2c>)
 8001728:	f7ff bed2 	b.w	80014d0 <chprintf>
 800172c:	2320      	movs	r3, #32
 800172e:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8001732:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001736:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001738:	2300      	movs	r3, #0
 800173a:	f383 8811 	msr	BASEPRI, r3
  (void)argv;
  if (argc > 0) {
    usage(chp, "systime");
    return;
  }
  chprintf(chp, "%lu\r\n", (unsigned long)chVTGetSystemTime());
 800173e:	4904      	ldr	r1, [pc, #16]	; (8001750 <cmd_systime+0x30>)
 8001740:	b292      	uxth	r2, r2
 8001742:	f7ff bec5 	b.w	80014d0 <chprintf>
 8001746:	bf00      	nop
 8001748:	08003ee4 	.word	0x08003ee4
 800174c:	08003f2c 	.word	0x08003f2c
 8001750:	08003f34 	.word	0x08003f34
	...

08001760 <cmd_info>:
}

static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {

  (void)argv;
  if (argc > 0) {
 8001760:	2900      	cmp	r1, #0
 8001762:	dd03      	ble.n	800176c <cmd_info+0xc>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8001764:	4919      	ldr	r1, [pc, #100]	; (80017cc <cmd_info+0x6c>)
 8001766:	4a1a      	ldr	r2, [pc, #104]	; (80017d0 <cmd_info+0x70>)
 8001768:	f7ff beb2 	b.w	80014d0 <chprintf>
    chprintf(chp, "%s ", scp->sc_name);
    scp++;
  }
}

static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {
 800176c:	b510      	push	{r4, lr}
 800176e:	4604      	mov	r4, r0
 8001770:	b082      	sub	sp, #8
  if (argc > 0) {
    usage(chp, "info");
    return;
  }

  chprintf(chp, "Kernel:       %s\r\n", CH_KERNEL_VERSION);
 8001772:	4918      	ldr	r1, [pc, #96]	; (80017d4 <cmd_info+0x74>)
 8001774:	4a18      	ldr	r2, [pc, #96]	; (80017d8 <cmd_info+0x78>)
 8001776:	f7ff feab 	bl	80014d0 <chprintf>
#ifdef PORT_COMPILER_NAME
  chprintf(chp, "Compiler:     %s\r\n", PORT_COMPILER_NAME);
 800177a:	4620      	mov	r0, r4
 800177c:	4917      	ldr	r1, [pc, #92]	; (80017dc <cmd_info+0x7c>)
 800177e:	4a18      	ldr	r2, [pc, #96]	; (80017e0 <cmd_info+0x80>)
 8001780:	f7ff fea6 	bl	80014d0 <chprintf>
#endif
  chprintf(chp, "Architecture: %s\r\n", PORT_ARCHITECTURE_NAME);
 8001784:	4620      	mov	r0, r4
 8001786:	4917      	ldr	r1, [pc, #92]	; (80017e4 <cmd_info+0x84>)
 8001788:	4a17      	ldr	r2, [pc, #92]	; (80017e8 <cmd_info+0x88>)
 800178a:	f7ff fea1 	bl	80014d0 <chprintf>
#ifdef PORT_CORE_VARIANT_NAME
  chprintf(chp, "Core Variant: %s\r\n", PORT_CORE_VARIANT_NAME);
 800178e:	4620      	mov	r0, r4
 8001790:	4916      	ldr	r1, [pc, #88]	; (80017ec <cmd_info+0x8c>)
 8001792:	4a17      	ldr	r2, [pc, #92]	; (80017f0 <cmd_info+0x90>)
 8001794:	f7ff fe9c 	bl	80014d0 <chprintf>
#endif
#ifdef PORT_INFO
  chprintf(chp, "Port Info:    %s\r\n", PORT_INFO);
 8001798:	4620      	mov	r0, r4
 800179a:	4916      	ldr	r1, [pc, #88]	; (80017f4 <cmd_info+0x94>)
 800179c:	4a16      	ldr	r2, [pc, #88]	; (80017f8 <cmd_info+0x98>)
 800179e:	f7ff fe97 	bl	80014d0 <chprintf>
#endif
#ifdef PLATFORM_NAME
  chprintf(chp, "Platform:     %s\r\n", PLATFORM_NAME);
 80017a2:	4620      	mov	r0, r4
 80017a4:	4915      	ldr	r1, [pc, #84]	; (80017fc <cmd_info+0x9c>)
 80017a6:	4a16      	ldr	r2, [pc, #88]	; (8001800 <cmd_info+0xa0>)
 80017a8:	f7ff fe92 	bl	80014d0 <chprintf>
#endif
#ifdef BOARD_NAME
  chprintf(chp, "Board:        %s\r\n", BOARD_NAME);
 80017ac:	4620      	mov	r0, r4
 80017ae:	4915      	ldr	r1, [pc, #84]	; (8001804 <cmd_info+0xa4>)
 80017b0:	4a15      	ldr	r2, [pc, #84]	; (8001808 <cmd_info+0xa8>)
 80017b2:	f7ff fe8d 	bl	80014d0 <chprintf>
#endif
#ifdef __DATE__
#ifdef __TIME__
  chprintf(chp, "Build time:   %s%s%s\r\n", __DATE__, " - ", __TIME__);
 80017b6:	4b15      	ldr	r3, [pc, #84]	; (800180c <cmd_info+0xac>)
 80017b8:	4620      	mov	r0, r4
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	4914      	ldr	r1, [pc, #80]	; (8001810 <cmd_info+0xb0>)
 80017be:	4a15      	ldr	r2, [pc, #84]	; (8001814 <cmd_info+0xb4>)
 80017c0:	4b15      	ldr	r3, [pc, #84]	; (8001818 <cmd_info+0xb8>)
 80017c2:	f7ff fe85 	bl	80014d0 <chprintf>
#endif
#endif
}
 80017c6:	b002      	add	sp, #8
 80017c8:	bd10      	pop	{r4, pc}
 80017ca:	bf00      	nop
 80017cc:	08003ee4 	.word	0x08003ee4
 80017d0:	08003f3c 	.word	0x08003f3c
 80017d4:	08003f44 	.word	0x08003f44
 80017d8:	08003f58 	.word	0x08003f58
 80017dc:	08003f60 	.word	0x08003f60
 80017e0:	08003f74 	.word	0x08003f74
 80017e4:	08003fbc 	.word	0x08003fbc
 80017e8:	08003fd0 	.word	0x08003fd0
 80017ec:	08003fd8 	.word	0x08003fd8
 80017f0:	08003fec 	.word	0x08003fec
 80017f4:	08003ff8 	.word	0x08003ff8
 80017f8:	0800400c 	.word	0x0800400c
 80017fc:	08004024 	.word	0x08004024
 8001800:	08004038 	.word	0x08004038
 8001804:	08004064 	.word	0x08004064
 8001808:	08004078 	.word	0x08004078
 800180c:	080040b4 	.word	0x080040b4
 8001810:	0800408c 	.word	0x0800408c
 8001814:	080040a4 	.word	0x080040a4
 8001818:	080040b0 	.word	0x080040b0
 800181c:	00000000 	.word	0x00000000

08001820 <Vector8C>:
 */
OSAL_IRQ_HANDLER(STM32_USB1_HP_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  OSAL_IRQ_EPILOGUE();
 8001820:	f7ff bb6e 	b.w	8000f00 <_port_irq_epilogue>
	...

08001830 <VectorB0>:
 * @brief   TIM2 interrupt handler.
 * @details This interrupt is used for system tick in free running mode.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(ST_HANDLER) {
 8001830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  OSAL_IRQ_PROLOGUE();

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
 8001834:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001838:	6923      	ldr	r3, [r4, #16]
 800183a:	079b      	lsls	r3, r3, #30
 800183c:	d403      	bmi.n	8001846 <VectorB0+0x16>
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
}
 800183e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 8001842:	f7ff bb5d 	b.w	8000f00 <_port_irq_epilogue>

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
    STM32_ST_TIM->SR = 0U;
 8001846:	2700      	movs	r7, #0
 8001848:	6127      	str	r7, [r4, #16]
 800184a:	2520      	movs	r5, #32
 800184c:	f385 8811 	msr	BASEPRI, r5
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  virtual_timer_t *vtp;
  systime_t now, delta;

  /* First timer to be processed.*/
  vtp = ch.vtlist.vt_next;
 8001850:	4e1e      	ldr	r6, [pc, #120]	; (80018cc <VectorB0+0x9c>)
 8001852:	6a62      	ldr	r2, [r4, #36]	; 0x24

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 8001854:	f8b6 e026 	ldrh.w	lr, [r6, #38]	; 0x26
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  virtual_timer_t *vtp;
  systime_t now, delta;

  /* First timer to be processed.*/
  vtp = ch.vtlist.vt_next;
 8001858:	69f3      	ldr	r3, [r6, #28]
 800185a:	b290      	uxth	r0, r2

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 800185c:	ebce 0100 	rsb	r1, lr, r0
 8001860:	891a      	ldrh	r2, [r3, #8]
 8001862:	b289      	uxth	r1, r1
 8001864:	4291      	cmp	r1, r2
 8001866:	f106 081c 	add.w	r8, r6, #28
 800186a:	d31b      	bcc.n	80018a4 <VectorB0+0x74>
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800186c:	6819      	ldr	r1, [r3, #0]
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;
 800186e:	4472      	add	r2, lr
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
    vtp->vt_func = NULL;

    /* if the list becomes empty then the timer is stopped.*/
    if (ch.vtlist.vt_next == (virtual_timer_t *)&ch.vtlist) {
 8001870:	4541      	cmp	r1, r8
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;
 8001872:	84f2      	strh	r2, [r6, #38]	; 0x26

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
 8001874:	68da      	ldr	r2, [r3, #12]
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 8001876:	f8c1 8004 	str.w	r8, [r1, #4]
    ch.vtlist.vt_next = vtp->vt_next;
 800187a:	61f1      	str	r1, [r6, #28]
    fn = vtp->vt_func;
    vtp->vt_func = NULL;
 800187c:	60df      	str	r7, [r3, #12]
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

  STM32_ST_TIM->DIER = 0;
 800187e:	bf08      	it	eq
 8001880:	60e7      	streq	r7, [r4, #12]
 8001882:	f387 8811 	msr	BASEPRI, r7
       and in order to give a preemption chance to higher priority
       interrupts.*/
    chSysUnlockFromISR();

    /* The callback is invoked outside the kernel critical zone.*/
    fn(vtp->vt_par);
 8001886:	6918      	ldr	r0, [r3, #16]
 8001888:	4790      	blx	r2
 800188a:	f385 8811 	msr	BASEPRI, r5
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 800188e:	6a62      	ldr	r2, [r4, #36]	; 0x24

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 8001890:	f8b6 e026 	ldrh.w	lr, [r6, #38]	; 0x26
       of the list.*/
    chSysLockFromISR();

    /* Next element in the list, the current time could have advanced so
       recalculating the time window.*/
    vtp = ch.vtlist.vt_next;
 8001894:	69f3      	ldr	r3, [r6, #28]
 8001896:	b290      	uxth	r0, r2

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 8001898:	ebce 0100 	rsb	r1, lr, r0
 800189c:	891a      	ldrh	r2, [r3, #8]
 800189e:	b289      	uxth	r1, r1
 80018a0:	428a      	cmp	r2, r1
 80018a2:	d9e3      	bls.n	800186c <VectorB0+0x3c>
    vtp = ch.vtlist.vt_next;
    now = chVTGetSystemTimeX();
  }

  /* if the list is empty, nothing else to do.*/
  if (ch.vtlist.vt_next == (virtual_timer_t *)&ch.vtlist) {
 80018a4:	4543      	cmp	r3, r8
 80018a6:	d00a      	beq.n	80018be <VectorB0+0x8e>
    return;
  }

  /* Recalculating the next alarm time.*/
  delta = ch.vtlist.vt_lasttime + vtp->vt_delta - now;
 80018a8:	4472      	add	r2, lr
 80018aa:	1a12      	subs	r2, r2, r0
 80018ac:	b292      	uxth	r2, r2
  if (delta < (systime_t)CH_CFG_ST_TIMEDELTA) {
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
 80018ae:	2a01      	cmp	r2, #1
 80018b0:	bf98      	it	ls
 80018b2:	2202      	movls	r2, #2
  }
  port_timer_set_alarm(now + delta);
 80018b4:	4402      	add	r2, r0
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 80018b6:	b292      	uxth	r2, r2
 80018b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018bc:	635a      	str	r2, [r3, #52]	; 0x34
 80018be:	2300      	movs	r3, #0
 80018c0:	f383 8811 	msr	BASEPRI, r3
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
}
 80018c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 80018c8:	f7ff bb1a 	b.w	8000f00 <_port_irq_epilogue>
 80018cc:	200018e0 	.word	0x200018e0

080018d0 <Vector84>:
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 24) & STM32_DMA_ISR_MASK;
 80018d0:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <Vector84+0x20>)
  DMA1->IFCR = flags << 24;
  if (dma_isr_redir[6].dma_func)
 80018d2:	4808      	ldr	r0, [pc, #32]	; (80018f4 <Vector84+0x24>)
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 24) & STM32_DMA_ISR_MASK;
 80018d4:	6819      	ldr	r1, [r3, #0]
  DMA1->IFCR = flags << 24;
  if (dma_isr_redir[6].dma_func)
 80018d6:	6b02      	ldr	r2, [r0, #48]	; 0x30
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 24) & STM32_DMA_ISR_MASK;
 80018d8:	f3c1 6103 	ubfx	r1, r1, #24, #4
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector84) {
 80018dc:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 24) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 24;
 80018de:	060c      	lsls	r4, r1, #24
 80018e0:	605c      	str	r4, [r3, #4]
  if (dma_isr_redir[6].dma_func)
 80018e2:	b10a      	cbz	r2, 80018e8 <Vector84+0x18>
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);
 80018e4:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80018e6:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80018e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->ISR >> 24) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 24;
  if (dma_isr_redir[6].dma_func)
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80018ec:	f7ff bb08 	b.w	8000f00 <_port_irq_epilogue>
 80018f0:	40020000 	.word	0x40020000
 80018f4:	20001a60 	.word	0x20001a60
	...

08001900 <Vector80>:
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 20) & STM32_DMA_ISR_MASK;
 8001900:	4b07      	ldr	r3, [pc, #28]	; (8001920 <Vector80+0x20>)
  DMA1->IFCR = flags << 20;
  if (dma_isr_redir[5].dma_func)
 8001902:	4808      	ldr	r0, [pc, #32]	; (8001924 <Vector80+0x24>)
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 20) & STM32_DMA_ISR_MASK;
 8001904:	6819      	ldr	r1, [r3, #0]
  DMA1->IFCR = flags << 20;
  if (dma_isr_redir[5].dma_func)
 8001906:	6a82      	ldr	r2, [r0, #40]	; 0x28
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 20) & STM32_DMA_ISR_MASK;
 8001908:	f3c1 5103 	ubfx	r1, r1, #20, #4
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector80) {
 800190c:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 20) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 20;
 800190e:	050c      	lsls	r4, r1, #20
 8001910:	605c      	str	r4, [r3, #4]
  if (dma_isr_redir[5].dma_func)
 8001912:	b10a      	cbz	r2, 8001918 <Vector80+0x18>
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);
 8001914:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8001916:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 8001918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->ISR >> 20) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 20;
  if (dma_isr_redir[5].dma_func)
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800191c:	f7ff baf0 	b.w	8000f00 <_port_irq_epilogue>
 8001920:	40020000 	.word	0x40020000
 8001924:	20001a60 	.word	0x20001a60
	...

08001930 <Vector7C>:
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 16) & STM32_DMA_ISR_MASK;
 8001930:	4b07      	ldr	r3, [pc, #28]	; (8001950 <Vector7C+0x20>)
  DMA1->IFCR = flags << 16;
  if (dma_isr_redir[4].dma_func)
 8001932:	4808      	ldr	r0, [pc, #32]	; (8001954 <Vector7C+0x24>)
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 16) & STM32_DMA_ISR_MASK;
 8001934:	6819      	ldr	r1, [r3, #0]
  DMA1->IFCR = flags << 16;
  if (dma_isr_redir[4].dma_func)
 8001936:	6a02      	ldr	r2, [r0, #32]
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 16) & STM32_DMA_ISR_MASK;
 8001938:	f3c1 4103 	ubfx	r1, r1, #16, #4
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector7C) {
 800193c:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 16;
 800193e:	040c      	lsls	r4, r1, #16
 8001940:	605c      	str	r4, [r3, #4]
  if (dma_isr_redir[4].dma_func)
 8001942:	b10a      	cbz	r2, 8001948 <Vector7C+0x18>
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);
 8001944:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001946:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 8001948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->ISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 16;
  if (dma_isr_redir[4].dma_func)
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800194c:	f7ff bad8 	b.w	8000f00 <_port_irq_epilogue>
 8001950:	40020000 	.word	0x40020000
 8001954:	20001a60 	.word	0x20001a60
	...

08001960 <Vector78>:
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 12) & STM32_DMA_ISR_MASK;
 8001960:	4b07      	ldr	r3, [pc, #28]	; (8001980 <Vector78+0x20>)
  DMA1->IFCR = flags << 12;
  if (dma_isr_redir[3].dma_func)
 8001962:	4808      	ldr	r0, [pc, #32]	; (8001984 <Vector78+0x24>)
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 12) & STM32_DMA_ISR_MASK;
 8001964:	6819      	ldr	r1, [r3, #0]
  DMA1->IFCR = flags << 12;
  if (dma_isr_redir[3].dma_func)
 8001966:	6982      	ldr	r2, [r0, #24]
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 12) & STM32_DMA_ISR_MASK;
 8001968:	f3c1 3103 	ubfx	r1, r1, #12, #4
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector78) {
 800196c:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 12) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 12;
 800196e:	030c      	lsls	r4, r1, #12
 8001970:	605c      	str	r4, [r3, #4]
  if (dma_isr_redir[3].dma_func)
 8001972:	b10a      	cbz	r2, 8001978 <Vector78+0x18>
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);
 8001974:	69c0      	ldr	r0, [r0, #28]
 8001976:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 8001978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->ISR >> 12) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 12;
  if (dma_isr_redir[3].dma_func)
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800197c:	f7ff bac0 	b.w	8000f00 <_port_irq_epilogue>
 8001980:	40020000 	.word	0x40020000
 8001984:	20001a60 	.word	0x20001a60
	...

08001990 <Vector74>:
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 8) & STM32_DMA_ISR_MASK;
 8001990:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <Vector74+0x20>)
  DMA1->IFCR = flags << 8;
  if (dma_isr_redir[2].dma_func)
 8001992:	4808      	ldr	r0, [pc, #32]	; (80019b4 <Vector74+0x24>)
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 8) & STM32_DMA_ISR_MASK;
 8001994:	6819      	ldr	r1, [r3, #0]
  DMA1->IFCR = flags << 8;
  if (dma_isr_redir[2].dma_func)
 8001996:	6902      	ldr	r2, [r0, #16]
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 8) & STM32_DMA_ISR_MASK;
 8001998:	f3c1 2103 	ubfx	r1, r1, #8, #4
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector74) {
 800199c:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 8) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 8;
 800199e:	020c      	lsls	r4, r1, #8
 80019a0:	605c      	str	r4, [r3, #4]
  if (dma_isr_redir[2].dma_func)
 80019a2:	b10a      	cbz	r2, 80019a8 <Vector74+0x18>
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);
 80019a4:	6940      	ldr	r0, [r0, #20]
 80019a6:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80019a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->ISR >> 8) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 8;
  if (dma_isr_redir[2].dma_func)
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80019ac:	f7ff baa8 	b.w	8000f00 <_port_irq_epilogue>
 80019b0:	40020000 	.word	0x40020000
 80019b4:	20001a60 	.word	0x20001a60
	...

080019c0 <Vector70>:
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 4) & STM32_DMA_ISR_MASK;
 80019c0:	4b07      	ldr	r3, [pc, #28]	; (80019e0 <Vector70+0x20>)
  DMA1->IFCR = flags << 4;
  if (dma_isr_redir[1].dma_func)
 80019c2:	4808      	ldr	r0, [pc, #32]	; (80019e4 <Vector70+0x24>)
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 4) & STM32_DMA_ISR_MASK;
 80019c4:	6819      	ldr	r1, [r3, #0]
  DMA1->IFCR = flags << 4;
  if (dma_isr_redir[1].dma_func)
 80019c6:	6882      	ldr	r2, [r0, #8]
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 4) & STM32_DMA_ISR_MASK;
 80019c8:	f3c1 1103 	ubfx	r1, r1, #4, #4
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector70) {
 80019cc:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 4) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 4;
 80019ce:	010c      	lsls	r4, r1, #4
 80019d0:	605c      	str	r4, [r3, #4]
  if (dma_isr_redir[1].dma_func)
 80019d2:	b10a      	cbz	r2, 80019d8 <Vector70+0x18>
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);
 80019d4:	68c0      	ldr	r0, [r0, #12]
 80019d6:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80019d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->ISR >> 4) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 4;
  if (dma_isr_redir[1].dma_func)
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80019dc:	f7ff ba90 	b.w	8000f00 <_port_irq_epilogue>
 80019e0:	40020000 	.word	0x40020000
 80019e4:	20001a60 	.word	0x20001a60
	...

080019f0 <Vector6C>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector6C) {
 80019f0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 0) & STM32_DMA_ISR_MASK;
 80019f2:	4b07      	ldr	r3, [pc, #28]	; (8001a10 <Vector6C+0x20>)
  DMA1->IFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
 80019f4:	4a07      	ldr	r2, [pc, #28]	; (8001a14 <Vector6C+0x24>)
OSAL_IRQ_HANDLER(Vector6C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->ISR >> 0) & STM32_DMA_ISR_MASK;
 80019f6:	6819      	ldr	r1, [r3, #0]
 80019f8:	f001 010f 	and.w	r1, r1, #15
  DMA1->IFCR = flags << 0;
 80019fc:	6059      	str	r1, [r3, #4]
  if (dma_isr_redir[0].dma_func)
 80019fe:	6813      	ldr	r3, [r2, #0]
 8001a00:	b10b      	cbz	r3, 8001a06 <Vector6C+0x16>
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);
 8001a02:	6850      	ldr	r0, [r2, #4]
 8001a04:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
 8001a06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->ISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->IFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8001a0a:	f7ff ba79 	b.w	8000f00 <_port_irq_epilogue>
 8001a0e:	bf00      	nop
 8001a10:	40020000 	.word	0x40020000
 8001a14:	20001a60 	.word	0x20001a60
	...

08001a20 <usb_packet_write_from_queue>:
 *                      not exceed the maximum packet size for this endpoint.
 *
 * @notapi
 */
static void usb_packet_write_from_queue(stm32_usb_descriptor_t *udp,
                                        output_queue_t *oqp, size_t n) {
 8001a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t nhw;
  syssts_t sts;
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);
 8001a22:	6803      	ldr	r3, [r0, #0]

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  nhw = n / 2;
  while (nhw > 0) {
 8001a24:	ea5f 0c52 	movs.w	ip, r2, lsr #1
 */
static void usb_packet_write_from_queue(stm32_usb_descriptor_t *udp,
                                        output_queue_t *oqp, size_t n) {
  size_t nhw;
  syssts_t sts;
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);
 8001a28:	f103 5e00 	add.w	lr, r3, #536870912	; 0x20000000
 8001a2c:	f50e 5e40 	add.w	lr, lr, #12288	; 0x3000
 8001a30:	ea4f 0e4e 	mov.w	lr, lr, lsl #1

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
 8001a34:	6042      	str	r2, [r0, #4]
  nhw = n / 2;
  while (nhw > 0) {
 8001a36:	d018      	beq.n	8001a6a <usb_packet_write_from_queue+0x4a>
 8001a38:	4677      	mov	r7, lr
 8001a3a:	4664      	mov	r4, ip
 8001a3c:	690e      	ldr	r6, [r1, #16]
    stm32_usb_pma_t w;

    w  = (stm32_usb_pma_t)*oqp->q_rdptr++;
 8001a3e:	6988      	ldr	r0, [r1, #24]
 8001a40:	1c43      	adds	r3, r0, #1
    if (oqp->q_rdptr >= oqp->q_top)
 8001a42:	42b3      	cmp	r3, r6
  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  nhw = n / 2;
  while (nhw > 0) {
    stm32_usb_pma_t w;

    w  = (stm32_usb_pma_t)*oqp->q_rdptr++;
 8001a44:	618b      	str	r3, [r1, #24]
    if (oqp->q_rdptr >= oqp->q_top)
      oqp->q_rdptr = oqp->q_buffer;
 8001a46:	bf28      	it	cs
 8001a48:	68cb      	ldrcs	r3, [r1, #12]
  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  nhw = n / 2;
  while (nhw > 0) {
    stm32_usb_pma_t w;

    w  = (stm32_usb_pma_t)*oqp->q_rdptr++;
 8001a4a:	7800      	ldrb	r0, [r0, #0]
    if (oqp->q_rdptr >= oqp->q_top)
      oqp->q_rdptr = oqp->q_buffer;
    w |= (stm32_usb_pma_t)*oqp->q_rdptr++ << 8;
 8001a4c:	1c5d      	adds	r5, r3, #1
 8001a4e:	618d      	str	r5, [r1, #24]
 8001a50:	781b      	ldrb	r3, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top)
 8001a52:	42b5      	cmp	r5, r6
    stm32_usb_pma_t w;

    w  = (stm32_usb_pma_t)*oqp->q_rdptr++;
    if (oqp->q_rdptr >= oqp->q_top)
      oqp->q_rdptr = oqp->q_buffer;
    w |= (stm32_usb_pma_t)*oqp->q_rdptr++ << 8;
 8001a54:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
    if (oqp->q_rdptr >= oqp->q_top)
      oqp->q_rdptr = oqp->q_buffer;
 8001a58:	bf24      	itt	cs
 8001a5a:	68c8      	ldrcs	r0, [r1, #12]
 8001a5c:	6188      	strcs	r0, [r1, #24]
  syssts_t sts;
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  nhw = n / 2;
  while (nhw > 0) {
 8001a5e:	3c01      	subs	r4, #1
    if (oqp->q_rdptr >= oqp->q_top)
      oqp->q_rdptr = oqp->q_buffer;
    w |= (stm32_usb_pma_t)*oqp->q_rdptr++ << 8;
    if (oqp->q_rdptr >= oqp->q_top)
      oqp->q_rdptr = oqp->q_buffer;
    *pmap++ = w;
 8001a60:	f847 3b04 	str.w	r3, [r7], #4
  syssts_t sts;
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  nhw = n / 2;
  while (nhw > 0) {
 8001a64:	d1eb      	bne.n	8001a3e <usb_packet_write_from_queue+0x1e>
 8001a66:	eb0e 0e8c 	add.w	lr, lr, ip, lsl #2
    *pmap++ = w;
    nhw--;
  }

  /* Last byte for odd numbers.*/
  if ((n & 1) != 0) {
 8001a6a:	07d3      	lsls	r3, r2, #31
 8001a6c:	d50b      	bpl.n	8001a86 <usb_packet_write_from_queue+0x66>
    *pmap = (stm32_usb_pma_t)*oqp->q_rdptr++;
 8001a6e:	6988      	ldr	r0, [r1, #24]
    if (oqp->q_rdptr >= oqp->q_top)
 8001a70:	690c      	ldr	r4, [r1, #16]
    nhw--;
  }

  /* Last byte for odd numbers.*/
  if ((n & 1) != 0) {
    *pmap = (stm32_usb_pma_t)*oqp->q_rdptr++;
 8001a72:	1c43      	adds	r3, r0, #1
 8001a74:	618b      	str	r3, [r1, #24]
    if (oqp->q_rdptr >= oqp->q_top)
 8001a76:	42a3      	cmp	r3, r4
    nhw--;
  }

  /* Last byte for odd numbers.*/
  if ((n & 1) != 0) {
    *pmap = (stm32_usb_pma_t)*oqp->q_rdptr++;
 8001a78:	7800      	ldrb	r0, [r0, #0]
    if (oqp->q_rdptr >= oqp->q_top)
      oqp->q_rdptr = oqp->q_buffer;
 8001a7a:	bf28      	it	cs
 8001a7c:	68cb      	ldrcs	r3, [r1, #12]
    nhw--;
  }

  /* Last byte for odd numbers.*/
  if ((n & 1) != 0) {
    *pmap = (stm32_usb_pma_t)*oqp->q_rdptr++;
 8001a7e:	f8ce 0000 	str.w	r0, [lr]
    if (oqp->q_rdptr >= oqp->q_top)
      oqp->q_rdptr = oqp->q_buffer;
 8001a82:	bf28      	it	cs
 8001a84:	618b      	strcs	r3, [r1, #24]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8001a86:	f3ef 8312 	mrs	r3, BASEPRI_MAX
 * @xclass
 */
syssts_t chSysGetStatusAndLockX(void) {

  syssts_t sts = port_get_irq_status();
  if (port_irq_enabled(sts)) {
 8001a8a:	b9cb      	cbnz	r3, 8001ac0 <usb_packet_write_from_queue+0xa0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001a8c:	f3ef 8305 	mrs	r3, IPSR

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001a90:	2320      	movs	r3, #32
 8001a92:	f383 8811 	msr	BASEPRI, r3
  }

  /* Updating queue.*/
  sts = osalSysGetStatusAndLockX();

  oqp->q_counter += n;
 8001a96:	688b      	ldr	r3, [r1, #8]
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 8001a98:	4608      	mov	r0, r1
 8001a9a:	441a      	add	r2, r3
 8001a9c:	608a      	str	r2, [r1, #8]
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	f7ff fca6 	bl	80013f0 <chThdDequeueAllI>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001aa4:	f3ef 8405 	mrs	r4, IPSR
 * @retval false        not running in ISR mode.
 * @retval true         running in ISR mode.
 */
static inline bool port_is_isr_context(void) {

  return (bool)((__get_IPSR() & 0x1FFU) != 0U);
 8001aa8:	f3c4 0408 	ubfx	r4, r4, #0, #9
 * @xclass
 */
void chSysRestoreStatusX(syssts_t sts) {

  if (port_irq_enabled(sts)) {
    if (port_is_isr_context()) {
 8001aac:	b11c      	cbz	r4, 8001ab6 <usb_packet_write_from_queue+0x96>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001aae:	2300      	movs	r3, #0
 8001ab0:	f383 8811 	msr	BASEPRI, r3
 8001ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      chSysUnlockFromISR();
    }
    else {
      chSchRescheduleS();
 8001ab6:	f7ff faa3 	bl	8001000 <chSchRescheduleS>
 8001aba:	f384 8811 	msr	BASEPRI, r4
 8001abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ac0:	688b      	ldr	r3, [r1, #8]
 8001ac2:	4608      	mov	r0, r1
 8001ac4:	441a      	add	r2, r3
 8001ac6:	608a      	str	r2, [r1, #8]
  osalThreadDequeueAllI(&oqp->q_waiting, Q_OK);

  osalSysRestoreStatusX(sts);
}
 8001ac8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001acc:	2100      	movs	r1, #0
 8001ace:	f7ff bc8f 	b.w	80013f0 <chThdDequeueAllI>
 8001ad2:	bf00      	nop
	...

08001ae0 <spi_lld_serve_rx_interrupt.lto_priv.56>:
 * @brief   Shared end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8001ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001ae2:	070b      	lsls	r3, r1, #28
 8001ae4:	d431      	bmi.n	8001b4a <spi_lld_serve_rx_interrupt.lto_priv.56+0x6a>
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 8001ae6:	6a41      	ldr	r1, [r0, #36]	; 0x24
  dmaStreamDisable(spip->dmarx);
 8001ae8:	6a02      	ldr	r2, [r0, #32]
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 8001aea:	e891 00c0 	ldmia.w	r1, {r6, r7}
 8001aee:	6835      	ldr	r5, [r6, #0]
 8001af0:	230f      	movs	r3, #15
 8001af2:	f025 050f 	bic.w	r5, r5, #15
 8001af6:	6035      	str	r5, [r6, #0]
 8001af8:	7a09      	ldrb	r1, [r1, #8]
  dmaStreamDisable(spip->dmarx);
 8001afa:	6815      	ldr	r5, [r2, #0]
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 8001afc:	fa03 f101 	lsl.w	r1, r3, r1
 8001b00:	6039      	str	r1, [r7, #0]
  dmaStreamDisable(spip->dmarx);
 8001b02:	6829      	ldr	r1, [r5, #0]

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8001b04:	6846      	ldr	r6, [r0, #4]
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
  dmaStreamDisable(spip->dmarx);
 8001b06:	f021 010f 	bic.w	r1, r1, #15
 8001b0a:	6029      	str	r1, [r5, #0]
 8001b0c:	7a15      	ldrb	r5, [r2, #8]
 8001b0e:	6851      	ldr	r1, [r2, #4]

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8001b10:	6832      	ldr	r2, [r6, #0]
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
  dmaStreamDisable(spip->dmarx);
 8001b12:	40ab      	lsls	r3, r5
 8001b14:	4604      	mov	r4, r0
 8001b16:	600b      	str	r3, [r1, #0]

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8001b18:	b1a2      	cbz	r2, 8001b44 <spi_lld_serve_rx_interrupt.lto_priv.56+0x64>
 8001b1a:	2304      	movs	r3, #4
 8001b1c:	7003      	strb	r3, [r0, #0]
 8001b1e:	4790      	blx	r2
 8001b20:	7823      	ldrb	r3, [r4, #0]
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d00e      	beq.n	8001b44 <spi_lld_serve_rx_interrupt.lto_priv.56+0x64>
 8001b26:	2320      	movs	r3, #32
 8001b28:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 8001b2c:	68a3      	ldr	r3, [r4, #8]
 8001b2e:	b12b      	cbz	r3, 8001b3c <spi_lld_serve_rx_interrupt.lto_priv.56+0x5c>
    thread_t *tp = *trp;

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
 8001b30:	2200      	movs	r2, #0
 8001b32:	60a2      	str	r2, [r4, #8]
    tp->p_u.rdymsg = msg;
    (void) chSchReadyI(tp);
 8001b34:	4618      	mov	r0, r3

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
    tp->p_u.rdymsg = msg;
 8001b36:	621a      	str	r2, [r3, #32]
    (void) chSchReadyI(tp);
 8001b38:	f7ff fa72 	bl	8001020 <chSchReadyI>
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f383 8811 	msr	BASEPRI, r3
 8001b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b44:	2302      	movs	r3, #2
 8001b46:	7023      	strb	r3, [r4, #0]
 8001b48:	e7ed      	b.n	8001b26 <spi_lld_serve_rx_interrupt.lto_priv.56+0x46>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b4a:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 8001b4c:	4b01      	ldr	r3, [pc, #4]	; (8001b54 <spi_lld_serve_rx_interrupt.lto_priv.56+0x74>)
 8001b4e:	4a02      	ldr	r2, [pc, #8]	; (8001b58 <spi_lld_serve_rx_interrupt.lto_priv.56+0x78>)
 8001b50:	629a      	str	r2, [r3, #40]	; 0x28
 8001b52:	e7fe      	b.n	8001b52 <spi_lld_serve_rx_interrupt.lto_priv.56+0x72>
 8001b54:	200018e0 	.word	0x200018e0
 8001b58:	08003e80 	.word	0x08003e80
 8001b5c:	00000000 	.word	0x00000000

08001b60 <__early_init>:
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8001b60:	4b1f      	ldr	r3, [pc, #124]	; (8001be0 <__early_init+0x80>)
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8001b62:	4619      	mov	r1, r3
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	f042 0201 	orr.w	r2, r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8001b6c:	680b      	ldr	r3, [r1, #0]
 8001b6e:	4a1c      	ldr	r2, [pc, #112]	; (8001be0 <__early_init+0x80>)
 8001b70:	079b      	lsls	r3, r3, #30
 8001b72:	d5fb      	bpl.n	8001b6c <__early_init+0xc>
    ;                                       /* Wait until HSI is stable.    */
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  RCC->CFGR = 0;                            /* CFGR reset value.            */
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001b74:	4611      	mov	r1, r2
  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
  while (!(RCC->CR & RCC_CR_HSIRDY))
    ;                                       /* Wait until HSI is stable.    */
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8001b76:	6813      	ldr	r3, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 8001b78:	2000      	movs	r0, #0
  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
  while (!(RCC->CR & RCC_CR_HSIRDY))
    ;                                       /* Wait until HSI is stable.    */
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8001b7a:	f003 03f9 	and.w	r3, r3, #249	; 0xf9
 8001b7e:	6013      	str	r3, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 8001b80:	6050      	str	r0, [r2, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001b82:	684b      	ldr	r3, [r1, #4]
 8001b84:	4a16      	ldr	r2, [pc, #88]	; (8001be0 <__early_init+0x80>)
 8001b86:	f013 0f0c 	tst.w	r3, #12
 8001b8a:	d1fa      	bne.n	8001b82 <__early_init+0x22>
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEBYP;
#endif
  /* HSE activation.*/
  RCC->CR |= RCC_CR_HSEON;
  while (!(RCC->CR & RCC_CR_HSERDY))
 8001b8c:	4611      	mov	r1, r2
#if defined(STM32_HSE_BYPASS)
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEBYP;
#endif
  /* HSE activation.*/
  RCC->CR |= RCC_CR_HSEON;
 8001b8e:	6813      	ldr	r3, [r2, #0]
 8001b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b94:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSERDY))
 8001b96:	680b      	ldr	r3, [r1, #0]
 8001b98:	4a11      	ldr	r2, [pc, #68]	; (8001be0 <__early_init+0x80>)
 8001b9a:	0398      	lsls	r0, r3, #14
 8001b9c:	d5fb      	bpl.n	8001b96 <__early_init+0x36>

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->CFGR |= STM32_PLLMUL | STM32_PLLXTPRE | STM32_PLLSRC;
  RCC->CR   |= RCC_CR_PLLON;
  while (!(RCC->CR & RCC_CR_PLLRDY))
 8001b9e:	4611      	mov	r1, r2
    ;                                       /* Waits until LSI is stable.   */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->CFGR |= STM32_PLLMUL | STM32_PLLXTPRE | STM32_PLLSRC;
 8001ba0:	6853      	ldr	r3, [r2, #4]
 8001ba2:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001ba6:	6053      	str	r3, [r2, #4]
  RCC->CR   |= RCC_CR_PLLON;
 8001ba8:	6813      	ldr	r3, [r2, #0]
 8001baa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bae:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_PLLRDY))
 8001bb0:	680b      	ldr	r3, [r1, #0]
 8001bb2:	4a0b      	ldr	r2, [pc, #44]	; (8001be0 <__early_init+0x80>)
 8001bb4:	019b      	lsls	r3, r3, #6
 8001bb6:	d5fb      	bpl.n	8001bb0 <__early_init+0x50>

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  /* Switches clock source.*/
  RCC->CFGR |= STM32_SW;
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 8001bb8:	4611      	mov	r1, r2
/*
 * Early initialization code.
 * This initialization must be performed just after stack setup and before
 * any other initialization.
 */
void __early_init(void) {
 8001bba:	b410      	push	{r4}
              STM32_PLLSRC | STM32_ADCPRE | STM32_PPRE2  | STM32_PPRE1    |
              STM32_HPRE;
#endif

  /* Flash setup and final clock selection.   */
  FLASH->ACR = STM32_FLASHBITS;
 8001bbc:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <__early_init+0x84>)
    ;                                       /* Waits until PLL is stable.   */
#endif

  /* Clock settings.*/
#if STM32_HAS_USB
  RCC->CFGR = STM32_MCOSEL | STM32_USBPRE | STM32_PLLMUL | STM32_PLLXTPRE |
 8001bbe:	4c0a      	ldr	r4, [pc, #40]	; (8001be8 <__early_init+0x88>)
              STM32_PLLSRC | STM32_ADCPRE | STM32_PPRE2  | STM32_PPRE1    |
              STM32_HPRE;
#endif

  /* Flash setup and final clock selection.   */
  FLASH->ACR = STM32_FLASHBITS;
 8001bc0:	2012      	movs	r0, #18
    ;                                       /* Waits until PLL is stable.   */
#endif

  /* Clock settings.*/
#if STM32_HAS_USB
  RCC->CFGR = STM32_MCOSEL | STM32_USBPRE | STM32_PLLMUL | STM32_PLLXTPRE |
 8001bc2:	6054      	str	r4, [r2, #4]
              STM32_PLLSRC | STM32_ADCPRE | STM32_PPRE2  | STM32_PPRE1    |
              STM32_HPRE;
#endif

  /* Flash setup and final clock selection.   */
  FLASH->ACR = STM32_FLASHBITS;
 8001bc4:	6018      	str	r0, [r3, #0]

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  /* Switches clock source.*/
  RCC->CFGR |= STM32_SW;
 8001bc6:	6853      	ldr	r3, [r2, #4]
 8001bc8:	f043 0302 	orr.w	r3, r3, #2
 8001bcc:	6053      	str	r3, [r2, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 8001bce:	684b      	ldr	r3, [r1, #4]
 8001bd0:	f003 030c 	and.w	r3, r3, #12
 8001bd4:	2b08      	cmp	r3, #8
 8001bd6:	d1fa      	bne.n	8001bce <__early_init+0x6e>

  stm32_clock_init();
}
 8001bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40022000 	.word	0x40022000
 8001be8:	001d6400 	.word	0x001d6400
 8001bec:	00000000 	.word	0x00000000

08001bf0 <usb_lld_prepare_transmit>:
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
  size_t n;
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8001bf0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8001bf4:	68c3      	ldr	r3, [r0, #12]
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
 8001bf6:	b430      	push	{r4, r5}
  size_t n;
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8001bf8:	6958      	ldr	r0, [r3, #20]
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
 8001bfa:	460c      	mov	r4, r1
  size_t n;
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  /* Transfer initialization.*/
  n = isp->txsize;
 8001bfc:	6842      	ldr	r2, [r0, #4]
  if (n > (size_t)usbp->epc[ep]->in_maxsize)
 8001bfe:	8a19      	ldrh	r1, [r3, #16]
    n = (size_t)usbp->epc[ep]->in_maxsize;

  if (isp->txqueued)
 8001c00:	7803      	ldrb	r3, [r0, #0]
 8001c02:	428a      	cmp	r2, r1
 8001c04:	bf28      	it	cs
 8001c06:	460a      	movcs	r2, r1
 8001c08:	bb03      	cbnz	r3, 8001c4c <usb_lld_prepare_transmit+0x5c>
    usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
                                isp->mode.queue.txqueue, n);
  else
    usb_packet_write_from_buffer(USB_GET_DESCRIPTOR(ep),
 8001c0a:	4917      	ldr	r1, [pc, #92]	; (8001c68 <usb_lld_prepare_transmit+0x78>)
                                         const uint8_t *buf,
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  n = (n + 1) / 2;
 8001c0c:	1c53      	adds	r3, r2, #1

  if (isp->txqueued)
    usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
                                isp->mode.queue.txqueue, n);
  else
    usb_packet_write_from_buffer(USB_GET_DESCRIPTOR(ep),
 8001c0e:	6d09      	ldr	r1, [r1, #80]	; 0x50
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  n = (n + 1) / 2;
  while (n > 0) {
 8001c10:	085b      	lsrs	r3, r3, #1
 8001c12:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8001c16:	f501 5140 	add.w	r1, r1, #12288	; 0x3000

  if (isp->txqueued)
    usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
                                isp->mode.queue.txqueue, n);
  else
    usb_packet_write_from_buffer(USB_GET_DESCRIPTOR(ep),
 8001c1a:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8001c1e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 * @notapi
 */
static void usb_packet_write_from_buffer(stm32_usb_descriptor_t *udp,
                                         const uint8_t *buf,
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);
 8001c22:	6821      	ldr	r1, [r4, #0]

  if (isp->txqueued)
    usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
                                isp->mode.queue.txqueue, n);
  else
    usb_packet_write_from_buffer(USB_GET_DESCRIPTOR(ep),
 8001c24:	68c0      	ldr	r0, [r0, #12]
 * @notapi
 */
static void usb_packet_write_from_buffer(stm32_usb_descriptor_t *udp,
                                         const uint8_t *buf,
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);
 8001c26:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8001c2a:	f501 5140 	add.w	r1, r1, #12288	; 0x3000

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
 8001c2e:	6865      	ldr	r5, [r4, #4]
 * @notapi
 */
static void usb_packet_write_from_buffer(stm32_usb_descriptor_t *udp,
                                         const uint8_t *buf,
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);
 8001c30:	ea4f 0141 	mov.w	r1, r1, lsl #1

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
 8001c34:	6062      	str	r2, [r4, #4]
  n = (n + 1) / 2;
  while (n > 0) {
 8001c36:	d007      	beq.n	8001c48 <usb_lld_prepare_transmit+0x58>
 8001c38:	3802      	subs	r0, #2
 8001c3a:	1f0a      	subs	r2, r1, #4
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses.*/
    *pmap++ = (stm32_usb_pma_t)*(const uint16_t *)buf;
 8001c3c:	f830 1f02 	ldrh.w	r1, [r0, #2]!
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  n = (n + 1) / 2;
  while (n > 0) {
 8001c40:	3b01      	subs	r3, #1
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses.*/
    *pmap++ = (stm32_usb_pma_t)*(const uint16_t *)buf;
 8001c42:	f842 1f04 	str.w	r1, [r2, #4]!
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  n = (n + 1) / 2;
  while (n > 0) {
 8001c46:	d1f9      	bne.n	8001c3c <usb_lld_prepare_transmit+0x4c>
    usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
                                isp->mode.queue.txqueue, n);
  else
    usb_packet_write_from_buffer(USB_GET_DESCRIPTOR(ep),
                                 isp->mode.linear.txbuf, n);
}
 8001c48:	bc30      	pop	{r4, r5}
 8001c4a:	4770      	bx	lr
  n = isp->txsize;
  if (n > (size_t)usbp->epc[ep]->in_maxsize)
    n = (size_t)usbp->epc[ep]->in_maxsize;

  if (isp->txqueued)
    usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <usb_lld_prepare_transmit+0x78>)
 8001c4e:	68c1      	ldr	r1, [r0, #12]
 8001c50:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001c52:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8001c56:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8001c5a:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8001c5e:	0040      	lsls	r0, r0, #1
                                isp->mode.queue.txqueue, n);
  else
    usb_packet_write_from_buffer(USB_GET_DESCRIPTOR(ep),
                                 isp->mode.linear.txbuf, n);
}
 8001c60:	bc30      	pop	{r4, r5}
  n = isp->txsize;
  if (n > (size_t)usbp->epc[ep]->in_maxsize)
    n = (size_t)usbp->epc[ep]->in_maxsize;

  if (isp->txqueued)
    usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
 8001c62:	f7ff bedd 	b.w	8001a20 <usb_packet_write_from_queue>
 8001c66:	bf00      	nop
 8001c68:	40005c00 	.word	0x40005c00
 8001c6c:	00000000 	.word	0x00000000

08001c70 <usb_lld_prepare_receive>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8001c70:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8001c74:	68c9      	ldr	r1, [r1, #12]
 8001c76:	698a      	ldr	r2, [r1, #24]

  /* Transfer initialization.*/
  if (osp->rxsize == 0)         /* Special case for zero sized packets.*/
 8001c78:	6853      	ldr	r3, [r2, #4]
 8001c7a:	b133      	cbz	r3, 8001c8a <usb_lld_prepare_receive+0x1a>
    osp->rxpkts = 1;
  else
    osp->rxpkts = (uint16_t)((osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
 8001c7c:	8a49      	ldrh	r1, [r1, #18]
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	440b      	add	r3, r1
 8001c82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c86:	8213      	strh	r3, [r2, #16]
 8001c88:	4770      	bx	lr
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  /* Transfer initialization.*/
  if (osp->rxsize == 0)         /* Special case for zero sized packets.*/
    osp->rxpkts = 1;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	8213      	strh	r3, [r2, #16]
 8001c8e:	4770      	bx	lr

08001c90 <usb_lld_init_endpoint>:
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
  uint16_t nblocks, epr;
  stm32_usb_descriptor_t *dp;
  const USBEndpointConfig *epcp = usbp->epc[ep];
 8001c90:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8001c94:	68db      	ldr	r3, [r3, #12]
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
 8001c96:	b4f0      	push	{r4, r5, r6, r7}
  uint16_t nblocks, epr;
  stm32_usb_descriptor_t *dp;
  const USBEndpointConfig *epcp = usbp->epc[ep];

  /* Setting the endpoint type.*/
  switch (epcp->ep_mode & USB_EP_MODE_TYPE) {
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	f002 0203 	and.w	r2, r2, #3
 8001c9e:	3a01      	subs	r2, #1
 8001ca0:	2a02      	cmp	r2, #2
 8001ca2:	bf96      	itet	ls
 8001ca4:	4c2e      	ldrls	r4, [pc, #184]	; (8001d60 <usb_lld_init_endpoint+0xd0>)
 8001ca6:	f44f 7500 	movhi.w	r5, #512	; 0x200
 8001caa:	f834 5012 	ldrhls.w	r5, [r4, r2, lsl #1]
  default:
    epr = EPR_EP_TYPE_CONTROL;
  }

  /* IN endpoint initially in NAK mode.*/
  if (epcp->in_cb != NULL)
 8001cae:	689a      	ldr	r2, [r3, #8]
 8001cb0:	b10a      	cbz	r2, 8001cb6 <usb_lld_init_endpoint+0x26>
    epr |= EPR_STAT_TX_NAK;
 8001cb2:	f045 0520 	orr.w	r5, r5, #32

  /* OUT endpoint initially in NAK mode.*/
  if (epcp->out_cb != NULL)
 8001cb6:	68da      	ldr	r2, [r3, #12]
 8001cb8:	b10a      	cbz	r2, 8001cbe <usb_lld_init_endpoint+0x2e>
    epr |= EPR_STAT_RX_NAK;
 8001cba:	f445 5500 	orr.w	r5, r5, #8192	; 0x2000

  /* EPxR register setup.*/
  EPR_SET(ep, epr | ep);
  EPR_TOGGLE(ep, epr);
 8001cbe:	f647 0670 	movw	r6, #30832	; 0x7870
  /* OUT endpoint initially in NAK mode.*/
  if (epcp->out_cb != NULL)
    epr |= EPR_STAT_RX_NAK;

  /* EPxR register setup.*/
  EPR_SET(ep, epr | ep);
 8001cc2:	ea45 0401 	orr.w	r4, r5, r1
 8001cc6:	f424 4478 	bic.w	r4, r4, #63488	; 0xf800
 8001cca:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 8001cce:	008a      	lsls	r2, r1, #2
 8001cd0:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8001cd4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001cd8:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001cdc:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8001ce0:	6014      	str	r4, [r2, #0]
  EPR_TOGGLE(ep, epr);
 8001ce2:	6814      	ldr	r4, [r2, #0]
 8001ce4:	402e      	ands	r6, r5
 8001ce6:	4074      	eors	r4, r6

  /* Endpoint size and address initialization.*/
  if (epcp->out_maxsize > 62)
 8001ce8:	8a5d      	ldrh	r5, [r3, #18]
  if (epcp->out_cb != NULL)
    epr |= EPR_STAT_RX_NAK;

  /* EPxR register setup.*/
  EPR_SET(ep, epr | ep);
  EPR_TOGGLE(ep, epr);
 8001cea:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8001cee:	f044 0480 	orr.w	r4, r4, #128	; 0x80

  /* Endpoint size and address initialization.*/
  if (epcp->out_maxsize > 62)
 8001cf2:	2d3e      	cmp	r5, #62	; 0x3e
  if (epcp->out_cb != NULL)
    epr |= EPR_STAT_RX_NAK;

  /* EPxR register setup.*/
  EPR_SET(ep, epr | ep);
  EPR_TOGGLE(ep, epr);
 8001cf4:	6014      	str	r4, [r2, #0]

  /* Endpoint size and address initialization.*/
  if (epcp->out_maxsize > 62)
    nblocks = (((((epcp->out_maxsize - 1) | 0x1f) + 1) / 32) << 10) |
 8001cf6:	f105 34ff 	add.w	r4, r5, #4294967295
  /* EPxR register setup.*/
  EPR_SET(ep, epr | ep);
  EPR_TOGGLE(ep, epr);

  /* Endpoint size and address initialization.*/
  if (epcp->out_maxsize > 62)
 8001cfa:	d826      	bhi.n	8001d4a <usb_lld_init_endpoint+0xba>
    nblocks = (((((epcp->out_maxsize - 1) | 0x1f) + 1) / 32) << 10) |
              0x8000;
  else
    nblocks = ((((epcp->out_maxsize - 1) | 1) + 1) / 2) << 10;
 8001cfc:	f044 0401 	orr.w	r4, r4, #1
 8001d00:	3401      	adds	r4, #1
 8001d02:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8001d06:	0264      	lsls	r4, r4, #9
 8001d08:	f404 447c 	and.w	r4, r4, #64512	; 0xfc00
  dp = USB_GET_DESCRIPTOR(ep);
 8001d0c:	4a15      	ldr	r2, [pc, #84]	; (8001d64 <usb_lld_init_endpoint+0xd4>)
  dp->TXCOUNT0 = 0;
  dp->RXCOUNT0 = nblocks;
  dp->TXADDR0  = usb_pm_alloc(usbp, epcp->in_maxsize);
 8001d0e:	8a1e      	ldrh	r6, [r3, #16]
  if (epcp->out_maxsize > 62)
    nblocks = (((((epcp->out_maxsize - 1) | 0x1f) + 1) / 32) << 10) |
              0x8000;
  else
    nblocks = ((((epcp->out_maxsize - 1) | 1) + 1) / 2) << 10;
  dp = USB_GET_DESCRIPTOR(ep);
 8001d10:	6d12      	ldr	r2, [r2, #80]	; 0x50
  dp->TXCOUNT0 = 0;
 8001d12:	2700      	movs	r7, #0
 8001d14:	f102 5300 	add.w	r3, r2, #536870912	; 0x20000000
 8001d18:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
  if (epcp->out_maxsize > 62)
    nblocks = (((((epcp->out_maxsize - 1) | 0x1f) + 1) / 32) << 10) |
              0x8000;
  else
    nblocks = ((((epcp->out_maxsize - 1) | 1) + 1) / 2) << 10;
  dp = USB_GET_DESCRIPTOR(ep);
 8001d1c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8001d20:	0049      	lsls	r1, r1, #1
  dp->TXCOUNT0 = 0;
 8001d22:	684b      	ldr	r3, [r1, #4]
 8001d24:	604f      	str	r7, [r1, #4]
  dp->RXCOUNT0 = nblocks;
 8001d26:	68cb      	ldr	r3, [r1, #12]
 8001d28:	60cc      	str	r4, [r1, #12]
 * @param[in] size      size of the packet buffer to allocate
 */
static uint32_t usb_pm_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
 8001d2a:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
  usbp->pmnext += size;
 8001d2e:	1993      	adds	r3, r2, r6
 8001d30:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  else
    nblocks = ((((epcp->out_maxsize - 1) | 1) + 1) / 2) << 10;
  dp = USB_GET_DESCRIPTOR(ep);
  dp->TXCOUNT0 = 0;
  dp->RXCOUNT0 = nblocks;
  dp->TXADDR0  = usb_pm_alloc(usbp, epcp->in_maxsize);
 8001d34:	680b      	ldr	r3, [r1, #0]
 8001d36:	600a      	str	r2, [r1, #0]
 * @param[in] size      size of the packet buffer to allocate
 */
static uint32_t usb_pm_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
 8001d38:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
  usbp->pmnext += size;
 8001d3c:	441d      	add	r5, r3
 8001d3e:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
    nblocks = ((((epcp->out_maxsize - 1) | 1) + 1) / 2) << 10;
  dp = USB_GET_DESCRIPTOR(ep);
  dp->TXCOUNT0 = 0;
  dp->RXCOUNT0 = nblocks;
  dp->TXADDR0  = usb_pm_alloc(usbp, epcp->in_maxsize);
  dp->RXADDR0  = usb_pm_alloc(usbp, epcp->out_maxsize);
 8001d42:	688a      	ldr	r2, [r1, #8]
}
 8001d44:	bcf0      	pop	{r4, r5, r6, r7}
    nblocks = ((((epcp->out_maxsize - 1) | 1) + 1) / 2) << 10;
  dp = USB_GET_DESCRIPTOR(ep);
  dp->TXCOUNT0 = 0;
  dp->RXCOUNT0 = nblocks;
  dp->TXADDR0  = usb_pm_alloc(usbp, epcp->in_maxsize);
  dp->RXADDR0  = usb_pm_alloc(usbp, epcp->out_maxsize);
 8001d46:	608b      	str	r3, [r1, #8]
}
 8001d48:	4770      	bx	lr
  EPR_SET(ep, epr | ep);
  EPR_TOGGLE(ep, epr);

  /* Endpoint size and address initialization.*/
  if (epcp->out_maxsize > 62)
    nblocks = (((((epcp->out_maxsize - 1) | 0x1f) + 1) / 32) << 10) |
 8001d4a:	f044 041f 	orr.w	r4, r4, #31
 8001d4e:	3401      	adds	r4, #1
 8001d50:	1164      	asrs	r4, r4, #5
 8001d52:	ea6f 64c4 	mvn.w	r4, r4, lsl #27
 8001d56:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8001d5a:	b2a4      	uxth	r4, r4
 8001d5c:	e7d6      	b.n	8001d0c <usb_lld_init_endpoint+0x7c>
 8001d5e:	bf00      	nop
 8001d60:	08004110 	.word	0x08004110
 8001d64:	40005c00 	.word	0x40005c00
	...

08001d70 <usb_lld_reset>:
  STM32_USB->DADDR  = DADDR_EF;
  cntr              = /*CNTR_ESOFM | */ CNTR_RESETM  | CNTR_SUSPM |
                      CNTR_WKUPM | /*CNTR_ERRM | CNTR_PMAOVRM |*/ CNTR_CTRM;
  /* The SOF interrupt is only enabled if a callback is defined for
     this service because it is an high rate source.*/
  if (usbp->config->sof_cb != NULL)
 8001d70:	6841      	ldr	r1, [r0, #4]
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8001d72:	b5f0      	push	{r4, r5, r6, r7, lr}
  STM32_USB->DADDR  = DADDR_EF;
  cntr              = /*CNTR_ESOFM | */ CNTR_RESETM  | CNTR_SUSPM |
                      CNTR_WKUPM | /*CNTR_ERRM | CNTR_PMAOVRM |*/ CNTR_CTRM;
  /* The SOF interrupt is only enabled if a callback is defined for
     this service because it is an high rate source.*/
  if (usbp->config->sof_cb != NULL)
 8001d74:	68c9      	ldr	r1, [r1, #12]
 */
void usb_lld_reset(USBDriver *usbp) {
  uint32_t cntr;

  /* Post reset initialization.*/
  STM32_USB->BTABLE = 0;
 8001d76:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <usb_lld_reset+0x3c>)
  STM32_USB->DADDR  = DADDR_EF;
  cntr              = /*CNTR_ESOFM | */ CNTR_RESETM  | CNTR_SUSPM |
                      CNTR_WKUPM | /*CNTR_ERRM | CNTR_PMAOVRM |*/ CNTR_CTRM;
  /* The SOF interrupt is only enabled if a callback is defined for
     this service because it is an high rate source.*/
  if (usbp->config->sof_cb != NULL)
 8001d78:	2900      	cmp	r1, #0

  /* Resets the packet memory allocator.*/
  usb_pm_reset(usbp);

  /* EP0 initialization.*/
  usbp->epc[0] = &ep0config;
 8001d7a:	4d0d      	ldr	r5, [pc, #52]	; (8001db0 <usb_lld_reset+0x40>)
 */
void usb_lld_reset(USBDriver *usbp) {
  uint32_t cntr;

  /* Post reset initialization.*/
  STM32_USB->BTABLE = 0;
 8001d7c:	f04f 0400 	mov.w	r4, #0
  cntr              = /*CNTR_ESOFM | */ CNTR_RESETM  | CNTR_SUSPM |
                      CNTR_WKUPM | /*CNTR_ERRM | CNTR_PMAOVRM |*/ CNTR_CTRM;
  /* The SOF interrupt is only enabled if a callback is defined for
     this service because it is an high rate source.*/
  if (usbp->config->sof_cb != NULL)
    cntr |= CNTR_SOFM;
 8001d80:	bf0c      	ite	eq
 8001d82:	f44f 471c 	moveq.w	r7, #39936	; 0x9c00
 8001d86:	f44f 471e 	movne.w	r7, #40448	; 0x9e00
  uint32_t cntr;

  /* Post reset initialization.*/
  STM32_USB->BTABLE = 0;
  STM32_USB->ISTR   = 0;
  STM32_USB->DADDR  = DADDR_EF;
 8001d8a:	f04f 0e80 	mov.w	lr, #128	; 0x80
 */
static void usb_pm_reset(USBDriver *usbp) {

  /* The first 64 bytes are reserved for the descriptors table. The effective
     available RAM for endpoint buffers is just 448 bytes.*/
  usbp->pmnext = 64;
 8001d8e:	2640      	movs	r6, #64	; 0x40
 */
void usb_lld_reset(USBDriver *usbp) {
  uint32_t cntr;

  /* Post reset initialization.*/
  STM32_USB->BTABLE = 0;
 8001d90:	651c      	str	r4, [r3, #80]	; 0x50
  /* Resets the packet memory allocator.*/
  usb_pm_reset(usbp);

  /* EP0 initialization.*/
  usbp->epc[0] = &ep0config;
  usb_lld_init_endpoint(usbp, 0);
 8001d92:	4621      	mov	r1, r4
void usb_lld_reset(USBDriver *usbp) {
  uint32_t cntr;

  /* Post reset initialization.*/
  STM32_USB->BTABLE = 0;
  STM32_USB->ISTR   = 0;
 8001d94:	645c      	str	r4, [r3, #68]	; 0x44
  STM32_USB->DADDR  = DADDR_EF;
 8001d96:	f8c3 e04c 	str.w	lr, [r3, #76]	; 0x4c
                      CNTR_WKUPM | /*CNTR_ERRM | CNTR_PMAOVRM |*/ CNTR_CTRM;
  /* The SOF interrupt is only enabled if a callback is defined for
     this service because it is an high rate source.*/
  if (usbp->config->sof_cb != NULL)
    cntr |= CNTR_SOFM;
  STM32_USB->CNTR = cntr;
 8001d9a:	641f      	str	r7, [r3, #64]	; 0x40
 */
static void usb_pm_reset(USBDriver *usbp) {

  /* The first 64 bytes are reserved for the descriptors table. The effective
     available RAM for endpoint buffers is just 448 bytes.*/
  usbp->pmnext = 64;
 8001d9c:	f8c0 6080 	str.w	r6, [r0, #128]	; 0x80

  /* Resets the packet memory allocator.*/
  usb_pm_reset(usbp);

  /* EP0 initialization.*/
  usbp->epc[0] = &ep0config;
 8001da0:	60c5      	str	r5, [r0, #12]
  usb_lld_init_endpoint(usbp, 0);
}
 8001da2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  /* Resets the packet memory allocator.*/
  usb_pm_reset(usbp);

  /* EP0 initialization.*/
  usbp->epc[0] = &ep0config;
  usb_lld_init_endpoint(usbp, 0);
 8001da6:	f7ff bf73 	b.w	8001c90 <usb_lld_init_endpoint>
 8001daa:	bf00      	nop
 8001dac:	40005c00 	.word	0x40005c00
 8001db0:	080040c0 	.word	0x080040c0
	...

08001dc0 <Vector90>:
/**
 * @brief   USB low priority interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USB1_LP_HANDLER) {
 8001dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t istr;
  USBDriver *usbp = &USBD1;

  OSAL_IRQ_PROLOGUE();

  istr = STM32_USB->ISTR;
 8001dc4:	4b99      	ldr	r3, [pc, #612]	; (800202c <Vector90+0x26c>)
/**
 * @brief   USB low priority interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USB1_LP_HANDLER) {
 8001dc6:	b085      	sub	sp, #20
  uint32_t istr;
  USBDriver *usbp = &USBD1;

  OSAL_IRQ_PROLOGUE();

  istr = STM32_USB->ISTR;
 8001dc8:	6c5c      	ldr	r4, [r3, #68]	; 0x44

  /* USB bus reset condition handling.*/
  if (istr & ISTR_RESET) {
 8001dca:	0563      	lsls	r3, r4, #21
 8001dcc:	f100 819c 	bmi.w	8002108 <Vector90+0x348>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
    STM32_USB->ISTR = ~ISTR_RESET;
  }

  /* USB bus SUSPEND condition handling.*/
  if (istr & ISTR_SUSP) {
 8001dd0:	0527      	lsls	r7, r4, #20
 8001dd2:	d511      	bpl.n	8001df8 <Vector90+0x38>
    STM32_USB->CNTR |= CNTR_FSUSP;
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001dd4:	f8df b258 	ldr.w	fp, [pc, #600]	; 8002030 <Vector90+0x270>
    STM32_USB->ISTR = ~ISTR_RESET;
  }

  /* USB bus SUSPEND condition handling.*/
  if (istr & ISTR_SUSP) {
    STM32_USB->CNTR |= CNTR_FSUSP;
 8001dd8:	4a94      	ldr	r2, [pc, #592]	; (800202c <Vector90+0x26c>)
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001dda:	f8db 1004 	ldr.w	r1, [fp, #4]
    STM32_USB->ISTR = ~ISTR_RESET;
  }

  /* USB bus SUSPEND condition handling.*/
  if (istr & ISTR_SUSP) {
    STM32_USB->CNTR |= CNTR_FSUSP;
 8001dde:	6c13      	ldr	r3, [r2, #64]	; 0x40
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001de0:	680d      	ldr	r5, [r1, #0]
    STM32_USB->ISTR = ~ISTR_RESET;
  }

  /* USB bus SUSPEND condition handling.*/
  if (istr & ISTR_SUSP) {
    STM32_USB->CNTR |= CNTR_FSUSP;
 8001de2:	f043 0308 	orr.w	r3, r3, #8
 8001de6:	6413      	str	r3, [r2, #64]	; 0x40
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001de8:	b115      	cbz	r5, 8001df0 <Vector90+0x30>
 8001dea:	4658      	mov	r0, fp
 8001dec:	2103      	movs	r1, #3
 8001dee:	47a8      	blx	r5
#if STM32_USB_LOW_POWER_ON_SUSPEND
    STM32_USB->CNTR |= CNTR_LP_MODE;
#endif
    STM32_USB->ISTR = ~ISTR_SUSP;
 8001df0:	4b8e      	ldr	r3, [pc, #568]	; (800202c <Vector90+0x26c>)
 8001df2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8001df6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* USB bus WAKEUP condition handling.*/
  if (istr & ISTR_WKUP) {
 8001df8:	04e6      	lsls	r6, r4, #19
 8001dfa:	d508      	bpl.n	8001e0e <Vector90+0x4e>
    uint32_t fnr = STM32_USB->FNR;
 8001dfc:	4b8b      	ldr	r3, [pc, #556]	; (800202c <Vector90+0x26c>)
 8001dfe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    if (!(fnr & FNR_RXDP)) {
 8001e00:	0415      	lsls	r5, r2, #16
 8001e02:	f140 8171 	bpl.w	80020e8 <Vector90+0x328>
      /* Just noise, going back in SUSPEND mode, reference manual 22.4.5,
         table 169.*/
      STM32_USB->CNTR |= CNTR_LP_MODE;
    }
#endif
    STM32_USB->ISTR = ~ISTR_WKUP;
 8001e06:	4b89      	ldr	r3, [pc, #548]	; (800202c <Vector90+0x26c>)
 8001e08:	f46f 5280 	mvn.w	r2, #4096	; 0x1000
 8001e0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* SOF handling.*/
  if (istr & ISTR_SOF) {
 8001e0e:	05a0      	lsls	r0, r4, #22
 8001e10:	d50b      	bpl.n	8001e2a <Vector90+0x6a>
    _usb_isr_invoke_sof_cb(usbp);
 8001e12:	f8df b21c 	ldr.w	fp, [pc, #540]	; 8002030 <Vector90+0x270>
 8001e16:	f8db 3004 	ldr.w	r3, [fp, #4]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	b10b      	cbz	r3, 8001e22 <Vector90+0x62>
 8001e1e:	4658      	mov	r0, fp
 8001e20:	4798      	blx	r3
    STM32_USB->ISTR = ~ISTR_SOF;
 8001e22:	4b82      	ldr	r3, [pc, #520]	; (800202c <Vector90+0x26c>)
 8001e24:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8001e28:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Endpoint events handling.*/
  while (istr & ISTR_CTR) {
 8001e2a:	0421      	lsls	r1, r4, #16
 8001e2c:	f140 80d3 	bpl.w	8001fd6 <Vector90+0x216>
 8001e30:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8002030 <Vector90+0x270>
    if (epr & EPR_CTR_TX) {
      size_t transmitted;
      /* IN endpoint, transmission.*/
      EPR_CLEAR_CTR_TX(ep);

      transmitted = (size_t)USB_GET_DESCRIPTOR(ep)->TXCOUNT0;
 8001e34:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 800202c <Vector90+0x26c>

  /* Endpoint events handling.*/
  while (istr & ISTR_CTR) {
    size_t n;
    uint32_t ep;
    uint32_t epr = STM32_USB->EPR[ep = istr & ISTR_EP_ID_MASK];
 8001e38:	f004 040f 	and.w	r4, r4, #15
 8001e3c:	ea4f 0884 	mov.w	r8, r4, lsl #2
 8001e40:	f108 4580 	add.w	r5, r8, #1073741824	; 0x40000000
 8001e44:	f505 45b8 	add.w	r5, r5, #23552	; 0x5c00
 8001e48:	f8d5 9000 	ldr.w	r9, [r5]
    const USBEndpointConfig *epcp = usbp->epc[ep];
 8001e4c:	1ca6      	adds	r6, r4, #2
 8001e4e:	eb0b 0386 	add.w	r3, fp, r6, lsl #2

    if (epr & EPR_CTR_TX) {
 8001e52:	f019 0f80 	tst.w	r9, #128	; 0x80
  /* Endpoint events handling.*/
  while (istr & ISTR_CTR) {
    size_t n;
    uint32_t ep;
    uint32_t epr = STM32_USB->EPR[ep = istr & ISTR_EP_ID_MASK];
    const USBEndpointConfig *epcp = usbp->epc[ep];
 8001e56:	685f      	ldr	r7, [r3, #4]

    if (epr & EPR_CTR_TX) {
 8001e58:	d065      	beq.n	8001f26 <Vector90+0x166>
      size_t transmitted;
      /* IN endpoint, transmission.*/
      EPR_CLEAR_CTR_TX(ep);
 8001e5a:	682b      	ldr	r3, [r5, #0]

      transmitted = (size_t)USB_GET_DESCRIPTOR(ep)->TXCOUNT0;
 8001e5c:	00e0      	lsls	r0, r4, #3
    const USBEndpointConfig *epcp = usbp->epc[ep];

    if (epr & EPR_CTR_TX) {
      size_t transmitted;
      /* IN endpoint, transmission.*/
      EPR_CLEAR_CTR_TX(ep);
 8001e5e:	f423 4378 	bic.w	r3, r3, #63488	; 0xf800
 8001e62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e6a:	602b      	str	r3, [r5, #0]

      transmitted = (size_t)USB_GET_DESCRIPTOR(ep)->TXCOUNT0;
 8001e6c:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
      epcp->in_state->txcnt  += transmitted;
 8001e70:	f8d7 e014 	ldr.w	lr, [r7, #20]
 8001e74:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001e78:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
    if (epr & EPR_CTR_TX) {
      size_t transmitted;
      /* IN endpoint, transmission.*/
      EPR_CLEAR_CTR_TX(ep);

      transmitted = (size_t)USB_GET_DESCRIPTOR(ep)->TXCOUNT0;
 8001e7c:	4403      	add	r3, r0
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	6859      	ldr	r1, [r3, #4]
      epcp->in_state->txcnt  += transmitted;
 8001e82:	f8de 3008 	ldr.w	r3, [lr, #8]
      n = epcp->in_state->txsize - epcp->in_state->txcnt;
 8001e86:	f8de 2004 	ldr.w	r2, [lr, #4]
      size_t transmitted;
      /* IN endpoint, transmission.*/
      EPR_CLEAR_CTR_TX(ep);

      transmitted = (size_t)USB_GET_DESCRIPTOR(ep)->TXCOUNT0;
      epcp->in_state->txcnt  += transmitted;
 8001e8a:	440b      	add	r3, r1
 8001e8c:	f8ce 3008 	str.w	r3, [lr, #8]
      n = epcp->in_state->txsize - epcp->in_state->txcnt;
      if (n > 0) {
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	f000 80bd 	beq.w	8002010 <Vector90+0x250>
        /* Transfer not completed, there are more packets to send.*/
        if (n > epcp->in_maxsize)
 8001e96:	8a3a      	ldrh	r2, [r7, #16]
          n = epcp->in_maxsize;

        if (epcp->in_state->txqueued)
 8001e98:	f89e c000 	ldrb.w	ip, [lr]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	bf28      	it	cs
 8001ea0:	461a      	movcs	r2, r3
 8001ea2:	f1bc 0f00 	cmp.w	ip, #0
 8001ea6:	f040 8112 	bne.w	80020ce <Vector90+0x30e>
                                         const uint8_t *buf,
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  n = (n + 1) / 2;
 8001eaa:	1c53      	adds	r3, r2, #1
 8001eac:	9301      	str	r3, [sp, #4]
        if (epcp->in_state->txqueued)
          usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
                                      epcp->in_state->mode.queue.txqueue,
                                      n);
        else {
          epcp->in_state->mode.linear.txbuf += transmitted;
 8001eae:	f8de 300c 	ldr.w	r3, [lr, #12]
 8001eb2:	4419      	add	r1, r3
 8001eb4:	f8ce 100c 	str.w	r1, [lr, #12]
          usb_packet_write_from_buffer(USB_GET_DESCRIPTOR(ep),
 8001eb8:	f8da e050 	ldr.w	lr, [sl, #80]	; 0x50
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  n = (n + 1) / 2;
  while (n > 0) {
 8001ebc:	9b01      	ldr	r3, [sp, #4]
 8001ebe:	f10e 5e00 	add.w	lr, lr, #536870912	; 0x20000000
 8001ec2:	f50e 5e40 	add.w	lr, lr, #12288	; 0x3000
          usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
                                      epcp->in_state->mode.queue.txqueue,
                                      n);
        else {
          epcp->in_state->mode.linear.txbuf += transmitted;
          usb_packet_write_from_buffer(USB_GET_DESCRIPTOR(ep),
 8001ec6:	4470      	add	r0, lr
 8001ec8:	0040      	lsls	r0, r0, #1
 * @notapi
 */
static void usb_packet_write_from_buffer(stm32_usb_descriptor_t *udp,
                                         const uint8_t *buf,
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);
 8001eca:	f8d0 e000 	ldr.w	lr, [r0]

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  n = (n + 1) / 2;
  while (n > 0) {
 8001ece:	085b      	lsrs	r3, r3, #1
 * @notapi
 */
static void usb_packet_write_from_buffer(stm32_usb_descriptor_t *udp,
                                         const uint8_t *buf,
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);
 8001ed0:	f10e 5e00 	add.w	lr, lr, #536870912	; 0x20000000
 8001ed4:	f50e 5e40 	add.w	lr, lr, #12288	; 0x3000

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
 8001ed8:	f8d0 c004 	ldr.w	ip, [r0, #4]
 * @notapi
 */
static void usb_packet_write_from_buffer(stm32_usb_descriptor_t *udp,
                                         const uint8_t *buf,
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);
 8001edc:	ea4f 0e4e 	mov.w	lr, lr, lsl #1

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
 8001ee0:	6042      	str	r2, [r0, #4]
  n = (n + 1) / 2;
  while (n > 0) {
 8001ee2:	d008      	beq.n	8001ef6 <Vector90+0x136>
 8001ee4:	3902      	subs	r1, #2
 8001ee6:	f1ae 0204 	sub.w	r2, lr, #4
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses.*/
    *pmap++ = (stm32_usb_pma_t)*(const uint16_t *)buf;
 8001eea:	f831 0f02 	ldrh.w	r0, [r1, #2]!
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  n = (n + 1) / 2;
  while (n > 0) {
 8001eee:	3b01      	subs	r3, #1
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses.*/
    *pmap++ = (stm32_usb_pma_t)*(const uint16_t *)buf;
 8001ef0:	f842 0f04 	str.w	r0, [r2, #4]!
                                         size_t n) {
  stm32_usb_pma_t *pmap = USB_ADDR2PTR(udp->TXADDR0);

  udp->TXCOUNT0 = (stm32_usb_pma_t)n;
  n = (n + 1) / 2;
  while (n > 0) {
 8001ef4:	d1f9      	bne.n	8001eea <Vector90+0x12a>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001ef6:	2320      	movs	r3, #32
 8001ef8:	f383 8811 	msr	BASEPRI, r3
 8001efc:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001f00:	f508 48b8 	add.w	r8, r8, #23552	; 0x5c00
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  (void)usbp;

  EPR_SET_STAT_TX(ep, EPR_STAT_TX_VALID);
 8001f04:	f8d8 3000 	ldr.w	r3, [r8]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8001f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f12:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8001f16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f1e:	f8c8 3000 	str.w	r3, [r8]
 8001f22:	f382 8811 	msr	BASEPRI, r2
      else {
        /* Transfer completed, invokes the callback.*/
        _usb_isr_invoke_in_cb(usbp, ep);
      }
    }
    if (epr & EPR_CTR_RX) {
 8001f26:	f419 4f00 	tst.w	r9, #32768	; 0x8000
 8001f2a:	d04f      	beq.n	8001fcc <Vector90+0x20c>
      EPR_CLEAR_CTR_RX(ep);
 8001f2c:	682b      	ldr	r3, [r5, #0]
      /* OUT endpoint, receive.*/
      if (epr & EPR_SETUP) {
 8001f2e:	f419 6f00 	tst.w	r9, #2048	; 0x800
        /* Transfer completed, invokes the callback.*/
        _usb_isr_invoke_in_cb(usbp, ep);
      }
    }
    if (epr & EPR_CTR_RX) {
      EPR_CLEAR_CTR_RX(ep);
 8001f32:	f423 4378 	bic.w	r3, r3, #63488	; 0xf800
 8001f36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f3e:	602b      	str	r3, [r5, #0]
      /* OUT endpoint, receive.*/
      if (epr & EPR_SETUP) {
 8001f40:	d15e      	bne.n	8002000 <Vector90+0x240>
        /* Setup packets handling, setup packets are handled using a
           specific callback.*/
        _usb_isr_invoke_setup_cb(usbp, ep);
      }
      else {
        stm32_usb_descriptor_t *udp = USB_GET_DESCRIPTOR(ep);
 8001f42:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
        n = (size_t)udp->RXCOUNT0 & RXCOUNT_COUNT_MASK;

        /* Reads the packet into the defined buffer.*/
        if (epcp->out_state->rxqueued)
 8001f46:	69b9      	ldr	r1, [r7, #24]
 8001f48:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001f4c:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
        /* Setup packets handling, setup packets are handled using a
           specific callback.*/
        _usb_isr_invoke_setup_cb(usbp, ep);
      }
      else {
        stm32_usb_descriptor_t *udp = USB_GET_DESCRIPTOR(ep);
 8001f50:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8001f54:	005b      	lsls	r3, r3, #1
        n = (size_t)udp->RXCOUNT0 & RXCOUNT_COUNT_MASK;
 8001f56:	68da      	ldr	r2, [r3, #12]
 8001f58:	4610      	mov	r0, r2
 8001f5a:	9201      	str	r2, [sp, #4]

        /* Reads the packet into the defined buffer.*/
        if (epcp->out_state->rxqueued)
 8001f5c:	780a      	ldrb	r2, [r1, #0]
           specific callback.*/
        _usb_isr_invoke_setup_cb(usbp, ep);
      }
      else {
        stm32_usb_descriptor_t *udp = USB_GET_DESCRIPTOR(ep);
        n = (size_t)udp->RXCOUNT0 & RXCOUNT_COUNT_MASK;
 8001f5e:	f3c0 0809 	ubfx	r8, r0, #0, #10

        /* Reads the packet into the defined buffer.*/
        if (epcp->out_state->rxqueued)
 8001f62:	2a00      	cmp	r2, #0
 8001f64:	d166      	bne.n	8002034 <Vector90+0x274>
 *
 * @notapi
 */
static void usb_packet_read_to_buffer(stm32_usb_descriptor_t *udp,
                                      uint8_t *buf, size_t n) {
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);
 8001f66:	689a      	ldr	r2, [r3, #8]

  n = (n + 1) / 2;
 8001f68:	f108 0301 	add.w	r3, r8, #1
 *
 * @notapi
 */
static void usb_packet_read_to_buffer(stm32_usb_descriptor_t *udp,
                                      uint8_t *buf, size_t n) {
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);
 8001f6c:	f102 5200 	add.w	r2, r2, #536870912	; 0x20000000
 8001f70:	f502 5240 	add.w	r2, r2, #12288	; 0x3000

  n = (n + 1) / 2;
  while (n > 0) {
 8001f74:	085b      	lsrs	r3, r3, #1
 *
 * @notapi
 */
static void usb_packet_read_to_buffer(stm32_usb_descriptor_t *udp,
                                      uint8_t *buf, size_t n) {
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);
 8001f76:	ea4f 0242 	mov.w	r2, r2, lsl #1
        if (epcp->out_state->rxqueued)
          usb_packet_read_to_queue(udp,
                                   epcp->out_state->mode.queue.rxqueue,
                                   n);
        else {
          usb_packet_read_to_buffer(udp,
 8001f7a:	68c8      	ldr	r0, [r1, #12]
static void usb_packet_read_to_buffer(stm32_usb_descriptor_t *udp,
                                      uint8_t *buf, size_t n) {
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);

  n = (n + 1) / 2;
  while (n > 0) {
 8001f7c:	d009      	beq.n	8001f92 <Vector90+0x1d2>
 8001f7e:	468e      	mov	lr, r1
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses.*/
    *(uint16_t *)buf = (uint16_t)*pmap++;
 8001f80:	f852 1b04 	ldr.w	r1, [r2], #4
static void usb_packet_read_to_buffer(stm32_usb_descriptor_t *udp,
                                      uint8_t *buf, size_t n) {
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);

  n = (n + 1) / 2;
  while (n > 0) {
 8001f84:	3b01      	subs	r3, #1
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses.*/
    *(uint16_t *)buf = (uint16_t)*pmap++;
 8001f86:	f820 1b02 	strh.w	r1, [r0], #2
static void usb_packet_read_to_buffer(stm32_usb_descriptor_t *udp,
                                      uint8_t *buf, size_t n) {
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);

  n = (n + 1) / 2;
  while (n > 0) {
 8001f8a:	d1f9      	bne.n	8001f80 <Vector90+0x1c0>
 8001f8c:	4671      	mov	r1, lr
 8001f8e:	f8de 000c 	ldr.w	r0, [lr, #12]
                                   n);
        else {
          usb_packet_read_to_buffer(udp,
                                    epcp->out_state->mode.linear.rxbuf,
                                    n);
          epcp->out_state->mode.linear.rxbuf += n;
 8001f92:	4440      	add	r0, r8
 8001f94:	60c8      	str	r0, [r1, #12]
        }
        /* Transaction data updated.*/
        epcp->out_state->rxcnt              += n;
        epcp->out_state->rxsize             -= n;
        epcp->out_state->rxpkts             -= 1;
 8001f96:	8a08      	ldrh	r0, [r1, #16]

        /* The transaction is completed if the specified number of packets
           has been received or the current packet is a short packet.*/
        if ((n < epcp->out_maxsize) || (epcp->out_state->rxpkts == 0)) {
 8001f98:	8a7f      	ldrh	r7, [r7, #18]
                                    epcp->out_state->mode.linear.rxbuf,
                                    n);
          epcp->out_state->mode.linear.rxbuf += n;
        }
        /* Transaction data updated.*/
        epcp->out_state->rxcnt              += n;
 8001f9a:	688a      	ldr	r2, [r1, #8]
        epcp->out_state->rxsize             -= n;
 8001f9c:	684b      	ldr	r3, [r1, #4]
        epcp->out_state->rxpkts             -= 1;
 8001f9e:	3801      	subs	r0, #1
 8001fa0:	b280      	uxth	r0, r0
                                    epcp->out_state->mode.linear.rxbuf,
                                    n);
          epcp->out_state->mode.linear.rxbuf += n;
        }
        /* Transaction data updated.*/
        epcp->out_state->rxcnt              += n;
 8001fa2:	4442      	add	r2, r8
        epcp->out_state->rxsize             -= n;
 8001fa4:	ebc8 0303 	rsb	r3, r8, r3
        epcp->out_state->rxpkts             -= 1;

        /* The transaction is completed if the specified number of packets
           has been received or the current packet is a short packet.*/
        if ((n < epcp->out_maxsize) || (epcp->out_state->rxpkts == 0)) {
 8001fa8:	45b8      	cmp	r8, r7
          epcp->out_state->mode.linear.rxbuf += n;
        }
        /* Transaction data updated.*/
        epcp->out_state->rxcnt              += n;
        epcp->out_state->rxsize             -= n;
        epcp->out_state->rxpkts             -= 1;
 8001faa:	8208      	strh	r0, [r1, #16]
                                    epcp->out_state->mode.linear.rxbuf,
                                    n);
          epcp->out_state->mode.linear.rxbuf += n;
        }
        /* Transaction data updated.*/
        epcp->out_state->rxcnt              += n;
 8001fac:	608a      	str	r2, [r1, #8]
        epcp->out_state->rxsize             -= n;
 8001fae:	604b      	str	r3, [r1, #4]
        epcp->out_state->rxpkts             -= 1;

        /* The transaction is completed if the specified number of packets
           has been received or the current packet is a short packet.*/
        if ((n < epcp->out_maxsize) || (epcp->out_state->rxpkts == 0)) {
 8001fb0:	d316      	bcc.n	8001fe0 <Vector90+0x220>
 8001fb2:	b1a8      	cbz	r0, 8001fe0 <Vector90+0x220>
          /* Transfer complete, invokes the callback.*/
          _usb_isr_invoke_out_cb(usbp, ep);
        }
        else {
          /* Transfer not complete, there are more packets to receive.*/
          EPR_SET_STAT_RX(ep, EPR_STAT_RX_VALID);
 8001fb4:	682b      	ldr	r3, [r5, #0]
 8001fb6:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001fba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fbe:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001fc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fca:	602b      	str	r3, [r5, #0]
        }
      }
    }
    istr = STM32_USB->ISTR;
 8001fcc:	f8da 4044 	ldr.w	r4, [sl, #68]	; 0x44
    _usb_isr_invoke_sof_cb(usbp);
    STM32_USB->ISTR = ~ISTR_SOF;
  }

  /* Endpoint events handling.*/
  while (istr & ISTR_CTR) {
 8001fd0:	0423      	lsls	r3, r4, #16
 8001fd2:	f53f af31 	bmi.w	8001e38 <Vector90+0x78>
    }
    istr = STM32_USB->ISTR;
  }

  OSAL_IRQ_EPILOGUE();
}
 8001fd6:	b005      	add	sp, #20
 8001fd8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      }
    }
    istr = STM32_USB->ISTR;
  }

  OSAL_IRQ_EPILOGUE();
 8001fdc:	f7fe bf90 	b.w	8000f00 <_port_irq_epilogue>

        /* The transaction is completed if the specified number of packets
           has been received or the current packet is a short packet.*/
        if ((n < epcp->out_maxsize) || (epcp->out_state->rxpkts == 0)) {
          /* Transfer complete, invokes the callback.*/
          _usb_isr_invoke_out_cb(usbp, ep);
 8001fe0:	f8bb 300a 	ldrh.w	r3, [fp, #10]
 8001fe4:	eb0b 0686 	add.w	r6, fp, r6, lsl #2
 8001fe8:	2101      	movs	r1, #1
 8001fea:	40a1      	lsls	r1, r4
 8001fec:	6872      	ldr	r2, [r6, #4]
 8001fee:	ea23 0301 	bic.w	r3, r3, r1
 8001ff2:	68d2      	ldr	r2, [r2, #12]
 8001ff4:	f8ab 300a 	strh.w	r3, [fp, #10]
 8001ff8:	4621      	mov	r1, r4
 8001ffa:	480d      	ldr	r0, [pc, #52]	; (8002030 <Vector90+0x270>)
 8001ffc:	4790      	blx	r2
 8001ffe:	e7e5      	b.n	8001fcc <Vector90+0x20c>
      EPR_CLEAR_CTR_RX(ep);
      /* OUT endpoint, receive.*/
      if (epr & EPR_SETUP) {
        /* Setup packets handling, setup packets are handled using a
           specific callback.*/
        _usb_isr_invoke_setup_cb(usbp, ep);
 8002000:	eb0b 0686 	add.w	r6, fp, r6, lsl #2
 8002004:	6873      	ldr	r3, [r6, #4]
 8002006:	4621      	mov	r1, r4
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	4809      	ldr	r0, [pc, #36]	; (8002030 <Vector90+0x270>)
 800200c:	4798      	blx	r3
 800200e:	e7dd      	b.n	8001fcc <Vector90+0x20c>
        usb_lld_start_in(usbp, ep);
        osalSysUnlockFromISR();
      }
      else {
        /* Transfer completed, invokes the callback.*/
        _usb_isr_invoke_in_cb(usbp, ep);
 8002010:	4b07      	ldr	r3, [pc, #28]	; (8002030 <Vector90+0x270>)
 8002012:	2201      	movs	r2, #1
 8002014:	891b      	ldrh	r3, [r3, #8]
 8002016:	40a2      	lsls	r2, r4
 8002018:	ea23 0302 	bic.w	r3, r3, r2
 800201c:	4a04      	ldr	r2, [pc, #16]	; (8002030 <Vector90+0x270>)
 800201e:	4621      	mov	r1, r4
 8002020:	8113      	strh	r3, [r2, #8]
 8002022:	4610      	mov	r0, r2
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	4798      	blx	r3
 8002028:	e77d      	b.n	8001f26 <Vector90+0x166>
 800202a:	bf00      	nop
 800202c:	40005c00 	.word	0x40005c00
 8002030:	20001418 	.word	0x20001418
 * @notapi
 */
static void usb_packet_read_to_queue(stm32_usb_descriptor_t *udp,
                                     input_queue_t *iqp, size_t n) {
  size_t nhw;
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);
 8002034:	689b      	ldr	r3, [r3, #8]

  nhw = n / 2;
  while (nhw > 0) {
 8002036:	ea5f 0258 	movs.w	r2, r8, lsr #1
 * @notapi
 */
static void usb_packet_read_to_queue(stm32_usb_descriptor_t *udp,
                                     input_queue_t *iqp, size_t n) {
  size_t nhw;
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);
 800203a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800203e:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8002042:	ea4f 0343 	mov.w	r3, r3, lsl #1
        stm32_usb_descriptor_t *udp = USB_GET_DESCRIPTOR(ep);
        n = (size_t)udp->RXCOUNT0 & RXCOUNT_COUNT_MASK;

        /* Reads the packet into the defined buffer.*/
        if (epcp->out_state->rxqueued)
          usb_packet_read_to_queue(udp,
 8002046:	68c9      	ldr	r1, [r1, #12]
 * @notapi
 */
static void usb_packet_read_to_queue(stm32_usb_descriptor_t *udp,
                                     input_queue_t *iqp, size_t n) {
  size_t nhw;
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);
 8002048:	9302      	str	r3, [sp, #8]

  nhw = n / 2;
  while (nhw > 0) {
 800204a:	9203      	str	r2, [sp, #12]
 800204c:	d021      	beq.n	8002092 <Vector90+0x2d2>
 800204e:	4610      	mov	r0, r2
 8002050:	469e      	mov	lr, r3
    stm32_usb_pma_t w;

    w = *pmap++;
    *iqp->q_wrptr++ = (uint8_t)w;
 8002052:	694b      	ldr	r3, [r1, #20]

  nhw = n / 2;
  while (nhw > 0) {
    stm32_usb_pma_t w;

    w = *pmap++;
 8002054:	f85e 2b04 	ldr.w	r2, [lr], #4
    *iqp->q_wrptr++ = (uint8_t)w;
 8002058:	f103 0901 	add.w	r9, r3, #1
 800205c:	f8c1 9014 	str.w	r9, [r1, #20]
 8002060:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top)
 8002062:	690b      	ldr	r3, [r1, #16]
      iqp->q_wrptr = iqp->q_buffer;
    *iqp->q_wrptr++ = (uint8_t)(w >> 8);
 8002064:	ea4f 2c12 	mov.w	ip, r2, lsr #8
  while (nhw > 0) {
    stm32_usb_pma_t w;

    w = *pmap++;
    *iqp->q_wrptr++ = (uint8_t)w;
    if (iqp->q_wrptr >= iqp->q_top)
 8002068:	694a      	ldr	r2, [r1, #20]
 800206a:	429a      	cmp	r2, r3
      iqp->q_wrptr = iqp->q_buffer;
 800206c:	bf28      	it	cs
 800206e:	68ca      	ldrcs	r2, [r1, #12]
    *iqp->q_wrptr++ = (uint8_t)(w >> 8);
 8002070:	1c53      	adds	r3, r2, #1
 8002072:	614b      	str	r3, [r1, #20]
 8002074:	f882 c000 	strb.w	ip, [r2]
    if (iqp->q_wrptr >= iqp->q_top)
 8002078:	690b      	ldr	r3, [r1, #16]
 800207a:	694a      	ldr	r2, [r1, #20]
 800207c:	429a      	cmp	r2, r3
      iqp->q_wrptr = iqp->q_buffer;
 800207e:	bf24      	itt	cs
 8002080:	68cb      	ldrcs	r3, [r1, #12]
 8002082:	614b      	strcs	r3, [r1, #20]
                                     input_queue_t *iqp, size_t n) {
  size_t nhw;
  stm32_usb_pma_t *pmap= USB_ADDR2PTR(udp->RXADDR0);

  nhw = n / 2;
  while (nhw > 0) {
 8002084:	3801      	subs	r0, #1
 8002086:	d1e4      	bne.n	8002052 <Vector90+0x292>
 8002088:	9b02      	ldr	r3, [sp, #8]
 800208a:	9a03      	ldr	r2, [sp, #12]
 800208c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002090:	9302      	str	r3, [sp, #8]
    if (iqp->q_wrptr >= iqp->q_top)
      iqp->q_wrptr = iqp->q_buffer;
    nhw--;
  }
  /* Last byte for odd numbers.*/
  if ((n & 1) != 0) {
 8002092:	9b01      	ldr	r3, [sp, #4]
 8002094:	07da      	lsls	r2, r3, #31
 8002096:	d50b      	bpl.n	80020b0 <Vector90+0x2f0>
    *iqp->q_wrptr++ = (uint8_t)*pmap;
 8002098:	9a02      	ldr	r2, [sp, #8]
 800209a:	694b      	ldr	r3, [r1, #20]
 800209c:	6812      	ldr	r2, [r2, #0]
 800209e:	1c58      	adds	r0, r3, #1
 80020a0:	6148      	str	r0, [r1, #20]
 80020a2:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top)
 80020a4:	690b      	ldr	r3, [r1, #16]
 80020a6:	694a      	ldr	r2, [r1, #20]
 80020a8:	429a      	cmp	r2, r3
      iqp->q_wrptr = iqp->q_buffer;
 80020aa:	bf24      	itt	cs
 80020ac:	68cb      	ldrcs	r3, [r1, #12]
 80020ae:	614b      	strcs	r3, [r1, #20]
 80020b0:	2320      	movs	r3, #32
 80020b2:	f383 8811 	msr	BASEPRI, r3
  }

  /* Updating queue.*/
  osalSysLockFromISR();

  iqp->q_counter += n;
 80020b6:	688b      	ldr	r3, [r1, #8]
 80020b8:	4608      	mov	r0, r1
 80020ba:	4443      	add	r3, r8
 80020bc:	608b      	str	r3, [r1, #8]
 80020be:	2100      	movs	r1, #0
 80020c0:	f7ff f996 	bl	80013f0 <chThdDequeueAllI>
 80020c4:	2300      	movs	r3, #0
 80020c6:	f383 8811 	msr	BASEPRI, r3
 80020ca:	69b9      	ldr	r1, [r7, #24]
 80020cc:	e763      	b.n	8001f96 <Vector90+0x1d6>
        /* Transfer not completed, there are more packets to send.*/
        if (n > epcp->in_maxsize)
          n = epcp->in_maxsize;

        if (epcp->in_state->txqueued)
          usb_packet_write_from_queue(USB_GET_DESCRIPTOR(ep),
 80020ce:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
 80020d2:	f8de 100c 	ldr.w	r1, [lr, #12]
 80020d6:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80020da:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80020de:	4418      	add	r0, r3
 80020e0:	0040      	lsls	r0, r0, #1
 80020e2:	f7ff fc9d 	bl	8001a20 <usb_packet_write_from_queue>
 80020e6:	e706      	b.n	8001ef6 <Vector90+0x136>
  /* USB bus WAKEUP condition handling.*/
  if (istr & ISTR_WKUP) {
    uint32_t fnr = STM32_USB->FNR;
    if (!(fnr & FNR_RXDP)) {
      STM32_USB->CNTR &= ~CNTR_FSUSP;
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80020e8:	f8df b074 	ldr.w	fp, [pc, #116]	; 8002160 <Vector90+0x3a0>

  /* USB bus WAKEUP condition handling.*/
  if (istr & ISTR_WKUP) {
    uint32_t fnr = STM32_USB->FNR;
    if (!(fnr & FNR_RXDP)) {
      STM32_USB->CNTR &= ~CNTR_FSUSP;
 80020ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80020ee:	f8db 1004 	ldr.w	r1, [fp, #4]

  /* USB bus WAKEUP condition handling.*/
  if (istr & ISTR_WKUP) {
    uint32_t fnr = STM32_USB->FNR;
    if (!(fnr & FNR_RXDP)) {
      STM32_USB->CNTR &= ~CNTR_FSUSP;
 80020f2:	f022 0208 	bic.w	r2, r2, #8
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80020f6:	680d      	ldr	r5, [r1, #0]

  /* USB bus WAKEUP condition handling.*/
  if (istr & ISTR_WKUP) {
    uint32_t fnr = STM32_USB->FNR;
    if (!(fnr & FNR_RXDP)) {
      STM32_USB->CNTR &= ~CNTR_FSUSP;
 80020f8:	641a      	str	r2, [r3, #64]	; 0x40
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80020fa:	2d00      	cmp	r5, #0
 80020fc:	f43f ae83 	beq.w	8001e06 <Vector90+0x46>
 8002100:	4658      	mov	r0, fp
 8002102:	2104      	movs	r1, #4
 8002104:	47a8      	blx	r5
 8002106:	e67e      	b.n	8001e06 <Vector90+0x46>
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
 8002108:	f8df b054 	ldr.w	fp, [pc, #84]	; 8002160 <Vector90+0x3a0>
  usbp->status        = 0;
 800210c:	2300      	movs	r3, #0
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
 800210e:	2202      	movs	r2, #2
  usbp->transmitting  = 0;
  usbp->receiving     = 0;

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 8002110:	4619      	mov	r1, r3
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
  usbp->status        = 0;
 8002112:	f8ab 307c 	strh.w	r3, [fp, #124]	; 0x7c
  usbp->address       = 0;
 8002116:	f88b 307e 	strb.w	r3, [fp, #126]	; 0x7e
  usbp->configuration = 0;
 800211a:	f88b 307f 	strb.w	r3, [fp, #127]	; 0x7f
  usbp->transmitting  = 0;
 800211e:	f8ab 3008 	strh.w	r3, [fp, #8]
  usbp->receiving     = 0;
 8002122:	f8ab 300a 	strh.w	r3, [fp, #10]
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
 8002126:	f88b 2000 	strb.w	r2, [fp]
 800212a:	f10b 0308 	add.w	r3, fp, #8
 800212e:	f10b 0228 	add.w	r2, fp, #40	; 0x28
  usbp->transmitting  = 0;
  usbp->receiving     = 0;

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 8002132:	f843 1f04 	str.w	r1, [r3, #4]!
  usbp->configuration = 0;
  usbp->transmitting  = 0;
  usbp->receiving     = 0;

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002136:	4293      	cmp	r3, r2
    usbp->epc[i] = NULL;
 8002138:	f04f 0500 	mov.w	r5, #0
  usbp->configuration = 0;
  usbp->transmitting  = 0;
  usbp->receiving     = 0;

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800213c:	d1f9      	bne.n	8002132 <Vector90+0x372>

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_WAITING_SETUP;

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800213e:	4808      	ldr	r0, [pc, #32]	; (8002160 <Vector90+0x3a0>)
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_WAITING_SETUP;
 8002140:	f88b 5064 	strb.w	r5, [fp, #100]	; 0x64

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8002144:	f7ff fe14 	bl	8001d70 <usb_lld_reset>
  istr = STM32_USB->ISTR;

  /* USB bus reset condition handling.*/
  if (istr & ISTR_RESET) {
    _usb_reset(usbp);
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8002148:	f8db 3004 	ldr.w	r3, [fp, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	b113      	cbz	r3, 8002156 <Vector90+0x396>
 8002150:	4629      	mov	r1, r5
 8002152:	4803      	ldr	r0, [pc, #12]	; (8002160 <Vector90+0x3a0>)
 8002154:	4798      	blx	r3
    STM32_USB->ISTR = ~ISTR_RESET;
 8002156:	4b03      	ldr	r3, [pc, #12]	; (8002164 <Vector90+0x3a4>)
 8002158:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800215c:	645a      	str	r2, [r3, #68]	; 0x44
 800215e:	e637      	b.n	8001dd0 <Vector90+0x10>
 8002160:	20001418 	.word	0x20001418
 8002164:	40005c00 	.word	0x40005c00
	...

08002170 <_pal_lld_setgroupmode>:
    0xF,        /* PAL_MODE_STM32_ALTERNATE_OPENDRAIN, 50MHz.*/
  };
  uint32_t mh, ml, crh, crl, cfg;
  unsigned i;

  if (mode == PAL_MODE_INPUT_PULLUP)
 8002170:	2a03      	cmp	r2, #3
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 8002172:	b5f0      	push	{r4, r5, r6, r7, lr}
    0xF,        /* PAL_MODE_STM32_ALTERNATE_OPENDRAIN, 50MHz.*/
  };
  uint32_t mh, ml, crh, crl, cfg;
  unsigned i;

  if (mode == PAL_MODE_INPUT_PULLUP)
 8002174:	d02c      	beq.n	80021d0 <_pal_lld_setgroupmode+0x60>
    port->BSRR = mask;
  else if (mode == PAL_MODE_INPUT_PULLDOWN)
 8002176:	2a04      	cmp	r2, #4
    port->BRR = mask;
 8002178:	bf08      	it	eq
 800217a:	6141      	streq	r1, [r0, #20]
  cfg = cfgtab[mode];
  mh = ml = crh = crl = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	461c      	mov	r4, r3
 8002180:	461d      	mov	r5, r3
 8002182:	461e      	mov	r6, r3

  if (mode == PAL_MODE_INPUT_PULLUP)
    port->BSRR = mask;
  else if (mode == PAL_MODE_INPUT_PULLDOWN)
    port->BRR = mask;
  cfg = cfgtab[mode];
 8002184:	f8df e04c 	ldr.w	lr, [pc, #76]	; 80021d4 <_pal_lld_setgroupmode+0x64>
 8002188:	2708      	movs	r7, #8
 800218a:	f81e 2002 	ldrb.w	r2, [lr, r2]
  for (i = 0; i < 8; i++) {
    ml <<= 4;
    mh <<= 4;
    crl <<= 4;
    crh <<= 4;
    if ((mask & 0x0080) == 0)
 800218e:	f011 0f80 	tst.w	r1, #128	; 0x80
  else if (mode == PAL_MODE_INPUT_PULLDOWN)
    port->BRR = mask;
  cfg = cfgtab[mode];
  mh = ml = crh = crl = 0;
  for (i = 0; i < 8; i++) {
    ml <<= 4;
 8002192:	ea4f 1505 	mov.w	r5, r5, lsl #4
    mh <<= 4;
    crl <<= 4;
 8002196:	ea4f 1303 	mov.w	r3, r3, lsl #4
    port->BRR = mask;
  cfg = cfgtab[mode];
  mh = ml = crh = crl = 0;
  for (i = 0; i < 8; i++) {
    ml <<= 4;
    mh <<= 4;
 800219a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    crl <<= 4;
    crh <<= 4;
 800219e:	ea4f 1404 	mov.w	r4, r4, lsl #4
    if ((mask & 0x0080) == 0)
      ml |= 0xf;
 80021a2:	bf0c      	ite	eq
 80021a4:	f045 050f 	orreq.w	r5, r5, #15
    else
      crl |= cfg;
 80021a8:	4313      	orrne	r3, r2
    if ((mask & 0x8000) == 0)
 80021aa:	f411 4f00 	tst.w	r1, #32768	; 0x8000
      mh |= 0xf;
 80021ae:	bf0c      	ite	eq
 80021b0:	f046 060f 	orreq.w	r6, r6, #15
    else
      crh |= cfg;
 80021b4:	4314      	orrne	r4, r2
    port->BSRR = mask;
  else if (mode == PAL_MODE_INPUT_PULLDOWN)
    port->BRR = mask;
  cfg = cfgtab[mode];
  mh = ml = crh = crl = 0;
  for (i = 0; i < 8; i++) {
 80021b6:	3f01      	subs	r7, #1
      crl |= cfg;
    if ((mask & 0x8000) == 0)
      mh |= 0xf;
    else
      crh |= cfg;
    mask <<= 1;
 80021b8:	ea4f 0141 	mov.w	r1, r1, lsl #1
    port->BSRR = mask;
  else if (mode == PAL_MODE_INPUT_PULLDOWN)
    port->BRR = mask;
  cfg = cfgtab[mode];
  mh = ml = crh = crl = 0;
  for (i = 0; i < 8; i++) {
 80021bc:	d1e7      	bne.n	800218e <_pal_lld_setgroupmode+0x1e>
      mh |= 0xf;
    else
      crh |= cfg;
    mask <<= 1;
  }
  port->CRH = (port->CRH & mh) | crh;
 80021be:	6842      	ldr	r2, [r0, #4]
 80021c0:	4016      	ands	r6, r2
 80021c2:	4334      	orrs	r4, r6
 80021c4:	6044      	str	r4, [r0, #4]
  port->CRL = (port->CRL & ml) | crl;
 80021c6:	6802      	ldr	r2, [r0, #0]
 80021c8:	4015      	ands	r5, r2
 80021ca:	432b      	orrs	r3, r5
 80021cc:	6003      	str	r3, [r0, #0]
 80021ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  };
  uint32_t mh, ml, crh, crl, cfg;
  unsigned i;

  if (mode == PAL_MODE_INPUT_PULLUP)
    port->BSRR = mask;
 80021d0:	6101      	str	r1, [r0, #16]
 80021d2:	e7d3      	b.n	800217c <_pal_lld_setgroupmode+0xc>
 80021d4:	080040f0 	.word	0x080040f0
	...

080021e0 <rf_flush_rx>:
//    spiSend(&SPID1,length,data);
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

void rf_flush_rx(void) {
 80021e0:	b530      	push	{r4, r5, lr}
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 80021e2:	4d0c      	ldr	r5, [pc, #48]	; (8002214 <rf_flush_rx+0x34>)
 80021e4:	b083      	sub	sp, #12
	char cmd = NRF_CMD_FLUSH_RX;
 80021e6:	23e2      	movs	r3, #226	; 0xe2
 80021e8:	ac02      	add	r4, sp, #8
 80021ea:	f804 3d01 	strb.w	r3, [r4, #-1]!
 80021ee:	4628      	mov	r0, r5
 80021f0:	f7ff f81e 	bl	8001230 <chMtxLock>
//	spi_sw_begin();
//	spi_tx_data( &cmd, 1);
//	spi_sw_end();
    spiAcquireBus(&SPID1);              /* Acquire ownership of the bus.    */
    spiStart(&SPID1, &ls_spicfg);       /* Setup transfer parameters.       */
 80021f4:	f001 fc0c 	bl	8003a10 <spiStart.constprop.31>
    spiSelect(&SPID1);                  /* Slave Select assertion.          */
 80021f8:	f001 fc5a 	bl	8003ab0 <spiSelect.constprop.29>
    spiSend(&SPID1,1,&cmd);
 80021fc:	4621      	mov	r1, r4
 80021fe:	2001      	movs	r0, #1
 8002200:	f001 fc96 	bl	8003b30 <spiSend.constprop.23>
//    spiSend(&SPID1,length,data);
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
 8002204:	f001 fc64 	bl	8003ad0 <spiUnselect.constprop.27>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8002208:	4628      	mov	r0, r5
 800220a:	f7fe ffd9 	bl	80011c0 <chMtxUnlock>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}
 800220e:	b003      	add	sp, #12
 8002210:	bd30      	pop	{r4, r5, pc}
 8002212:	bf00      	nop
 8002214:	20001a3c 	.word	0x20001a3c
	...

08002220 <rf_flush_tx>:
		tmp |= (features);
		rf_write_reg_byte(NRF_REG_FEATURE, tmp);	//Update if we need
	}
}

void rf_flush_tx(void) {
 8002220:	b530      	push	{r4, r5, lr}
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8002222:	4d0c      	ldr	r5, [pc, #48]	; (8002254 <rf_flush_tx+0x34>)
 8002224:	b083      	sub	sp, #12
	char cmd = NRF_CMD_FLUSH_TX;
 8002226:	23e1      	movs	r3, #225	; 0xe1
 8002228:	ac02      	add	r4, sp, #8
 800222a:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800222e:	4628      	mov	r0, r5
 8002230:	f7fe fffe 	bl	8001230 <chMtxLock>
//	spi_sw_begin();
//	spi_tx_data( &cmd, 1);
//	spi_sw_end();
    spiAcquireBus(&SPID1);              /* Acquire ownership of the bus.    */
    spiStart(&SPID1, &ls_spicfg);       /* Setup transfer parameters.       */
 8002234:	f001 fbec 	bl	8003a10 <spiStart.constprop.31>
    spiSelect(&SPID1);                  /* Slave Select assertion.          */
 8002238:	f001 fc3a 	bl	8003ab0 <spiSelect.constprop.29>
    spiSend(&SPID1,1,&cmd);
 800223c:	4621      	mov	r1, r4
 800223e:	2001      	movs	r0, #1
 8002240:	f001 fc76 	bl	8003b30 <spiSend.constprop.23>
//    spiSend(&SPID1,length,data);
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
 8002244:	f001 fc44 	bl	8003ad0 <spiUnselect.constprop.27>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8002248:	4628      	mov	r0, r5
 800224a:	f7fe ffb9 	bl	80011c0 <chMtxUnlock>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}
 800224e:	b003      	add	sp, #12
 8002250:	bd30      	pop	{r4, r5, pc}
 8002252:	bf00      	nop
 8002254:	20001a3c 	.word	0x20001a3c
	...

08002260 <rf_read_reg>:

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
}

void rf_read_reg(int reg, char *data, int len) {
 8002260:	b5f0      	push	{r4, r5, r6, r7, lr}
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8002262:	4c14      	ldr	r4, [pc, #80]	; (80022b4 <rf_read_reg+0x54>)
 8002264:	b083      	sub	sp, #12
	char cmd = NRF_CMD_READ_REGISTER | reg;
 8002266:	ad02      	add	r5, sp, #8
 8002268:	f805 0d01 	strb.w	r0, [r5, #-1]!
 800226c:	4620      	mov	r0, r4

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
}

void rf_read_reg(int reg, char *data, int len) {
 800226e:	460e      	mov	r6, r1
 8002270:	4617      	mov	r7, r2
 8002272:	f7fe ffdd 	bl	8001230 <chMtxLock>
	char cmd = NRF_CMD_READ_REGISTER | reg;
    spiAcquireBus(&SPID1);              /* Acquire ownership of the bus.    */
    spiStart(&SPID1, &ls_spicfg);       /* Setup transfer parameters.       */
 8002276:	f001 fbcb 	bl	8003a10 <spiStart.constprop.31>
    spiSelect(&SPID1);                  /* Slave Select assertion.          */
 800227a:	f001 fc19 	bl	8003ab0 <spiSelect.constprop.29>
    spiSend(&SPID1,1,&cmd);
 800227e:	4629      	mov	r1, r5
 8002280:	2001      	movs	r0, #1
 8002282:	f001 fc55 	bl	8003b30 <spiSend.constprop.23>
 8002286:	2320      	movs	r3, #32
 8002288:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck((spip != NULL) && (n > 0U) && (rxbuf != NULL));

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
  osalDbgAssert(spip->config->end_cb == NULL, "has callback");
  spiStartReceiveI(spip, n, rxbuf);
 800228c:	2303      	movs	r3, #3
 800228e:	4638      	mov	r0, r7
 8002290:	4631      	mov	r1, r6
 8002292:	f804 3c0c 	strb.w	r3, [r4, #-12]
 8002296:	f001 fc7b 	bl	8003b90 <spi_lld_receive.constprop.22>
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 800229a:	1f20      	subs	r0, r4, #4
 800229c:	f7fe fe88 	bl	8000fb0 <chThdSuspendS>
 80022a0:	2300      	movs	r3, #0
 80022a2:	f383 8811 	msr	BASEPRI, r3
    spiReceive(&SPID1,len,data);
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
 80022a6:	f001 fc13 	bl	8003ad0 <spiUnselect.constprop.27>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 80022aa:	4620      	mov	r0, r4
 80022ac:	f7fe ff88 	bl	80011c0 <chMtxUnlock>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}
 80022b0:	b003      	add	sp, #12
 80022b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022b4:	20001a3c 	.word	0x20001a3c
	...

080022c0 <rf_write_reg>:

int rf_rx_power_detect(void) {
	return rf_read_reg_byte(NRF_REG_RPD) >> 1;
}

void rf_write_reg(int reg, const char *data, int len) {
 80022c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022c2:	4617      	mov	r7, r2
 80022c4:	460e      	mov	r6, r1
 80022c6:	b083      	sub	sp, #12
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 80022c8:	4d0d      	ldr	r5, [pc, #52]	; (8002300 <rf_write_reg+0x40>)
	char cmd = NRF_CMD_WRITE_REGISTER | reg;
 80022ca:	ac02      	add	r4, sp, #8
 80022cc:	f040 0020 	orr.w	r0, r0, #32
 80022d0:	f804 0d01 	strb.w	r0, [r4, #-1]!
 80022d4:	4628      	mov	r0, r5
 80022d6:	f7fe ffab 	bl	8001230 <chMtxLock>
//	spi_sw_begin();
//	spi_tx_data( &cmd, 1);
//	spi_tx_data( data, len);
//	spi_sw_end();
    spiAcquireBus(&SPID1);              /* Acquire ownership of the bus.    */
    spiStart(&SPID1, &ls_spicfg);       /* Setup transfer parameters.       */
 80022da:	f001 fb99 	bl	8003a10 <spiStart.constprop.31>
    spiSelect(&SPID1);                  /* Slave Select assertion.          */
 80022de:	f001 fbe7 	bl	8003ab0 <spiSelect.constprop.29>
    spiSend(&SPID1,1,&cmd);
 80022e2:	4621      	mov	r1, r4
 80022e4:	2001      	movs	r0, #1
 80022e6:	f001 fc23 	bl	8003b30 <spiSend.constprop.23>
    spiSend(&SPID1,len,data);
 80022ea:	4638      	mov	r0, r7
 80022ec:	4631      	mov	r1, r6
 80022ee:	f001 fc1f 	bl	8003b30 <spiSend.constprop.23>
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
 80022f2:	f001 fbed 	bl	8003ad0 <spiUnselect.constprop.27>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 80022f6:	4628      	mov	r0, r5
 80022f8:	f7fe ff62 	bl	80011c0 <chMtxUnlock>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
//#else
//	spiSend(&SPID1,len,data);
//#endif
}
 80022fc:	b003      	add	sp, #12
 80022fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002300:	20001a3c 	.word	0x20001a3c
	...

08002310 <nrf_driver_init>:
static int rf_tx_wrapper(char *data, int len);

extern uint32_t init_errors;


char nrf_driver_init(void) {
 8002310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8002314:	4b69      	ldr	r3, [pc, #420]	; (80024bc <nrf_driver_init+0x1ac>)
		palClearPad(NRF_PORT_SCK, NRF_PIN_SCK);
#else
//		  AFIO->MAPR |= AFIO_MAPR_SPI1_REMAP;
		  chThdSleepMilliseconds(100);

		  palSetPadMode(NRF_PORT_MISO, NRF_PIN_MISO, PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* SCK. */
 8002316:	4d6a      	ldr	r5, [pc, #424]	; (80024c0 <nrf_driver_init+0x1b0>)
 8002318:	b085      	sub	sp, #20
 800231a:	601b      	str	r3, [r3, #0]
  tqp->p_prev = (thread_t *)tqp;
 800231c:	605b      	str	r3, [r3, #4]
        palSetPad(NRF_PORT_CSN, NRF_PIN_CSN);
        palSetPad(NRF_PORT_CSN, 8);
		palClearPad(NRF_PORT_SCK, NRF_PIN_SCK);
#else
//		  AFIO->MAPR |= AFIO_MAPR_SPI1_REMAP;
		  chThdSleepMilliseconds(100);
 800231e:	20c8      	movs	r0, #200	; 0xc8
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->m_queue);
  mp->m_owner = NULL;
 8002320:	2700      	movs	r7, #0
 8002322:	609f      	str	r7, [r3, #8]
 8002324:	f7fe fe54 	bl	8000fd0 <chThdSleep>

		  palSetPadMode(NRF_PORT_MISO, NRF_PIN_MISO, PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* SCK. */
 8002328:	4628      	mov	r0, r5
 800232a:	2140      	movs	r1, #64	; 0x40
 800232c:	2210      	movs	r2, #16
 800232e:	f7ff ff1f 	bl	8002170 <_pal_lld_setgroupmode>
		  palSetPadMode(NRF_PORT_MOSI,  NRF_PIN_MOSI,  PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* MISO.*/
 8002332:	4628      	mov	r0, r5
 8002334:	2180      	movs	r1, #128	; 0x80
 8002336:	2210      	movs	r2, #16
 8002338:	f7ff ff1a 	bl	8002170 <_pal_lld_setgroupmode>
		  palSetPadMode(NRF_PORT_SCK,  NRF_PIN_SCK,  PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* MOSI.*/
          palSetPadMode(NRF_PORT_CSN, NRF_PIN_CSN, PAL_MODE_OUTPUT_PUSHPULL);
          palSetPadMode(NRF_PORT_CE, NRF_PIN_CE, PAL_MODE_OUTPUT_PUSHPULL);
 800233c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80024fc <nrf_driver_init+0x1ec>
//		  AFIO->MAPR |= AFIO_MAPR_SPI1_REMAP;
		  chThdSleepMilliseconds(100);

		  palSetPadMode(NRF_PORT_MISO, NRF_PIN_MISO, PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* SCK. */
		  palSetPadMode(NRF_PORT_MOSI,  NRF_PIN_MOSI,  PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* MISO.*/
		  palSetPadMode(NRF_PORT_SCK,  NRF_PIN_SCK,  PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* MOSI.*/
 8002340:	4628      	mov	r0, r5
 8002342:	2120      	movs	r1, #32
 8002344:	2210      	movs	r2, #16
 8002346:	f7ff ff13 	bl	8002170 <_pal_lld_setgroupmode>
          palSetPadMode(NRF_PORT_CSN, NRF_PIN_CSN, PAL_MODE_OUTPUT_PUSHPULL);
 800234a:	4628      	mov	r0, r5
 800234c:	2110      	movs	r1, #16
 800234e:	2206      	movs	r2, #6
 8002350:	f7ff ff0e 	bl	8002170 <_pal_lld_setgroupmode>
          palSetPadMode(NRF_PORT_CE, NRF_PIN_CE, PAL_MODE_OUTPUT_PUSHPULL);
 8002354:	4640      	mov	r0, r8
 8002356:	f44f 7180 	mov.w	r1, #256	; 0x100
 800235a:	2206      	movs	r2, #6
 800235c:	f7ff ff08 	bl	8002170 <_pal_lld_setgroupmode>
  int i;
	chMtxObjectInit(&rf_mutex);
	rf_init();

//	address_length = rf_get_address_width();
	address_length = 3; // We assume length 3
 8002360:	2403      	movs	r4, #3
          palSetPad(NRF_PORT_CSN, NRF_PIN_CSN);
 8002362:	2610      	movs	r6, #16
          palSetPad(NRF_PORT_CE, NRF_PIN_CE);
 8002364:	f44f 7380 	mov.w	r3, #256	; 0x100

#endif
		m_init_done = true;
 8002368:	f8df a194 	ldr.w	sl, [pc, #404]	; 8002500 <nrf_driver_init+0x1f0>
 800236c:	f8df 9194 	ldr.w	r9, [pc, #404]	; 8002504 <nrf_driver_init+0x1f4>
		  palSetPadMode(NRF_PORT_MISO, NRF_PIN_MISO, PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* SCK. */
		  palSetPadMode(NRF_PORT_MOSI,  NRF_PIN_MOSI,  PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* MISO.*/
		  palSetPadMode(NRF_PORT_SCK,  NRF_PIN_SCK,  PAL_MODE_STM32_ALTERNATE_PUSHPULL);     /* MOSI.*/
          palSetPadMode(NRF_PORT_CSN, NRF_PIN_CSN, PAL_MODE_OUTPUT_PUSHPULL);
          palSetPadMode(NRF_PORT_CE, NRF_PIN_CE, PAL_MODE_OUTPUT_PUSHPULL);
          palSetPad(NRF_PORT_CSN, NRF_PIN_CSN);
 8002370:	612e      	str	r6, [r5, #16]
		address_length = 3;
	}

	// Try a read and write to see if the SPI communication works
	char addr_old[3];
	rf_read_reg(NRF_REG_TX_ADDR, addr_old, 3);
 8002372:	4630      	mov	r0, r6
          palSetPad(NRF_PORT_CE, NRF_PIN_CE);
 8002374:	f8c8 3010 	str.w	r3, [r8, #16]
 8002378:	4622      	mov	r2, r4

#endif
		m_init_done = true;
 800237a:	2301      	movs	r3, #1
 800237c:	a901      	add	r1, sp, #4
 800237e:	f88a 3000 	strb.w	r3, [sl]
  int i;
	chMtxObjectInit(&rf_mutex);
	rf_init();

//	address_length = rf_get_address_width();
	address_length = 3; // We assume length 3
 8002382:	f8c9 4000 	str.w	r4, [r9]
		address_length = 3;
	}

	// Try a read and write to see if the SPI communication works
	char addr_old[3];
	rf_read_reg(NRF_REG_TX_ADDR, addr_old, 3);
 8002386:	f7ff ff6b 	bl	8002260 <rf_read_reg>
	char addr_test[3] = {0x12, 0x41, 0xF3};
 800238a:	4b4e      	ldr	r3, [pc, #312]	; (80024c4 <nrf_driver_init+0x1b4>)
	rf_write_reg(NRF_REG_TX_ADDR, addr_test, 3);
 800238c:	4630      	mov	r0, r6
	}

	// Try a read and write to see if the SPI communication works
	char addr_old[3];
	rf_read_reg(NRF_REG_TX_ADDR, addr_old, 3);
	char addr_test[3] = {0x12, 0x41, 0xF3};
 800238e:	f8b3 e000 	ldrh.w	lr, [r3]
 8002392:	789b      	ldrb	r3, [r3, #2]
	rf_write_reg(NRF_REG_TX_ADDR, addr_test, 3);
 8002394:	a902      	add	r1, sp, #8
 8002396:	4622      	mov	r2, r4
	}

	// Try a read and write to see if the SPI communication works
	char addr_old[3];
	rf_read_reg(NRF_REG_TX_ADDR, addr_old, 3);
	char addr_test[3] = {0x12, 0x41, 0xF3};
 8002398:	f8ad e008 	strh.w	lr, [sp, #8]
 800239c:	f88d 300a 	strb.w	r3, [sp, #10]
	rf_write_reg(NRF_REG_TX_ADDR, addr_test, 3);
 80023a0:	f7ff ff8e 	bl	80022c0 <rf_write_reg>
	char addr_test_read[3];
	rf_read_reg(NRF_REG_TX_ADDR, addr_test_read, 3);
 80023a4:	4630      	mov	r0, r6
 80023a6:	4622      	mov	r2, r4
 80023a8:	a903      	add	r1, sp, #12
 80023aa:	f7ff ff59 	bl	8002260 <rf_read_reg>
	rf_write_reg(NRF_REG_TX_ADDR, addr_old, 3);
 80023ae:	4630      	mov	r0, r6
 80023b0:	a901      	add	r1, sp, #4
 80023b2:	4622      	mov	r2, r4
 80023b4:	f7ff ff84 	bl	80022c0 <rf_write_reg>

	if (memcmp(addr_test, addr_test_read, 3) != 0) {
 80023b8:	a802      	add	r0, sp, #8
 80023ba:	a903      	add	r1, sp, #12
 80023bc:	4622      	mov	r2, r4
 80023be:	f001 fc4f 	bl	8003c60 <memcmp>
 80023c2:	2800      	cmp	r0, #0
 80023c4:	d15d      	bne.n	8002482 <nrf_driver_init+0x172>
	}
    init_errors &= ~(ERROR_SPI_TXRX);

	for (i = 0;i < 6;i++) {
		rf_read_reg(NRF_REG_RX_ADDR_P0 + i, rx_addr[i], address_length);
		rx_addr_set[i] = false;
 80023c6:	4680      	mov	r8, r0
	if (memcmp(addr_test, addr_test_read, 3) != 0) {
		rf_stop();
		init_errors |= ERROR_SPI_TXRX;
		return false;
	}
    init_errors &= ~(ERROR_SPI_TXRX);
 80023c8:	4a3f      	ldr	r2, [pc, #252]	; (80024c8 <nrf_driver_init+0x1b8>)
 80023ca:	4d40      	ldr	r5, [pc, #256]	; (80024cc <nrf_driver_init+0x1bc>)
 80023cc:	6813      	ldr	r3, [r2, #0]
 80023ce:	4e40      	ldr	r6, [pc, #256]	; (80024d0 <nrf_driver_init+0x1c0>)
 80023d0:	f023 0304 	bic.w	r3, r3, #4
 80023d4:	6013      	str	r3, [r2, #0]
 80023d6:	240a      	movs	r4, #10

	for (i = 0;i < 6;i++) {
		rf_read_reg(NRF_REG_RX_ADDR_P0 + i, rx_addr[i], address_length);
 80023d8:	4620      	mov	r0, r4
 80023da:	4629      	mov	r1, r5
 80023dc:	3401      	adds	r4, #1
 80023de:	f8d9 2000 	ldr.w	r2, [r9]
 80023e2:	f7ff ff3d 	bl	8002260 <rf_read_reg>
		init_errors |= ERROR_SPI_TXRX;
		return false;
	}
    init_errors &= ~(ERROR_SPI_TXRX);

	for (i = 0;i < 6;i++) {
 80023e6:	2c10      	cmp	r4, #16
 80023e8:	f105 0505 	add.w	r5, r5, #5
		rf_read_reg(NRF_REG_RX_ADDR_P0 + i, rx_addr[i], address_length);
 80023ec:	f8df a114 	ldr.w	sl, [pc, #276]	; 8002504 <nrf_driver_init+0x1f4>
		rx_addr_set[i] = false;
 80023f0:	f806 8b01 	strb.w	r8, [r6], #1
 80023f4:	f04f 0700 	mov.w	r7, #0
		init_errors |= ERROR_SPI_TXRX;
		return false;
	}
    init_errors &= ~(ERROR_SPI_TXRX);

	for (i = 0;i < 6;i++) {
 80023f8:	d1ee      	bne.n	80023d8 <nrf_driver_init+0xc8>
		rf_read_reg(NRF_REG_RX_ADDR_P0 + i, rx_addr[i], address_length);
		rx_addr_set[i] = false;
	}

	rf_read_reg(NRF_REG_TX_ADDR, tx_addr, address_length);
 80023fa:	4620      	mov	r0, r4
 80023fc:	f8da 2000 	ldr.w	r2, [sl]
 8002400:	4934      	ldr	r1, [pc, #208]	; (80024d4 <nrf_driver_init+0x1c4>)
 8002402:	f7ff ff2d 	bl	8002260 <rf_read_reg>
	tx_pipe0_addr_eq = memcmp(rx_addr[0], tx_addr, address_length) == 0;
 8002406:	f8da 2000 	ldr.w	r2, [sl]
 800240a:	4932      	ldr	r1, [pc, #200]	; (80024d4 <nrf_driver_init+0x1c4>)
 800240c:	482f      	ldr	r0, [pc, #188]	; (80024cc <nrf_driver_init+0x1bc>)
 800240e:	f001 fc27 	bl	8003c60 <memcmp>
 8002412:	fab0 f380 	clz	r3, r0
 8002416:	4a30      	ldr	r2, [pc, #192]	; (80024d8 <nrf_driver_init+0x1c8>)
		return false;
	}

	nosend_cnt = 0;
	nrf_restart_rx_time = 0;
	nrf_restart_tx_time = 0;
 8002418:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 8002508 <nrf_driver_init+0x1f8>

	pairing_time_end = 0;
 800241c:	f8df e0ec 	ldr.w	lr, [pc, #236]	; 800250c <nrf_driver_init+0x1fc>
 8002420:	095b      	lsrs	r3, r3, #5
	pairing_active = false;

	rx_stop = false;
 8002422:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 8002510 <nrf_driver_init+0x200>

	// TODO: fill nrf_conf with values from the nrf chip. For now we assume
	// that nrf_conf is already set when rfhelp_restart is called.

	init_done = true;
 8002426:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 8002514 <nrf_driver_init+0x204>

	if (!rfhelp_init()) {
		return false;
	}

	nosend_cnt = 0;
 800242a:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 8002518 <nrf_driver_init+0x208>
	nrf_restart_rx_time = 0;
 800242e:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 800251c <nrf_driver_init+0x20c>
	nrf_restart_tx_time = 0;

	pairing_time_end = 0;
	pairing_active = false;
 8002432:	4e2a      	ldr	r6, [pc, #168]	; (80024dc <nrf_driver_init+0x1cc>)

	rx_stop = false;
	tx_stop = false;
 8002434:	4d2a      	ldr	r5, [pc, #168]	; (80024e0 <nrf_driver_init+0x1d0>)
 8002436:	2401      	movs	r4, #1
		rf_read_reg(NRF_REG_RX_ADDR_P0 + i, rx_addr[i], address_length);
		rx_addr_set[i] = false;
	}

	rf_read_reg(NRF_REG_TX_ADDR, tx_addr, address_length);
	tx_pipe0_addr_eq = memcmp(rx_addr[0], tx_addr, address_length) == 0;
 8002438:	7013      	strb	r3, [r2, #0]
	chThdCreateStatic(rx_thread_wa, sizeof(rx_thread_wa), NORMALPRIO - 1, rx_thread, NULL);
 800243a:	f640 01c8 	movw	r1, #2248	; 0x8c8
 800243e:	223f      	movs	r2, #63	; 0x3f
 8002440:	4b28      	ldr	r3, [pc, #160]	; (80024e4 <nrf_driver_init+0x1d4>)
 8002442:	4829      	ldr	r0, [pc, #164]	; (80024e8 <nrf_driver_init+0x1d8>)
	nrf_restart_tx_time = 0;

	pairing_time_end = 0;
	pairing_active = false;

	rx_stop = false;
 8002444:	f88b 7000 	strb.w	r7, [fp]
		return false;
	}

	nosend_cnt = 0;
	nrf_restart_rx_time = 0;
	nrf_restart_tx_time = 0;
 8002448:	f8cc 7000 	str.w	r7, [ip]

	pairing_time_end = 0;
 800244c:	f8ae 7000 	strh.w	r7, [lr]

	// TODO: fill nrf_conf with values from the nrf chip. For now we assume
	// that nrf_conf is already set when rfhelp_restart is called.

	init_done = true;
 8002450:	f88a 4000 	strb.w	r4, [sl]

	if (!rfhelp_init()) {
		return false;
	}

	nosend_cnt = 0;
 8002454:	f8c9 7000 	str.w	r7, [r9]
	nrf_restart_rx_time = 0;
 8002458:	f8c8 7000 	str.w	r7, [r8]
	nrf_restart_tx_time = 0;

	pairing_time_end = 0;
	pairing_active = false;
 800245c:	7037      	strb	r7, [r6, #0]

	rx_stop = false;
	tx_stop = false;
 800245e:	702f      	strb	r7, [r5, #0]
	chThdCreateStatic(rx_thread_wa, sizeof(rx_thread_wa), NORMALPRIO - 1, rx_thread, NULL);
 8002460:	f001 fa8e 	bl	8003980 <chThdCreateStatic.constprop.54>
	chThdCreateStatic(tx_thread_wa, sizeof(tx_thread_wa), NORMALPRIO - 1, tx_thread, NULL);
 8002464:	223f      	movs	r2, #63	; 0x3f
 8002466:	4b21      	ldr	r3, [pc, #132]	; (80024ec <nrf_driver_init+0x1dc>)
 8002468:	4821      	ldr	r0, [pc, #132]	; (80024f0 <nrf_driver_init+0x1e0>)
 800246a:	f44f 7132 	mov.w	r1, #712	; 0x2c8
 800246e:	f001 fa87 	bl	8003980 <chThdCreateStatic.constprop.54>
	rx_running = true;
	tx_running = true;
 8002472:	4620      	mov	r0, r4

	rx_stop = false;
	tx_stop = false;
	chThdCreateStatic(rx_thread_wa, sizeof(rx_thread_wa), NORMALPRIO - 1, rx_thread, NULL);
	chThdCreateStatic(tx_thread_wa, sizeof(tx_thread_wa), NORMALPRIO - 1, tx_thread, NULL);
	rx_running = true;
 8002474:	4a1f      	ldr	r2, [pc, #124]	; (80024f4 <nrf_driver_init+0x1e4>)
	tx_running = true;
 8002476:	4b20      	ldr	r3, [pc, #128]	; (80024f8 <nrf_driver_init+0x1e8>)

	rx_stop = false;
	tx_stop = false;
	chThdCreateStatic(rx_thread_wa, sizeof(rx_thread_wa), NORMALPRIO - 1, rx_thread, NULL);
	chThdCreateStatic(tx_thread_wa, sizeof(tx_thread_wa), NORMALPRIO - 1, tx_thread, NULL);
	rx_running = true;
 8002478:	7014      	strb	r4, [r2, #0]
	tx_running = true;
 800247a:	701c      	strb	r4, [r3, #0]

	return true;
}
 800247c:	b005      	add	sp, #20
 800247e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
//	}
}

void spi_sw_stop(void) {
	palSetPadMode(NRF_PORT_MISO, NRF_PIN_MISO, PAL_MODE_INPUT);
 8002482:	4628      	mov	r0, r5
 8002484:	2140      	movs	r1, #64	; 0x40
 8002486:	2202      	movs	r2, #2
 8002488:	f7ff fe72 	bl	8002170 <_pal_lld_setgroupmode>
	palSetPadMode(NRF_PORT_CSN, NRF_PIN_CSN, PAL_MODE_INPUT);
 800248c:	4628      	mov	r0, r5
 800248e:	4631      	mov	r1, r6
 8002490:	2202      	movs	r2, #2
 8002492:	f7ff fe6d 	bl	8002170 <_pal_lld_setgroupmode>
	palSetPadMode(NRF_PORT_SCK, NRF_PIN_SCK, PAL_MODE_INPUT);
 8002496:	4628      	mov	r0, r5
 8002498:	2120      	movs	r1, #32
 800249a:	2202      	movs	r2, #2
 800249c:	f7ff fe68 	bl	8002170 <_pal_lld_setgroupmode>
	palSetPadMode(NRF_PORT_MOSI, NRF_PIN_MOSI, PAL_MODE_INPUT);
 80024a0:	4628      	mov	r0, r5
 80024a2:	2202      	movs	r2, #2
 80024a4:	2180      	movs	r1, #128	; 0x80
 80024a6:	f7ff fe63 	bl	8002170 <_pal_lld_setgroupmode>
	rf_read_reg(NRF_REG_TX_ADDR, addr_test_read, 3);
	rf_write_reg(NRF_REG_TX_ADDR, addr_old, 3);

	if (memcmp(addr_test, addr_test_read, 3) != 0) {
		rf_stop();
		init_errors |= ERROR_SPI_TXRX;
 80024aa:	4a07      	ldr	r2, [pc, #28]	; (80024c8 <nrf_driver_init+0x1b8>)
	m_init_done = false;
 80024ac:	f88a 7000 	strb.w	r7, [sl]
 80024b0:	6813      	ldr	r3, [r2, #0]
//	}
//
//	nrf_driver_stop();

	if (!rfhelp_init()) {
		return false;
 80024b2:	4638      	mov	r0, r7
 80024b4:	f043 0304 	orr.w	r3, r3, #4
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	e7df      	b.n	800247c <nrf_driver_init+0x16c>
 80024bc:	20001744 	.word	0x20001744
 80024c0:	40010800 	.word	0x40010800
 80024c4:	08003e40 	.word	0x08003e40
 80024c8:	200014b0 	.word	0x200014b0
 80024cc:	20000860 	.word	0x20000860
 80024d0:	20000858 	.word	0x20000858
 80024d4:	20000848 	.word	0x20000848
 80024d8:	20000844 	.word	0x20000844
 80024dc:	2000114e 	.word	0x2000114e
 80024e0:	20000820 	.word	0x20000820
 80024e4:	080030b1 	.word	0x080030b1
 80024e8:	20000880 	.word	0x20000880
 80024ec:	080025c1 	.word	0x080025c1
 80024f0:	20001150 	.word	0x20001150
 80024f4:	200018a4 	.word	0x200018a4
 80024f8:	20000854 	.word	0x20000854
 80024fc:	40010c00 	.word	0x40010c00
 8002500:	2000114f 	.word	0x2000114f
 8002504:	20001148 	.word	0x20001148
 8002508:	2000149c 	.word	0x2000149c
 800250c:	2000114c 	.word	0x2000114c
 8002510:	20000821 	.word	0x20000821
 8002514:	200018a5 	.word	0x200018a5
 8002518:	20000850 	.word	0x20000850
 800251c:	200018a0 	.word	0x200018a0

08002520 <rf_mode_rx>:
		rf_write_reg_byte(NRF_REG_CONFIG, tmp);	//Update if we need
	}
}

// Set up radio for reception
void rf_mode_rx(void) {
 8002520:	b500      	push	{lr}
 8002522:	b083      	sub	sp, #12
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 8002524:	2000      	movs	r0, #0
 8002526:	f10d 0107 	add.w	r1, sp, #7
 800252a:	2201      	movs	r2, #1
 800252c:	f7ff fe98 	bl	8002260 <rf_read_reg>
	return result;
 8002530:	f89d 3007 	ldrb.w	r3, [sp, #7]
}

// Set up radio for reception
void rf_mode_rx(void) {
	int tmp = rf_read_reg_byte(NRF_REG_CONFIG);
	if ((tmp & (NRF_CONFIG_PRIM_RX)) != (NRF_CONFIG_PRIM_RX)) {
 8002534:	f013 0001 	ands.w	r0, r3, #1
 8002538:	d108      	bne.n	800254c <rf_mode_rx+0x2c>
		tmp |= (NRF_CONFIG_PRIM_RX);
 800253a:	f043 0301 	orr.w	r3, r3, #1
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 800253e:	f10d 0107 	add.w	r1, sp, #7
 8002542:	2201      	movs	r2, #1
 8002544:	f88d 3007 	strb.w	r3, [sp, #7]
 8002548:	f7ff feba 	bl	80022c0 <rf_write_reg>
	int tmp = rf_read_reg_byte(NRF_REG_CONFIG);
	if ((tmp & (NRF_CONFIG_PRIM_RX)) != (NRF_CONFIG_PRIM_RX)) {
		tmp |= (NRF_CONFIG_PRIM_RX);
		rf_write_reg_byte(NRF_REG_CONFIG, tmp);	//Update if we need
	}
}
 800254c:	b003      	add	sp, #12
 800254e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002552:	bf00      	nop
	...

08002560 <rf_status>:
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
    spiReleaseBus(&SPID1);              /* Ownership release.               */
	return w;
}

int rf_status(void) {
 8002560:	b530      	push	{r4, r5, lr}
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8002562:	4c13      	ldr	r4, [pc, #76]	; (80025b0 <rf_status+0x50>)
 8002564:	b083      	sub	sp, #12
	char w = NRF_CMD_NOP;
 8002566:	23ff      	movs	r3, #255	; 0xff
 8002568:	4620      	mov	r0, r4
 800256a:	ad02      	add	r5, sp, #8
 800256c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002570:	f7fe fe5e 	bl	8001230 <chMtxLock>
//	spi_sw_begin();
//	spi_sw_transfer(&w, &w, 1);
//	spi_sw_end();
    spiAcquireBus(&SPID1);              /* Acquire ownership of the bus.    */
    spiStart(&SPID1, &ls_spicfg);       /* Setup transfer parameters.       */
 8002574:	f001 fa4c 	bl	8003a10 <spiStart.constprop.31>
    spiSelect(&SPID1);                  /* Slave Select assertion.          */
 8002578:	f001 fa9a 	bl	8003ab0 <spiSelect.constprop.29>
 800257c:	2320      	movs	r3, #32
 800257e:	f383 8811 	msr	BASEPRI, r3
               (rxbuf != NULL) && (txbuf != NULL));

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
  osalDbgAssert(spip->config->end_cb == NULL, "has callback");
  spiStartExchangeI(spip, n, txbuf, rxbuf);
 8002582:	2303      	movs	r3, #3
 8002584:	4628      	mov	r0, r5
 8002586:	4629      	mov	r1, r5
 8002588:	f804 3c0c 	strb.w	r3, [r4, #-12]
 800258c:	f001 fab0 	bl	8003af0 <spi_lld_exchange.constprop.26>
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 8002590:	1f20      	subs	r0, r4, #4
 8002592:	f7fe fd0d 	bl	8000fb0 <chThdSuspendS>
 8002596:	2300      	movs	r3, #0
 8002598:	f383 8811 	msr	BASEPRI, r3
    spiExchange(&SPID1, 1,
                &w, &w);          /* Atomic transfer operations.      */

    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
 800259c:	f001 fa98 	bl	8003ad0 <spiUnselect.constprop.27>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 80025a0:	4620      	mov	r0, r4
 80025a2:	f7fe fe0d 	bl	80011c0 <chMtxUnlock>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
	return w;
}
 80025a6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80025aa:	b003      	add	sp, #12
 80025ac:	bd30      	pop	{r4, r5, pc}
 80025ae:	bf00      	nop
 80025b0:	20001a3c 	.word	0x20001a3c
	...

080025c0 <tx_thread>:
	}

	return res;
}

static THD_FUNCTION(tx_thread, arg) {
 80025c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025c4:	b085      	sub	sp, #20
	(void)arg;

	chRegSetThreadName("Nrf TX");
	tx_running = true;
 80025c6:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 80027a4 <tx_thread+0x1e4>
 80025ca:	2301      	movs	r3, #1

	for(;;) {
		if (tx_stop) {
 80025cc:	4e69      	ldr	r6, [pc, #420]	; (8002774 <tx_thread+0x1b4>)
 80025ce:	4a6a      	ldr	r2, [pc, #424]	; (8002778 <tx_thread+0x1b8>)

static THD_FUNCTION(tx_thread, arg) {
	(void)arg;

	chRegSetThreadName("Nrf TX");
	tx_running = true;
 80025d0:	f88a 3000 	strb.w	r3, [sl]
 80025d4:	6992      	ldr	r2, [r2, #24]
 80025d6:	4969      	ldr	r1, [pc, #420]	; (800277c <tx_thread+0x1bc>)

	for(;;) {
		if (tx_stop) {
 80025d8:	7833      	ldrb	r3, [r6, #0]
	}

	return res;
}

static THD_FUNCTION(tx_thread, arg) {
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6191      	str	r1, [r2, #24]

	chRegSetThreadName("Nrf TX");
	tx_running = true;

	for(;;) {
		if (tx_stop) {
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f040 8082 	bne.w	80026e8 <tx_thread+0x128>
 80025e4:	4d66      	ldr	r5, [pc, #408]	; (8002780 <tx_thread+0x1c0>)
 80025e6:	e005      	b.n	80025f4 <tx_thread+0x34>
			pl[index++] = 0x55;
			rf_tx_wrapper((char*)pl, index);
			nosend_cnt = 0;
		}

		chThdSleepMilliseconds(1);
 80025e8:	2002      	movs	r0, #2
 80025ea:	f7fe fcf1 	bl	8000fd0 <chThdSleep>

	chRegSetThreadName("Nrf TX");
	tx_running = true;

	for(;;) {
		if (tx_stop) {
 80025ee:	7833      	ldrb	r3, [r6, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d179      	bne.n	80026e8 <tx_thread+0x128>
			tx_running = false;
			return;
		}

		nosend_cnt++;
 80025f4:	682b      	ldr	r3, [r5, #0]
 80025f6:	3301      	adds	r3, #1

		if (nosend_cnt >= ALIVE_INTERVAL && !pairing_active) {
 80025f8:	2b31      	cmp	r3, #49	; 0x31
		if (tx_stop) {
			tx_running = false;
			return;
		}

		nosend_cnt++;
 80025fa:	602b      	str	r3, [r5, #0]

		if (nosend_cnt >= ALIVE_INTERVAL && !pairing_active) {
 80025fc:	ddf4      	ble.n	80025e8 <tx_thread+0x28>
 80025fe:	4b61      	ldr	r3, [pc, #388]	; (8002784 <tx_thread+0x1c4>)
 8002600:	781c      	ldrb	r4, [r3, #0]
 8002602:	2c00      	cmp	r4, #0
 8002604:	d1f0      	bne.n	80025e8 <tx_thread+0x28>
	char buffer[len + 2];
	unsigned short crc = crc16((unsigned char*)data, len);

	memcpy(buffer, data, len);
	buffer[len] = (char)(crc >> 8);
	buffer[len + 1] = (char)(crc & 0xFF);
 8002606:	2350      	movs	r3, #80	; 0x50
 8002608:	73bb      	strb	r3, [r7, #14]

	return rfhelp_send_data(buffer, len + 2, nrf_conf.send_crc_ack);
 800260a:	4b5f      	ldr	r3, [pc, #380]	; (8002788 <tx_thread+0x1c8>)
 */
int rfhelp_send_data_crc(char *data, int len) {
	char buffer[len + 2];
	unsigned short crc = crc16((unsigned char*)data, len);

	memcpy(buffer, data, len);
 800260c:	2155      	movs	r1, #85	; 0x55
	buffer[len] = (char)(crc >> 8);
 800260e:	220a      	movs	r2, #10
 */
int rfhelp_send_data(char *data, int len, char ack) {
	int timeout = 60;
	int retval = -1;

	chMtxLock(&rf_mutex);
 8002610:	485e      	ldr	r0, [pc, #376]	; (800278c <tx_thread+0x1cc>)

	memcpy(buffer, data, len);
	buffer[len] = (char)(crc >> 8);
	buffer[len + 1] = (char)(crc & 0xFF);

	return rfhelp_send_data(buffer, len + 2, nrf_conf.send_crc_ack);
 8002612:	f893 9009 	ldrb.w	r9, [r3, #9]
 */
int rfhelp_send_data_crc(char *data, int len) {
	char buffer[len + 2];
	unsigned short crc = crc16((unsigned char*)data, len);

	memcpy(buffer, data, len);
 8002616:	7339      	strb	r1, [r7, #12]
	buffer[len] = (char)(crc >> 8);
 8002618:	737a      	strb	r2, [r7, #13]
 */
int rfhelp_send_data(char *data, int len, char ack) {
	int timeout = 60;
	int retval = -1;

	chMtxLock(&rf_mutex);
 800261a:	f7fe fe09 	bl	8001230 <chMtxLock>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 800261e:	2201      	movs	r2, #1
 8002620:	f107 010a 	add.w	r1, r7, #10
 8002624:	4620      	mov	r0, r4
 8002626:	f7ff fe1b 	bl	8002260 <rf_read_reg>
	return result;
 800262a:	7abb      	ldrb	r3, [r7, #10]
 800262c:	f8c7 d004 	str.w	sp, [r7, #4]
}

// Set up radio for transmission
void rf_mode_tx(void) {
	int tmp = rf_read_reg_byte(NRF_REG_CONFIG);
	if (tmp & (NRF_CONFIG_PRIM_RX)) {
 8002630:	07da      	lsls	r2, r3, #31
 8002632:	d509      	bpl.n	8002648 <tx_thread+0x88>
		tmp &= ~(NRF_CONFIG_PRIM_RX);
		rf_write_reg_byte(NRF_REG_CONFIG, tmp);	//Update if we need
 8002634:	f107 0110 	add.w	r1, r7, #16

// Set up radio for transmission
void rf_mode_tx(void) {
	int tmp = rf_read_reg_byte(NRF_REG_CONFIG);
	if (tmp & (NRF_CONFIG_PRIM_RX)) {
		tmp &= ~(NRF_CONFIG_PRIM_RX);
 8002638:	f023 0301 	bic.w	r3, r3, #1
		rf_write_reg_byte(NRF_REG_CONFIG, tmp);	//Update if we need
 800263c:	f801 3d08 	strb.w	r3, [r1, #-8]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 8002640:	4620      	mov	r0, r4
 8002642:	2201      	movs	r2, #1
 8002644:	f7ff fe3c 	bl	80022c0 <rf_write_reg>
 8002648:	2370      	movs	r3, #112	; 0x70
 800264a:	f107 0110 	add.w	r1, r7, #16
	rf_mode_tx();
	rf_clear_irq();
	rf_flush_all();

	// Pipe0-address and tx-address must be equal for ack to work.
	if (!tx_pipe0_addr_eq && ack) {
 800264e:	f8df 8158 	ldr.w	r8, [pc, #344]	; 80027a8 <tx_thread+0x1e8>
 8002652:	f801 3d07 	strb.w	r3, [r1, #-7]!
 8002656:	2007      	movs	r0, #7
 8002658:	2201      	movs	r2, #1
 800265a:	f7ff fe31 	bl	80022c0 <rf_write_reg>
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

void rf_flush_all(void) {
	rf_flush_rx();
 800265e:	f7ff fdbf 	bl	80021e0 <rf_flush_rx>
	rf_flush_tx();
 8002662:	f7ff fddd 	bl	8002220 <rf_flush_tx>
 8002666:	f898 3000 	ldrb.w	r3, [r8]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d143      	bne.n	80026f6 <tx_thread+0x136>
 800266e:	f1b9 0f00 	cmp.w	r9, #0
 8002672:	d177      	bne.n	8002764 <tx_thread+0x1a4>

}

// Write payload for transmission without requesting acknowledge
void rf_write_tx_payload_no_ack(const char *data, int length) {
	char cmd = NRF_CMD_WRITE_TX_PAYLOAD_NO_ACK;
 8002674:	23b0      	movs	r3, #176	; 0xb0
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8002676:	4846      	ldr	r0, [pc, #280]	; (8002790 <tx_thread+0x1d0>)
 8002678:	72bb      	strb	r3, [r7, #10]
 800267a:	f7fe fdd9 	bl	8001230 <chMtxLock>
//	spi_sw_begin();
//	spi_tx_data( &cmd, 1);
//	spi_tx_data( data, length);
//	spi_sw_end();
    spiAcquireBus(&SPID1);              /* Acquire ownership of the bus.    */
    spiStart(&SPID1, &ls_spicfg);       /* Setup transfer parameters.       */
 800267e:	f001 f9c7 	bl	8003a10 <spiStart.constprop.31>
    spiSelect(&SPID1);                  /* Slave Select assertion.          */
 8002682:	f001 fa15 	bl	8003ab0 <spiSelect.constprop.29>
    spiSend(&SPID1,1,&cmd);
 8002686:	f107 010a 	add.w	r1, r7, #10
 800268a:	2001      	movs	r0, #1
 800268c:	f001 fa50 	bl	8003b30 <spiSend.constprop.23>
    spiSend(&SPID1,length,data);
 8002690:	2003      	movs	r0, #3
 8002692:	f107 010c 	add.w	r1, r7, #12
 8002696:	f001 fa4b 	bl	8003b30 <spiSend.constprop.23>
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
 800269a:	f001 fa19 	bl	8003ad0 <spiUnselect.constprop.27>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 800269e:	483c      	ldr	r0, [pc, #240]	; (8002790 <tx_thread+0x1d0>)
 80026a0:	f7fe fd8e 	bl	80011c0 <chMtxUnlock>
	}

	return res;
}

static THD_FUNCTION(tx_thread, arg) {
 80026a4:	243c      	movs	r4, #60	; 0x3c
 80026a6:	e004      	b.n	80026b2 <tx_thread+0xf2>
		timeout--;

		if (NRF_STATUS_GET_TX_DS(s)) {
			retval = 0;
			break;
		} else if (NRF_STATUS_GET_MAX_RT(s)) {
 80026a8:	f01b 0f10 	tst.w	fp, #16
 80026ac:	d128      	bne.n	8002700 <tx_thread+0x140>
			rf_clear_maxrt_irq();
			retval = -1;
			break;
		} else if (timeout == 0) {
 80026ae:	3c01      	subs	r4, #1
 80026b0:	d055      	beq.n	800275e <tx_thread+0x19e>
	} else {
		rf_write_tx_payload_no_ack(data, len);
	}

	for(;;) {
		int s = rf_status();
 80026b2:	f7ff ff55 	bl	8002560 <rf_status>
 80026b6:	4683      	mov	fp, r0

		chThdSleepMilliseconds(1);
 80026b8:	2002      	movs	r0, #2
 80026ba:	f7fe fc89 	bl	8000fd0 <chThdSleep>
		timeout--;

		if (NRF_STATUS_GET_TX_DS(s)) {
 80026be:	f01b 0f20 	tst.w	fp, #32
 80026c2:	d0f1      	beq.n	80026a8 <tx_thread+0xe8>
			break;
		}
	}

	// Restore pipe0 address
	if (!tx_pipe0_addr_eq && ack) {
 80026c4:	f898 4000 	ldrb.w	r4, [r8]
 80026c8:	b914      	cbnz	r4, 80026d0 <tx_thread+0x110>
 80026ca:	f1b9 0f00 	cmp.w	r9, #0
 80026ce:	d132      	bne.n	8002736 <tx_thread+0x176>
		rf_set_rx_addr(0, rx_addr[0], address_length);
	}

	rf_mode_rx();
 80026d0:	f7ff ff26 	bl	8002520 <rf_mode_rx>

	chMtxUnlock(&rf_mutex);
 80026d4:	482d      	ldr	r0, [pc, #180]	; (800278c <tx_thread+0x1cc>)
 80026d6:	f7fe fd73 	bl	80011c0 <chMtxUnlock>

static int rf_tx_wrapper(char *data, int len) {
	int res = rfhelp_send_data_crc(data, len);

	if (res == 0) {
		nrf_restart_tx_time = NRF_RESTART_TIMEOUT;
 80026da:	4b2e      	ldr	r3, [pc, #184]	; (8002794 <tx_thread+0x1d4>)
 80026dc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80026e0:	f8d7 d004 	ldr.w	sp, [r7, #4]
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	e023      	b.n	8002730 <tx_thread+0x170>
	chRegSetThreadName("Nrf TX");
	tx_running = true;

	for(;;) {
		if (tx_stop) {
			tx_running = false;
 80026e8:	2300      	movs	r3, #0
		}

		chThdSleepMilliseconds(1);
	}

}
 80026ea:	3714      	adds	r7, #20
	chRegSetThreadName("Nrf TX");
	tx_running = true;

	for(;;) {
		if (tx_stop) {
			tx_running = false;
 80026ec:	f88a 3000 	strb.w	r3, [sl]
		}

		chThdSleepMilliseconds(1);
	}

}
 80026f0:	46bd      	mov	sp, r7
 80026f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	// Pipe0-address and tx-address must be equal for ack to work.
	if (!tx_pipe0_addr_eq && ack) {
		rf_set_rx_addr(0, tx_addr, address_length);
	}

	if (ack) {
 80026f6:	f1b9 0f00 	cmp.w	r9, #0
 80026fa:	d0bb      	beq.n	8002674 <tx_thread+0xb4>
void rf_set_tx_addr(const char *address, int addr_len) {
	rf_write_reg(NRF_REG_TX_ADDR, address, addr_len);
}

void rf_write_tx_payload(const char *data, int length) {
	char cmd = NRF_CMD_WRITE_TX_PAYLOAD;
 80026fc:	23a0      	movs	r3, #160	; 0xa0
 80026fe:	e7ba      	b.n	8002676 <tx_thread+0xb6>
 8002700:	f107 0110 	add.w	r1, r7, #16
 8002704:	2310      	movs	r3, #16
 8002706:	f801 3d05 	strb.w	r3, [r1, #-5]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 800270a:	2007      	movs	r0, #7
 800270c:	2201      	movs	r2, #1
 800270e:	f7ff fdd7 	bl	80022c0 <rf_write_reg>
		if (NRF_STATUS_GET_TX_DS(s)) {
			retval = 0;
			break;
		} else if (NRF_STATUS_GET_MAX_RT(s)) {
			rf_clear_maxrt_irq();
			retval = -1;
 8002712:	f04f 34ff 	mov.w	r4, #4294967295
			break;
		}
	}

	// Restore pipe0 address
	if (!tx_pipe0_addr_eq && ack) {
 8002716:	f898 3000 	ldrb.w	r3, [r8]
 800271a:	b913      	cbnz	r3, 8002722 <tx_thread+0x162>
 800271c:	f1b9 0f00 	cmp.w	r9, #0
 8002720:	d109      	bne.n	8002736 <tx_thread+0x176>
		rf_set_rx_addr(0, rx_addr[0], address_length);
	}

	rf_mode_rx();
 8002722:	f7ff fefd 	bl	8002520 <rf_mode_rx>

	chMtxUnlock(&rf_mutex);
 8002726:	4819      	ldr	r0, [pc, #100]	; (800278c <tx_thread+0x1cc>)
 8002728:	f7fe fd4a 	bl	80011c0 <chMtxUnlock>
 800272c:	f8d7 d004 	ldr.w	sp, [r7, #4]
		if (nosend_cnt >= ALIVE_INTERVAL && !pairing_active) {
			uint8_t pl[2];
			int32_t index = 0;
			pl[index++] = 0x55;
			rf_tx_wrapper((char*)pl, index);
			nosend_cnt = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	602b      	str	r3, [r5, #0]
 8002734:	e758      	b.n	80025e8 <tx_thread+0x28>
		}
	}

	// Restore pipe0 address
	if (!tx_pipe0_addr_eq && ack) {
		rf_set_rx_addr(0, rx_addr[0], address_length);
 8002736:	4b18      	ldr	r3, [pc, #96]	; (8002798 <tx_thread+0x1d8>)
		rf_write_reg_byte(NRF_REG_SETUP_RETR, reg_new);	// Update if we need
	}
}

void rf_set_rx_addr(int pipe, const char *address, int addr_len) {
	rf_write_reg(NRF_REG_RX_ADDR_P0 + pipe, address, addr_len);
 8002738:	200a      	movs	r0, #10
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	4917      	ldr	r1, [pc, #92]	; (800279c <tx_thread+0x1dc>)
 800273e:	f7ff fdbf 	bl	80022c0 <rf_write_reg>
	}

	rf_mode_rx();
 8002742:	f7ff feed 	bl	8002520 <rf_mode_rx>

	chMtxUnlock(&rf_mutex);
 8002746:	4811      	ldr	r0, [pc, #68]	; (800278c <tx_thread+0x1cc>)
 8002748:	f7fe fd3a 	bl	80011c0 <chMtxUnlock>
 800274c:	f8d7 d004 	ldr.w	sp, [r7, #4]
}

static int rf_tx_wrapper(char *data, int len) {
	int res = rfhelp_send_data_crc(data, len);

	if (res == 0) {
 8002750:	2c00      	cmp	r4, #0
 8002752:	d1ed      	bne.n	8002730 <tx_thread+0x170>
		nrf_restart_tx_time = NRF_RESTART_TIMEOUT;
 8002754:	4b0f      	ldr	r3, [pc, #60]	; (8002794 <tx_thread+0x1d4>)
 8002756:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	e7e8      	b.n	8002730 <tx_thread+0x170>
		} else if (NRF_STATUS_GET_MAX_RT(s)) {
			rf_clear_maxrt_irq();
			retval = -1;
			break;
		} else if (timeout == 0) {
			retval = -2;
 800275e:	f06f 0401 	mvn.w	r4, #1
 8002762:	e7d8      	b.n	8002716 <tx_thread+0x156>
	rf_clear_irq();
	rf_flush_all();

	// Pipe0-address and tx-address must be equal for ack to work.
	if (!tx_pipe0_addr_eq && ack) {
		rf_set_rx_addr(0, tx_addr, address_length);
 8002764:	4b0c      	ldr	r3, [pc, #48]	; (8002798 <tx_thread+0x1d8>)
 8002766:	200a      	movs	r0, #10
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	490d      	ldr	r1, [pc, #52]	; (80027a0 <tx_thread+0x1e0>)
 800276c:	f7ff fda8 	bl	80022c0 <rf_write_reg>
 8002770:	e7c4      	b.n	80026fc <tx_thread+0x13c>
 8002772:	bf00      	nop
 8002774:	20000820 	.word	0x20000820
 8002778:	200018e0 	.word	0x200018e0
 800277c:	08004120 	.word	0x08004120
 8002780:	20000850 	.word	0x20000850
 8002784:	2000114e 	.word	0x2000114e
 8002788:	200014a4 	.word	0x200014a4
 800278c:	20001744 	.word	0x20001744
 8002790:	20001a3c 	.word	0x20001a3c
 8002794:	2000149c 	.word	0x2000149c
 8002798:	20001148 	.word	0x20001148
 800279c:	20000860 	.word	0x20000860
 80027a0:	20000848 	.word	0x20000848
 80027a4:	20000854 	.word	0x20000854
 80027a8:	20000844 	.word	0x20000844
 80027ac:	00000000 	.word	0x00000000

080027b0 <rf_power_up>:
int rf_get_address_width(void) {
	return rf_read_reg_byte(NRF_REG_SETUP_AW) + 2;
}

// Turn on radio
void rf_power_up(void) {
 80027b0:	b500      	push	{lr}
 80027b2:	b083      	sub	sp, #12
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 80027b4:	2000      	movs	r0, #0
 80027b6:	2201      	movs	r2, #1
 80027b8:	f10d 0107 	add.w	r1, sp, #7
 80027bc:	f7ff fd50 	bl	8002260 <rf_read_reg>
	return result;
 80027c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
}

// Turn on radio
void rf_power_up(void) {
	int tmp = rf_read_reg_byte(NRF_REG_CONFIG);
	if ((tmp & (NRF_CONFIG_PWR_UP)) != (NRF_CONFIG_PWR_UP)) {
 80027c4:	f003 0202 	and.w	r2, r3, #2
 80027c8:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 80027cc:	b942      	cbnz	r2, 80027e0 <rf_power_up+0x30>
		tmp |= (NRF_CONFIG_PWR_UP);
 80027ce:	f043 0302 	orr.w	r3, r3, #2
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 80027d2:	f10d 0107 	add.w	r1, sp, #7
 80027d6:	2201      	movs	r2, #1
 80027d8:	f88d 3007 	strb.w	r3, [sp, #7]
 80027dc:	f7ff fd70 	bl	80022c0 <rf_write_reg>
	int tmp = rf_read_reg_byte(NRF_REG_CONFIG);
	if ((tmp & (NRF_CONFIG_PWR_UP)) != (NRF_CONFIG_PWR_UP)) {
		tmp |= (NRF_CONFIG_PWR_UP);
		rf_write_reg_byte(NRF_REG_CONFIG, tmp);	//Update if we need
	}
}
 80027e0:	b003      	add	sp, #12
 80027e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80027e6:	bf00      	nop
	...

080027f0 <rfhelp_restart>:
}

/**
 * Re-init the rf chip
 */
void rfhelp_restart(void) {
 80027f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	chMtxLock(&rf_mutex);
 80027f2:	48a1      	ldr	r0, [pc, #644]	; (8002a78 <rfhelp_restart+0x288>)
}

/**
 * Re-init the rf chip
 */
void rfhelp_restart(void) {
 80027f4:	b085      	sub	sp, #20
	chMtxLock(&rf_mutex);
 80027f6:	f7fe fd1b 	bl	8001230 <chMtxLock>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 80027fa:	f10d 010f 	add.w	r1, sp, #15
 80027fe:	2000      	movs	r0, #0
 8002800:	2201      	movs	r2, #1
 8002802:	f7ff fd2d 	bl	8002260 <rf_read_reg>
	return result;
 8002806:	f89d 300f 	ldrb.w	r3, [sp, #15]
}

// Turn off radio
void rf_power_down(void) {
	int tmp = rf_read_reg_byte(NRF_REG_CONFIG);
	if (tmp & (NRF_CONFIG_PWR_UP)) {
 800280a:	079c      	lsls	r4, r3, #30
 800280c:	d508      	bpl.n	8002820 <rfhelp_restart+0x30>
		tmp &= ~(NRF_CONFIG_PWR_UP);
		rf_write_reg_byte(NRF_REG_CONFIG, tmp);	//Update if we need
 800280e:	a904      	add	r1, sp, #16

// Turn off radio
void rf_power_down(void) {
	int tmp = rf_read_reg_byte(NRF_REG_CONFIG);
	if (tmp & (NRF_CONFIG_PWR_UP)) {
		tmp &= ~(NRF_CONFIG_PWR_UP);
 8002810:	f023 0302 	bic.w	r3, r3, #2
		rf_write_reg_byte(NRF_REG_CONFIG, tmp);	//Update if we need
 8002814:	f801 3d0f 	strb.w	r3, [r1, #-15]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 8002818:	2000      	movs	r0, #0
 800281a:	2201      	movs	r2, #1
 800281c:	f7ff fd50 	bl	80022c0 <rf_write_reg>
 8002820:	2500      	movs	r5, #0
 8002822:	a904      	add	r1, sp, #16
 8002824:	f801 5d0e 	strb.w	r5, [r1, #-14]!
 8002828:	2002      	movs	r0, #2
 800282a:	2201      	movs	r2, #1
 800282c:	f7ff fd48 	bl	80022c0 <rf_write_reg>
	// TODO: make this file consistent with multiple
	// rx_addr and tx_addr, and the rest in general.
	rf_write_reg_byte(NRF_REG_EN_RXADDR, 0);
	rf_write_reg_byte(NRF_REG_DYNPD, 0);

	rf_set_crc_type(nrf_conf.crc_type);
 8002830:	4c92      	ldr	r4, [pc, #584]	; (8002a7c <rfhelp_restart+0x28c>)
 8002832:	a904      	add	r1, sp, #16
 8002834:	f801 5d0d 	strb.w	r5, [r1, #-13]!
 8002838:	201c      	movs	r0, #28
 800283a:	2201      	movs	r2, #1
 800283c:	f7ff fd40 	bl	80022c0 <rf_write_reg>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 8002840:	4628      	mov	r0, r5
 8002842:	2201      	movs	r2, #1
 8002844:	78a5      	ldrb	r5, [r4, #2]
 8002846:	f10d 010f 	add.w	r1, sp, #15
 800284a:	f7ff fd09 	bl	8002260 <rf_read_reg>
	return result;
 800284e:	f89d 200f 	ldrb.w	r2, [sp, #15]
	char reg_old = rf_read_reg_byte(NRF_REG_CONFIG);
	char reg_new = reg_old;

	reg_new &= ~(NRF_CONFIG_CRCO | NRF_CONFIG_EN_CRC);

	switch (crc_type) {
 8002852:	2d01      	cmp	r5, #1

void rf_set_crc_type(NRF_CRC crc_type) {
	char reg_old = rf_read_reg_byte(NRF_REG_CONFIG);
	char reg_new = reg_old;

	reg_new &= ~(NRF_CONFIG_CRCO | NRF_CONFIG_EN_CRC);
 8002854:	f002 03f3 	and.w	r3, r2, #243	; 0xf3

	switch (crc_type) {
 8002858:	f000 8108 	beq.w	8002a6c <rfhelp_restart+0x27c>
 800285c:	2d02      	cmp	r5, #2
 800285e:	f000 80ff 	beq.w	8002a60 <rfhelp_restart+0x270>

	default:
		break;
	}

	if (reg_old != reg_new) {
 8002862:	429a      	cmp	r2, r3
 8002864:	d006      	beq.n	8002874 <rfhelp_restart+0x84>
 8002866:	a904      	add	r1, sp, #16
 8002868:	f801 3d0c 	strb.w	r3, [r1, #-12]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 800286c:	2000      	movs	r0, #0
 800286e:	2201      	movs	r2, #1
 8002870:	f7ff fd26 	bl	80022c0 <rf_write_reg>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 8002874:	2201      	movs	r2, #1
 8002876:	2004      	movs	r0, #4
 8002878:	f10d 010f 	add.w	r1, sp, #15
	rf_set_retr_retries(nrf_conf.retries);
 800287c:	7925      	ldrb	r5, [r4, #4]
 800287e:	f7ff fcef 	bl	8002260 <rf_read_reg>
	return result;
 8002882:	f89d 200f 	ldrb.w	r2, [sp, #15]
void rf_set_retr_retries(int retries) {
	char reg_old = rf_read_reg_byte(NRF_REG_SETUP_RETR);
	char reg_new = reg_old;

	reg_new &= ~NRF_SETUP_RETR_ARC;
	reg_new |= (char)retries & 0xF;
 8002886:	f005 050f 	and.w	r5, r5, #15

void rf_set_retr_retries(int retries) {
	char reg_old = rf_read_reg_byte(NRF_REG_SETUP_RETR);
	char reg_new = reg_old;

	reg_new &= ~NRF_SETUP_RETR_ARC;
 800288a:	f022 030f 	bic.w	r3, r2, #15
	reg_new |= (char)retries & 0xF;
 800288e:	432b      	orrs	r3, r5

	if (reg_old != reg_new) {
 8002890:	429a      	cmp	r2, r3
 8002892:	d006      	beq.n	80028a2 <rfhelp_restart+0xb2>
 8002894:	a904      	add	r1, sp, #16
 8002896:	f801 3d0b 	strb.w	r3, [r1, #-11]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 800289a:	2004      	movs	r0, #4
 800289c:	2201      	movs	r2, #1
 800289e:	f7ff fd0f 	bl	80022c0 <rf_write_reg>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 80028a2:	2201      	movs	r2, #1
 80028a4:	2004      	movs	r0, #4
 80028a6:	f10d 010f 	add.w	r1, sp, #15
	rf_set_retr_delay(nrf_conf.retry_delay);
 80028aa:	78e5      	ldrb	r5, [r4, #3]
 80028ac:	f7ff fcd8 	bl	8002260 <rf_read_reg>
	return result;
 80028b0:	f89d 200f 	ldrb.w	r2, [sp, #15]

void rf_set_retr_delay(NRF_RETR_DELAY delay) {
	char reg_old = rf_read_reg_byte(NRF_REG_SETUP_RETR);
	char reg_new = reg_old;

	reg_new &= ~NRF_SETUP_RETR_ARD;
 80028b4:	f002 030f 	and.w	r3, r2, #15
	reg_new |= ((char)delay & 0xF) << 4;
 80028b8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 80028bc:	b2db      	uxtb	r3, r3

	if (reg_old != reg_new) {
 80028be:	429a      	cmp	r2, r3
 80028c0:	d006      	beq.n	80028d0 <rfhelp_restart+0xe0>
 80028c2:	a904      	add	r1, sp, #16
 80028c4:	f801 3d0a 	strb.w	r3, [r1, #-10]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 80028c8:	2004      	movs	r0, #4
 80028ca:	2201      	movs	r2, #1
 80028cc:	f7ff fcf8 	bl	80022c0 <rf_write_reg>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 80028d0:	2201      	movs	r2, #1
 80028d2:	2006      	movs	r0, #6
 80028d4:	f10d 010f 	add.w	r1, sp, #15
	rf_set_power(nrf_conf.power);
 80028d8:	7865      	ldrb	r5, [r4, #1]
 80028da:	f7ff fcc1 	bl	8002260 <rf_read_reg>
	return result;
 80028de:	f89d 200f 	ldrb.w	r2, [sp, #15]
	reg_new &= ~(NRF_RF_SETUP_RF_PWR | 1);
	reg_new |= (char)power << 1;

	// In case this is a SI24R1 chip and the highest power is requested, set
	// the first bit to get 7dBm output.
	if (power == NRF_POWER_0DBM) {
 80028e2:	2d03      	cmp	r5, #3

void rf_set_power(NRF_POWER power) {
	char reg_old = rf_read_reg_byte(NRF_REG_RF_SETUP);
	char reg_new = reg_old;

	reg_new &= ~(NRF_RF_SETUP_RF_PWR | 1);
 80028e4:	f022 0307 	bic.w	r3, r2, #7
	reg_new |= (char)power << 1;
 80028e8:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 80028ec:	f003 03fe 	and.w	r3, r3, #254	; 0xfe

	// In case this is a SI24R1 chip and the highest power is requested, set
	// the first bit to get 7dBm output.
	if (power == NRF_POWER_0DBM) {
		reg_new |= 1;
 80028f0:	bf08      	it	eq
 80028f2:	f043 0301 	orreq.w	r3, r3, #1
	}

	if (reg_old != reg_new) {
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d006      	beq.n	8002908 <rfhelp_restart+0x118>
 80028fa:	a904      	add	r1, sp, #16
 80028fc:	f801 3d09 	strb.w	r3, [r1, #-9]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 8002900:	2006      	movs	r0, #6
 8002902:	2201      	movs	r2, #1
 8002904:	f7ff fcdc 	bl	80022c0 <rf_write_reg>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 8002908:	2201      	movs	r2, #1
 800290a:	2006      	movs	r0, #6
 800290c:	f10d 010f 	add.w	r1, sp, #15
	rf_set_speed(nrf_conf.speed);
 8002910:	7825      	ldrb	r5, [r4, #0]
 8002912:	f7ff fca5 	bl	8002260 <rf_read_reg>
	return result;
 8002916:	f89d 200f 	ldrb.w	r2, [sp, #15]

void rf_set_speed(NRF_SPEED speed) {
	char reg_old = rf_read_reg_byte(NRF_REG_RF_SETUP);
	char reg_new = reg_old;

	reg_new &= ~(NRF_RF_SETUP_RF_DR_LOW | NRF_RF_SETUP_RF_DR_HIGH);
 800291a:	f002 03d7 	and.w	r3, r2, #215	; 0xd7

	switch (speed) {
 800291e:	2d00      	cmp	r5, #0
 8002920:	f000 80a7 	beq.w	8002a72 <rfhelp_restart+0x282>
 8002924:	2d02      	cmp	r5, #2
 8002926:	f000 809e 	beq.w	8002a66 <rfhelp_restart+0x276>

	default:
		break;
	}

	if (reg_old != reg_new) {
 800292a:	429a      	cmp	r2, r3
 800292c:	d006      	beq.n	800293c <rfhelp_restart+0x14c>
 800292e:	a904      	add	r1, sp, #16
 8002930:	f801 3d08 	strb.w	r3, [r1, #-8]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 8002934:	2006      	movs	r0, #6
 8002936:	2201      	movs	r2, #1
 8002938:	f7ff fcc2 	bl	80022c0 <rf_write_reg>
 800293c:	2501      	movs	r5, #1
 800293e:	a904      	add	r1, sp, #16
 8002940:	f801 5d07 	strb.w	r5, [r1, #-7]!
 8002944:	462a      	mov	r2, r5
 8002946:	2003      	movs	r0, #3
 8002948:	f7ff fcba 	bl	80022c0 <rf_write_reg>
	rf_set_address_width(NRF_AW_3); // Always use 3 byte address
	rf_set_frequency(2400 + (unsigned int)nrf_conf.channel);
 800294c:	7963      	ldrb	r3, [r4, #5]
 800294e:	a904      	add	r1, sp, #16
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

// Set radio frequency in MHz (2400 to 2525 allowed)
void rf_set_frequency(int freq) {
	rf_write_reg_byte(NRF_REG_RF_CH, (freq - 2400) & 0x7F);
 8002950:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002954:	f801 3d06 	strb.w	r3, [r1, #-6]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 8002958:	462a      	mov	r2, r5
 800295a:	2005      	movs	r0, #5
 800295c:	f7ff fcb0 	bl	80022c0 <rf_write_reg>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 8002960:	462a      	mov	r2, r5
 8002962:	201d      	movs	r0, #29
 8002964:	f10d 010f 	add.w	r1, sp, #15
 8002968:	f7ff fc7a 	bl	8002260 <rf_read_reg>
	return result;
 800296c:	f89d 300f 	ldrb.w	r3, [sp, #15]
}

// Enabled various features
void rf_enable_features(int features) {
	int tmp = rf_read_reg_byte(NRF_REG_FEATURE);
	if ((tmp & (features)) != (features)) {
 8002970:	f003 0205 	and.w	r2, r3, #5
 8002974:	2a05      	cmp	r2, #5
 8002976:	d008      	beq.n	800298a <rfhelp_restart+0x19a>
 8002978:	a904      	add	r1, sp, #16
		tmp |= (features);
 800297a:	f043 0305 	orr.w	r3, r3, #5
 800297e:	f801 3d05 	strb.w	r3, [r1, #-5]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 8002982:	462a      	mov	r2, r5
 8002984:	201d      	movs	r0, #29
 8002986:	f7ff fc9b 	bl	80022c0 <rf_write_reg>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 800298a:	2001      	movs	r0, #1
 800298c:	4602      	mov	r2, r0
 800298e:	f10d 010f 	add.w	r1, sp, #15
 8002992:	f7ff fc65 	bl	8002260 <rf_read_reg>
	return result;
 8002996:	f89d 300f 	ldrb.w	r3, [sp, #15]
}

// Enable autoack on pipe
void rf_enable_pipe_autoack(int pipes) {
	int tmp = rf_read_reg_byte(NRF_REG_EN_AA);
	if ((tmp & (pipes)) != (pipes)) {
 800299a:	07d8      	lsls	r0, r3, #31
 800299c:	d408      	bmi.n	80029b0 <rfhelp_restart+0x1c0>
 800299e:	a904      	add	r1, sp, #16
		tmp |= (pipes);
 80029a0:	f043 0301 	orr.w	r3, r3, #1
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 80029a4:	2001      	movs	r0, #1
 80029a6:	f801 3d04 	strb.w	r3, [r1, #-4]!
 80029aa:	4602      	mov	r2, r0
 80029ac:	f7ff fc88 	bl	80022c0 <rf_write_reg>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 80029b0:	f10d 010f 	add.w	r1, sp, #15
 80029b4:	2002      	movs	r0, #2
 80029b6:	2201      	movs	r2, #1
 80029b8:	f7ff fc52 	bl	8002260 <rf_read_reg>
	return result;
 80029bc:	f89d 300f 	ldrb.w	r3, [sp, #15]
}

// Enable address on pipe
void rf_enable_pipe_address(int pipes) {
	int tmp = rf_read_reg_byte(NRF_REG_EN_RXADDR);
	if ((tmp & (pipes)) != (pipes)) {
 80029c0:	07d9      	lsls	r1, r3, #31
 80029c2:	d408      	bmi.n	80029d6 <rfhelp_restart+0x1e6>
 80029c4:	a904      	add	r1, sp, #16
		tmp |= (pipes);
 80029c6:	f043 0301 	orr.w	r3, r3, #1
 80029ca:	f801 3d03 	strb.w	r3, [r1, #-3]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 80029ce:	2002      	movs	r0, #2
 80029d0:	2201      	movs	r2, #1
 80029d2:	f7ff fc75 	bl	80022c0 <rf_write_reg>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

char rf_read_reg_byte(int reg) {
	char result;
	rf_read_reg(reg, &result, 1);
 80029d6:	2201      	movs	r2, #1
 80029d8:	201c      	movs	r0, #28
 80029da:	f10d 010f 	add.w	r1, sp, #15
 80029de:	f7ff fc3f 	bl	8002260 <rf_read_reg>
	return result;
 80029e2:	f89d 300f 	ldrb.w	r3, [sp, #15]
}

// Enable dynamic payload length
void rf_enable_pipe_dlp(int pipes) {
	int tmp = rf_read_reg_byte(NRF_REG_DYNPD);
	if ((tmp & (pipes)) != (pipes)) {
 80029e6:	07da      	lsls	r2, r3, #31
 80029e8:	d408      	bmi.n	80029fc <rfhelp_restart+0x20c>
 80029ea:	a904      	add	r1, sp, #16
		tmp |= (pipes);
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	f801 3d02 	strb.w	r3, [r1, #-2]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 80029f4:	201c      	movs	r0, #28
 80029f6:	2201      	movs	r2, #1
 80029f8:	f7ff fc62 	bl	80022c0 <rf_write_reg>

	rf_enable_pipe_autoack(NRF_MASK_PIPE0);
	rf_enable_pipe_address(NRF_MASK_PIPE0);
	rf_enable_pipe_dlp(NRF_MASK_PIPE0);

	memcpy(tx_addr, nrf_conf.address, 3);
 80029fc:	4a20      	ldr	r2, [pc, #128]	; (8002a80 <rfhelp_restart+0x290>)
 80029fe:	4b21      	ldr	r3, [pc, #132]	; (8002a84 <rfhelp_restart+0x294>)
 8002a00:	f8b2 e000 	ldrh.w	lr, [r2]
 8002a04:	7897      	ldrb	r7, [r2, #2]
	memcpy(rx_addr[0], nrf_conf.address, 3);
 8002a06:	4c20      	ldr	r4, [pc, #128]	; (8002a88 <rfhelp_restart+0x298>)
	tx_pipe0_addr_eq = true;

	rf_set_tx_addr(tx_addr, address_length);
 8002a08:	4e20      	ldr	r6, [pc, #128]	; (8002a8c <rfhelp_restart+0x29c>)
	rf_enable_pipe_address(NRF_MASK_PIPE0);
	rf_enable_pipe_dlp(NRF_MASK_PIPE0);

	memcpy(tx_addr, nrf_conf.address, 3);
	memcpy(rx_addr[0], nrf_conf.address, 3);
	tx_pipe0_addr_eq = true;
 8002a0a:	f8df c084 	ldr.w	ip, [pc, #132]	; 8002a90 <rfhelp_restart+0x2a0>

	rf_enable_pipe_autoack(NRF_MASK_PIPE0);
	rf_enable_pipe_address(NRF_MASK_PIPE0);
	rf_enable_pipe_dlp(NRF_MASK_PIPE0);

	memcpy(tx_addr, nrf_conf.address, 3);
 8002a0e:	f8a3 e000 	strh.w	lr, [r3]
	memcpy(rx_addr[0], nrf_conf.address, 3);
 8002a12:	f8a4 e000 	strh.w	lr, [r4]
void rf_set_rx_addr(int pipe, const char *address, int addr_len) {
	rf_write_reg(NRF_REG_RX_ADDR_P0 + pipe, address, addr_len);
}

void rf_set_tx_addr(const char *address, int addr_len) {
	rf_write_reg(NRF_REG_TX_ADDR, address, addr_len);
 8002a16:	4619      	mov	r1, r3

	rf_enable_pipe_autoack(NRF_MASK_PIPE0);
	rf_enable_pipe_address(NRF_MASK_PIPE0);
	rf_enable_pipe_dlp(NRF_MASK_PIPE0);

	memcpy(tx_addr, nrf_conf.address, 3);
 8002a18:	709f      	strb	r7, [r3, #2]
 8002a1a:	6832      	ldr	r2, [r6, #0]
	memcpy(rx_addr[0], nrf_conf.address, 3);
	tx_pipe0_addr_eq = true;
 8002a1c:	2501      	movs	r5, #1
 8002a1e:	2010      	movs	r0, #16
	rf_enable_pipe_autoack(NRF_MASK_PIPE0);
	rf_enable_pipe_address(NRF_MASK_PIPE0);
	rf_enable_pipe_dlp(NRF_MASK_PIPE0);

	memcpy(tx_addr, nrf_conf.address, 3);
	memcpy(rx_addr[0], nrf_conf.address, 3);
 8002a20:	70a7      	strb	r7, [r4, #2]
	tx_pipe0_addr_eq = true;
 8002a22:	f88c 5000 	strb.w	r5, [ip]
 8002a26:	f7ff fc4b 	bl	80022c0 <rf_write_reg>
		rf_write_reg_byte(NRF_REG_SETUP_RETR, reg_new);	// Update if we need
	}
}

void rf_set_rx_addr(int pipe, const char *address, int addr_len) {
	rf_write_reg(NRF_REG_RX_ADDR_P0 + pipe, address, addr_len);
 8002a2a:	4621      	mov	r1, r4
 8002a2c:	6832      	ldr	r2, [r6, #0]
 8002a2e:	200a      	movs	r0, #10
 8002a30:	f7ff fc46 	bl	80022c0 <rf_write_reg>

	rf_set_tx_addr(tx_addr, address_length);
	rf_set_rx_addr(0, rx_addr[0], address_length);

	rf_power_up();
 8002a34:	f7ff febc 	bl	80027b0 <rf_power_up>
	rf_mode_rx();
 8002a38:	f7ff fd72 	bl	8002520 <rf_mode_rx>
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
    spiReleaseBus(&SPID1);              /* Ownership release.               */
}

void rf_flush_all(void) {
	rf_flush_rx();
 8002a3c:	f7ff fbd0 	bl	80021e0 <rf_flush_rx>
	rf_flush_tx();
 8002a40:	f7ff fbee 	bl	8002220 <rf_flush_tx>
 8002a44:	2370      	movs	r3, #112	; 0x70
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 8002a46:	462a      	mov	r2, r5
 8002a48:	f10d 010f 	add.w	r1, sp, #15
 8002a4c:	2007      	movs	r0, #7
 8002a4e:	f88d 300f 	strb.w	r3, [sp, #15]
 8002a52:	f7ff fc35 	bl	80022c0 <rf_write_reg>
	rf_flush_all();
	rf_clear_irq();

	chMtxUnlock(&rf_mutex);
 8002a56:	4808      	ldr	r0, [pc, #32]	; (8002a78 <rfhelp_restart+0x288>)
 8002a58:	f7fe fbb2 	bl	80011c0 <chMtxUnlock>
}
 8002a5c:	b005      	add	sp, #20
 8002a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	case NRF_CRC_1B:
		reg_new |= NRF_CONFIG_EN_CRC;
		break;

	case NRF_CRC_2B:
		reg_new |= NRF_CONFIG_EN_CRC | NRF_CONFIG_CRCO;
 8002a60:	f043 030c 	orr.w	r3, r3, #12
 8002a64:	e6fd      	b.n	8002862 <rfhelp_restart+0x72>

	case NRF_SPEED_1M:
		break;

	case NRF_SPEED_2M:
		reg_new |= NRF_RF_SETUP_RF_DR_HIGH;
 8002a66:	f043 0308 	orr.w	r3, r3, #8
 8002a6a:	e75e      	b.n	800292a <rfhelp_restart+0x13a>
	switch (crc_type) {
	case NRF_CRC_DISABLED:
		break;

	case NRF_CRC_1B:
		reg_new |= NRF_CONFIG_EN_CRC;
 8002a6c:	f043 0308 	orr.w	r3, r3, #8
 8002a70:	e6f7      	b.n	8002862 <rfhelp_restart+0x72>

	reg_new &= ~(NRF_RF_SETUP_RF_DR_LOW | NRF_RF_SETUP_RF_DR_HIGH);

	switch (speed) {
	case NRF_SPEED_250K:
		reg_new |= NRF_RF_SETUP_RF_DR_LOW;
 8002a72:	f043 0320 	orr.w	r3, r3, #32
 8002a76:	e758      	b.n	800292a <rfhelp_restart+0x13a>
 8002a78:	20001744 	.word	0x20001744
 8002a7c:	200014a4 	.word	0x200014a4
 8002a80:	200014aa 	.word	0x200014aa
 8002a84:	20000848 	.word	0x20000848
 8002a88:	20000860 	.word	0x20000860
 8002a8c:	20001148 	.word	0x20001148
 8002a90:	20000844 	.word	0x20000844
	...

08002aa0 <chvprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8002aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002aa4:	4681      	mov	r9, r0
 8002aa6:	468a      	mov	sl, r1
  char *p, *s, c, filler;
  int i, precision, width;
  int n = 0;
 8002aa8:	468b      	mov	fp, r1
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8002aaa:	b087      	sub	sp, #28
 8002aac:	4615      	mov	r5, r2
 8002aae:	f10d 030d 	add.w	r3, sp, #13
 8002ab2:	aa03      	add	r2, sp, #12
 8002ab4:	1a9b      	subs	r3, r3, r2
 8002ab6:	9301      	str	r3, [sp, #4]
  char *p, *s, c, filler;
  int i, precision, width;
  int n = 0;
 8002ab8:	f04f 0800 	mov.w	r8, #0
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (TRUE) {
    c = *fmt++;
 8002abc:	f89b 1000 	ldrb.w	r1, [fp]
 8002ac0:	f10b 0301 	add.w	r3, fp, #1
    if (c == 0)
 8002ac4:	b179      	cbz	r1, 8002ae6 <chvprintf+0x46>
      return n;
    if (c != '%') {
 8002ac6:	2925      	cmp	r1, #37	; 0x25
 8002ac8:	d011      	beq.n	8002aee <chvprintf+0x4e>
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (TRUE) {
    c = *fmt++;
 8002aca:	469b      	mov	fp, r3
    if (c == 0)
      return n;
    if (c != '%') {
      chSequentialStreamPut(chp, (uint8_t)c);
 8002acc:	f8d9 2000 	ldr.w	r2, [r9]
 8002ad0:	4648      	mov	r0, r9
 8002ad2:	6892      	ldr	r2, [r2, #8]
 8002ad4:	4790      	blx	r2
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (TRUE) {
    c = *fmt++;
 8002ad6:	f89b 1000 	ldrb.w	r1, [fp]
    if (c == 0)
      return n;
    if (c != '%') {
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
 8002ada:	f108 0801 	add.w	r8, r8, #1
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (TRUE) {
    c = *fmt++;
 8002ade:	f10b 0301 	add.w	r3, fp, #1
    if (c == 0)
 8002ae2:	2900      	cmp	r1, #0
 8002ae4:	d1ef      	bne.n	8002ac6 <chvprintf+0x26>
      chSequentialStreamPut(chp, (uint8_t)filler);
      n++;
      width--;
    }
  }
}
 8002ae6:	4640      	mov	r0, r8
 8002ae8:	b007      	add	sp, #28
 8002aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
    left_align = FALSE;
    if (*fmt == '-') {
 8002aee:	f89b 2001 	ldrb.w	r2, [fp, #1]
    filler = ' ';
    if (*fmt == '0') {
      fmt++;
      filler = '0';
    }
    width = 0;
 8002af2:	2600      	movs	r6, #0
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
    left_align = FALSE;
    if (*fmt == '-') {
 8002af4:	2a2d      	cmp	r2, #45	; 0x2d
 8002af6:	bf03      	ittte	eq
 8002af8:	f89b 2002 	ldrbeq.w	r2, [fp, #2]
      fmt++;
 8002afc:	f10b 0302 	addeq.w	r3, fp, #2
      left_align = TRUE;
 8002b00:	f04f 0a01 	moveq.w	sl, #1
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
    left_align = FALSE;
 8002b04:	f04f 0a00 	movne.w	sl, #0
    if (*fmt == '-') {
      fmt++;
      left_align = TRUE;
    }
    filler = ' ';
    if (*fmt == '0') {
 8002b08:	2a30      	cmp	r2, #48	; 0x30
 8002b0a:	bf03      	ittte	eq
 8002b0c:	785a      	ldrbeq	r2, [r3, #1]
      fmt++;
 8002b0e:	3301      	addeq	r3, #1
      filler = '0';
 8002b10:	2730      	moveq	r7, #48	; 0x30
    left_align = FALSE;
    if (*fmt == '-') {
      fmt++;
      left_align = TRUE;
    }
    filler = ' ';
 8002b12:	2720      	movne	r7, #32
 8002b14:	1c59      	adds	r1, r3, #1
 8002b16:	e006      	b.n	8002b26 <chvprintf+0x86>
    while (TRUE) {
      c = *fmt++;
      if (c >= '0' && c <= '9')
        c -= '0';
      else if (c == '*')
        c = va_arg(ap, int);
 8002b18:	782b      	ldrb	r3, [r5, #0]
 8002b1a:	3504      	adds	r5, #4
 8002b1c:	f89b 2000 	ldrb.w	r2, [fp]
      else
        break;
      width = width * 10 + c;
 8002b20:	eb03 0640 	add.w	r6, r3, r0, lsl #1
 8002b24:	3101      	adds	r1, #1
      filler = '0';
    }
    width = 0;
    while (TRUE) {
      c = *fmt++;
      if (c >= '0' && c <= '9')
 8002b26:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	2b09      	cmp	r3, #9
      fmt++;
      filler = '0';
    }
    width = 0;
    while (TRUE) {
      c = *fmt++;
 8002b2e:	468b      	mov	fp, r1
        c -= '0';
      else if (c == '*')
        c = va_arg(ap, int);
      else
        break;
      width = width * 10 + c;
 8002b30:	eb06 0086 	add.w	r0, r6, r6, lsl #2
      filler = '0';
    }
    width = 0;
    while (TRUE) {
      c = *fmt++;
      if (c >= '0' && c <= '9')
 8002b34:	d9f2      	bls.n	8002b1c <chvprintf+0x7c>
        c -= '0';
      else if (c == '*')
 8002b36:	2a2a      	cmp	r2, #42	; 0x2a
 8002b38:	d0ee      	beq.n	8002b18 <chvprintf+0x78>
      else
        break;
      width = width * 10 + c;
    }
    precision = 0;
    if (c == '.') {
 8002b3a:	2a2e      	cmp	r2, #46	; 0x2e
 8002b3c:	f04f 0100 	mov.w	r1, #0
 8002b40:	d043      	beq.n	8002bca <chvprintf+0x12a>
        precision *= 10;
        precision += c;
      }
    }
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 8002b42:	f002 03df 	and.w	r3, r2, #223	; 0xdf
 8002b46:	2b4c      	cmp	r3, #76	; 0x4c
 8002b48:	d04e      	beq.n	8002be8 <chvprintf+0x148>
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 8002b4a:	f1a2 0044 	sub.w	r0, r2, #68	; 0x44
 8002b4e:	2834      	cmp	r0, #52	; 0x34
 8002b50:	f200 80f6 	bhi.w	8002d40 <chvprintf+0x2a0>
 8002b54:	e8df f010 	tbh	[pc, r0, lsl #1]
 8002b58:	00f400ea 	.word	0x00f400ea
 8002b5c:	00f400f4 	.word	0x00f400f4
 8002b60:	00ea00f4 	.word	0x00ea00f4
 8002b64:	00f400f4 	.word	0x00f400f4
 8002b68:	00f400f4 	.word	0x00f400f4
 8002b6c:	00e800f4 	.word	0x00e800f4
 8002b70:	00f400f4 	.word	0x00f400f4
 8002b74:	00f400f4 	.word	0x00f400f4
 8002b78:	00dd00f4 	.word	0x00dd00f4
 8002b7c:	00f400f4 	.word	0x00f400f4
 8002b80:	00f400f1 	.word	0x00f400f1
 8002b84:	00f400f4 	.word	0x00f400f4
 8002b88:	00f400f4 	.word	0x00f400f4
 8002b8c:	00f400f4 	.word	0x00f400f4
 8002b90:	00f400f4 	.word	0x00f400f4
 8002b94:	00a100f4 	.word	0x00a100f4
 8002b98:	00f400ea 	.word	0x00f400ea
 8002b9c:	00f400f4 	.word	0x00f400f4
 8002ba0:	00ea00f4 	.word	0x00ea00f4
 8002ba4:	00f400f4 	.word	0x00f400f4
 8002ba8:	00f400f4 	.word	0x00f400f4
 8002bac:	00e800f4 	.word	0x00e800f4
 8002bb0:	00f400f4 	.word	0x00f400f4
 8002bb4:	007100f4 	.word	0x007100f4
 8002bb8:	00dd00f4 	.word	0x00dd00f4
 8002bbc:	00f400f4 	.word	0x00f400f4
 8002bc0:	00f1      	.short	0x00f1
      while (TRUE) {
        c = *fmt++;
        if (c >= '0' && c <= '9')
          c -= '0';
        else if (c == '*')
          c = va_arg(ap, int);
 8002bc2:	782b      	ldrb	r3, [r5, #0]
 8002bc4:	3504      	adds	r5, #4
        else
          break;
        precision *= 10;
        precision += c;
 8002bc6:	eb03 0140 	add.w	r1, r3, r0, lsl #1
      width = width * 10 + c;
    }
    precision = 0;
    if (c == '.') {
      while (TRUE) {
        c = *fmt++;
 8002bca:	f81b 2b01 	ldrb.w	r2, [fp], #1
          c -= '0';
        else if (c == '*')
          c = va_arg(ap, int);
        else
          break;
        precision *= 10;
 8002bce:	eb01 0081 	add.w	r0, r1, r1, lsl #2
    }
    precision = 0;
    if (c == '.') {
      while (TRUE) {
        c = *fmt++;
        if (c >= '0' && c <= '9')
 8002bd2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b09      	cmp	r3, #9
 8002bda:	d9f4      	bls.n	8002bc6 <chvprintf+0x126>
          c -= '0';
        else if (c == '*')
 8002bdc:	2a2a      	cmp	r2, #42	; 0x2a
 8002bde:	d0f0      	beq.n	8002bc2 <chvprintf+0x122>
        precision *= 10;
        precision += c;
      }
    }
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 8002be0:	f002 03df 	and.w	r3, r2, #223	; 0xdf
 8002be4:	2b4c      	cmp	r3, #76	; 0x4c
 8002be6:	d1b0      	bne.n	8002b4a <chvprintf+0xaa>
      is_long = TRUE;
      if (*fmt)
 8002be8:	f89b 3000 	ldrb.w	r3, [fp]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 80a7 	beq.w	8002d40 <chvprintf+0x2a0>
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 8002bf2:	f1a3 0244 	sub.w	r2, r3, #68	; 0x44
    }
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
      is_long = TRUE;
      if (*fmt)
        c = *fmt++;
 8002bf6:	f10b 0b01 	add.w	fp, fp, #1
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 8002bfa:	2a34      	cmp	r2, #52	; 0x34
 8002bfc:	f200 809f 	bhi.w	8002d3e <chvprintf+0x29e>
 8002c00:	e8df f002 	tbb	[pc, r2]
 8002c04:	9d9d9d94 	.word	0x9d9d9d94
 8002c08:	9d9d949d 	.word	0x9d9d949d
 8002c0c:	929d9d9d 	.word	0x929d9d9d
 8002c10:	9d9d9d9d 	.word	0x9d9d9d9d
 8002c14:	9d9d879d 	.word	0x9d9d879d
 8002c18:	9d9d9d9b 	.word	0x9d9d9d9b
 8002c1c:	9d9d9d9d 	.word	0x9d9d9d9d
 8002c20:	4b9d9d9d 	.word	0x4b9d9d9d
 8002c24:	9d9d9d94 	.word	0x9d9d9d94
 8002c28:	9d9d949d 	.word	0x9d9d949d
 8002c2c:	929d9d9d 	.word	0x929d9d9d
 8002c30:	1b9d9d9d 	.word	0x1b9d9d9d
 8002c34:	9d9d879d 	.word	0x9d9d879d
 8002c38:	9b          	.byte	0x9b
 8002c39:	00          	.byte	0x00
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
    case 's':
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
 8002c3a:	682c      	ldr	r4, [r5, #0]
        s = "(null)";
 8002c3c:	4b59      	ldr	r3, [pc, #356]	; (8002da4 <chvprintf+0x304>)
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
    case 's':
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
 8002c3e:	3504      	adds	r5, #4
        s = "(null)";
 8002c40:	2c00      	cmp	r4, #0
 8002c42:	bf08      	it	eq
 8002c44:	461c      	moveq	r4, r3
      if (precision == 0)
        precision = 32767;
      for (p = s; *p && (--precision >= 0); p++)
 8002c46:	7823      	ldrb	r3, [r4, #0]
      break;
    case 's':
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
        s = "(null)";
      if (precision == 0)
 8002c48:	2900      	cmp	r1, #0
 8002c4a:	f000 8093 	beq.w	8002d74 <chvprintf+0x2d4>
        precision = 32767;
      for (p = s; *p && (--precision >= 0); p++)
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f000 8095 	beq.w	8002d7e <chvprintf+0x2de>
 8002c54:	3901      	subs	r1, #1
 8002c56:	4620      	mov	r0, r4
 8002c58:	e001      	b.n	8002c5e <chvprintf+0x1be>
 8002c5a:	3901      	subs	r1, #1
 8002c5c:	d403      	bmi.n	8002c66 <chvprintf+0x1c6>
 8002c5e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f9      	bne.n	8002c5a <chvprintf+0x1ba>
 8002c66:	1b00      	subs	r0, r0, r4
    default:
      *p++ = c;
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
 8002c68:	1a36      	subs	r6, r6, r0
 8002c6a:	1e43      	subs	r3, r0, #1
    case 'c':
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
    case 's':
      filler = ' ';
 8002c6c:	2720      	movs	r7, #32
 8002c6e:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 8002c72:	f1ba 0f00 	cmp.w	sl, #0
 8002c76:	d01f      	beq.n	8002cb8 <chvprintf+0x218>
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	da34      	bge.n	8002ce8 <chvprintf+0x248>
      chSequentialStreamPut(chp, (uint8_t)*s++);
      n++;
    }

    while (width) {
 8002c7e:	2e00      	cmp	r6, #0
 8002c80:	f43f af1c 	beq.w	8002abc <chvprintf+0x1c>
 8002c84:	4634      	mov	r4, r6
      chSequentialStreamPut(chp, (uint8_t)filler);
 8002c86:	f8d9 3000 	ldr.w	r3, [r9]
 8002c8a:	4648      	mov	r0, r9
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	4639      	mov	r1, r7
 8002c90:	4798      	blx	r3
    while (--i >= 0) {
      chSequentialStreamPut(chp, (uint8_t)*s++);
      n++;
    }

    while (width) {
 8002c92:	3c01      	subs	r4, #1
 8002c94:	d1f7      	bne.n	8002c86 <chvprintf+0x1e6>
 8002c96:	44b0      	add	r8, r6
 8002c98:	e710      	b.n	8002abc <chvprintf+0x1c>
 8002c9a:	9a01      	ldr	r2, [sp, #4]

    /* Command decoding.*/
    switch (c) {
    case 'c':
      filler = ' ';
      *p++ = va_arg(ap, int);
 8002c9c:	682b      	ldr	r3, [r5, #0]
 8002c9e:	4610      	mov	r0, r2
 8002ca0:	f88d 300c 	strb.w	r3, [sp, #12]
 8002ca4:	3504      	adds	r5, #4
 8002ca6:	1e53      	subs	r3, r2, #1
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
    case 'c':
      filler = ' ';
 8002ca8:	2720      	movs	r7, #32
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
 8002caa:	ac03      	add	r4, sp, #12
    default:
      *p++ = c;
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
 8002cac:	1a36      	subs	r6, r6, r0
 8002cae:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
      width = 0;
    if (left_align == FALSE)
 8002cb2:	f1ba 0f00 	cmp.w	sl, #0
 8002cb6:	d1df      	bne.n	8002c78 <chvprintf+0x1d8>
 8002cb8:	9300      	str	r3, [sp, #0]
      width = -width;
 8002cba:	f1c6 0a00 	rsb	sl, r6, #0
    if (width < 0) {
 8002cbe:	f1ba 0f00 	cmp.w	sl, #0
 8002cc2:	d044      	beq.n	8002d4e <chvprintf+0x2ae>
      if (*s == '-' && filler == '0') {
 8002cc4:	7821      	ldrb	r1, [r4, #0]
 8002cc6:	292d      	cmp	r1, #45	; 0x2d
 8002cc8:	d046      	beq.n	8002d58 <chvprintf+0x2b8>
        chSequentialStreamPut(chp, (uint8_t)*s++);
        n++;
 8002cca:	4656      	mov	r6, sl
        i--;
      }
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
 8002ccc:	f8d9 3000 	ldr.w	r3, [r9]
 8002cd0:	4648      	mov	r0, r9
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	4639      	mov	r1, r7
 8002cd6:	4798      	blx	r3
        n++;
      } while (++width != 0);
 8002cd8:	3601      	adds	r6, #1
 8002cda:	d1f7      	bne.n	8002ccc <chvprintf+0x22c>
    }
    while (--i >= 0) {
 8002cdc:	9b00      	ldr	r3, [sp, #0]
 8002cde:	ebca 0808 	rsb	r8, sl, r8
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f6ff aeea 	blt.w	8002abc <chvprintf+0x1c>
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 8002ce8:	f8dd a000 	ldr.w	sl, [sp]
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
      chSequentialStreamPut(chp, (uint8_t)*s++);
 8002cec:	f8d9 3000 	ldr.w	r3, [r9]
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 8002cf0:	f10a 3aff 	add.w	sl, sl, #4294967295
      chSequentialStreamPut(chp, (uint8_t)*s++);
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	4648      	mov	r0, r9
 8002cf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cfc:	4798      	blx	r3
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 8002cfe:	f1ba 3fff 	cmp.w	sl, #4294967295
 8002d02:	d1f3      	bne.n	8002cec <chvprintf+0x24c>
 8002d04:	9b00      	ldr	r3, [sp, #0]
 8002d06:	f108 0801 	add.w	r8, r8, #1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	bfa8      	it	ge
 8002d0e:	4498      	addge	r8, r3
 8002d10:	e7b5      	b.n	8002c7e <chvprintf+0x1de>
 8002d12:	220a      	movs	r2, #10
      c = 8;
unsigned_common:
      if (is_long)
        l = va_arg(ap, unsigned long);
      else
        l = va_arg(ap, unsigned int);
 8002d14:	6829      	ldr	r1, [r5, #0]
  return p;
}

static char *ch_ltoa(char *p, long num, unsigned radix) {

  return long_to_string_with_divisor(p, num, radix, 0);
 8002d16:	a803      	add	r0, sp, #12
      c = 8;
unsigned_common:
      if (is_long)
        l = va_arg(ap, unsigned long);
      else
        l = va_arg(ap, unsigned int);
 8002d18:	3504      	adds	r5, #4
  return p;
}

static char *ch_ltoa(char *p, long num, unsigned radix) {

  return long_to_string_with_divisor(p, num, radix, 0);
 8002d1a:	f000 ff79 	bl	8003c10 <long_to_string_with_divisor.constprop.15>
 8002d1e:	ab03      	add	r3, sp, #12
 8002d20:	1ac0      	subs	r0, r0, r3
 8002d22:	1e43      	subs	r3, r0, #1
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
 8002d24:	ac03      	add	r4, sp, #12
 8002d26:	e7c1      	b.n	8002cac <chvprintf+0x20c>
 8002d28:	2208      	movs	r2, #8
 8002d2a:	e7f3      	b.n	8002d14 <chvprintf+0x274>
    case 'I':
    case 'i':
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
 8002d2c:	6829      	ldr	r1, [r5, #0]
 8002d2e:	3504      	adds	r5, #4
      if (l < 0) {
 8002d30:	2900      	cmp	r1, #0
 8002d32:	db2e      	blt.n	8002d92 <chvprintf+0x2f2>
    if (c != '%') {
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
 8002d34:	a803      	add	r0, sp, #12
  return p;
}

static char *ch_ltoa(char *p, long num, unsigned radix) {

  return long_to_string_with_divisor(p, num, radix, 0);
 8002d36:	220a      	movs	r2, #10
 8002d38:	e7ef      	b.n	8002d1a <chvprintf+0x27a>
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 8002d3a:	2210      	movs	r2, #16
 8002d3c:	e7ea      	b.n	8002d14 <chvprintf+0x274>
 8002d3e:	461a      	mov	r2, r3
 8002d40:	9b01      	ldr	r3, [sp, #4]
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
 8002d42:	ac03      	add	r4, sp, #12
 8002d44:	4618      	mov	r0, r3
      else
        l = va_arg(ap, unsigned int);
      p = ch_ltoa(p, l, c);
      break;
    default:
      *p++ = c;
 8002d46:	f88d 200c 	strb.w	r2, [sp, #12]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	e7ae      	b.n	8002cac <chvprintf+0x20c>
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 8002d4e:	9b00      	ldr	r3, [sp, #0]
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
      width = -width;
    if (width < 0) {
 8002d50:	4656      	mov	r6, sl
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	dac8      	bge.n	8002ce8 <chvprintf+0x248>
 8002d56:	e6b1      	b.n	8002abc <chvprintf+0x1c>
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
      width = -width;
    if (width < 0) {
      if (*s == '-' && filler == '0') {
 8002d58:	2f30      	cmp	r7, #48	; 0x30
 8002d5a:	d1b6      	bne.n	8002cca <chvprintf+0x22a>
        chSequentialStreamPut(chp, (uint8_t)*s++);
 8002d5c:	f8d9 3000 	ldr.w	r3, [r9]
 8002d60:	4648      	mov	r0, r9
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	4798      	blx	r3
 8002d66:	9b00      	ldr	r3, [sp, #0]
 8002d68:	3401      	adds	r4, #1
 8002d6a:	3b01      	subs	r3, #1
        n++;
 8002d6c:	f108 0801 	add.w	r8, r8, #1
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	e7aa      	b.n	8002cca <chvprintf+0x22a>
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
        s = "(null)";
      if (precision == 0)
        precision = 32767;
      for (p = s; *p && (--precision >= 0); p++)
 8002d74:	f647 71fe 	movw	r1, #32766	; 0x7ffe
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f47f af6c 	bne.w	8002c56 <chvprintf+0x1b6>
 8002d7e:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 8002d82:	f1ba 0f00 	cmp.w	sl, #0
 8002d86:	d10b      	bne.n	8002da0 <chvprintf+0x300>
 8002d88:	f04f 33ff 	mov.w	r3, #4294967295
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	2720      	movs	r7, #32
 8002d90:	e793      	b.n	8002cba <chvprintf+0x21a>
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
      if (l < 0) {
        *p++ = '-';
 8002d92:	232d      	movs	r3, #45	; 0x2d
        l = -l;
 8002d94:	4249      	negs	r1, r1
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
      if (l < 0) {
        *p++ = '-';
 8002d96:	f88d 300c 	strb.w	r3, [sp, #12]
 8002d9a:	f10d 000d 	add.w	r0, sp, #13
 8002d9e:	e7ca      	b.n	8002d36 <chvprintf+0x296>
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 8002da0:	2720      	movs	r7, #32
 8002da2:	e76c      	b.n	8002c7e <chvprintf+0x1de>
 8002da4:	08004128 	.word	0x08004128
	...

08002db0 <get_descriptor>:
                                           uint8_t dindex,
                                           uint16_t lang) {

  (void)usbp;
  (void)lang;
  switch (dtype) {
 8002db0:	2902      	cmp	r1, #2
 8002db2:	d006      	beq.n	8002dc2 <get_descriptor+0x12>
 8002db4:	2903      	cmp	r1, #3
 8002db6:	d006      	beq.n	8002dc6 <get_descriptor+0x16>
 8002db8:	2901      	cmp	r1, #1
    return &vcom_configuration_descriptor;
  case USB_DESCRIPTOR_STRING:
    if (dindex < 4)
      return &vcom_strings[dindex];
  }
  return NULL;
 8002dba:	4806      	ldr	r0, [pc, #24]	; (8002dd4 <get_descriptor+0x24>)
 8002dbc:	bf18      	it	ne
 8002dbe:	2000      	movne	r0, #0
 8002dc0:	4770      	bx	lr
  (void)lang;
  switch (dtype) {
  case USB_DESCRIPTOR_DEVICE:
    return &vcom_device_descriptor;
  case USB_DESCRIPTOR_CONFIGURATION:
    return &vcom_configuration_descriptor;
 8002dc2:	4805      	ldr	r0, [pc, #20]	; (8002dd8 <get_descriptor+0x28>)
 8002dc4:	4770      	bx	lr
  case USB_DESCRIPTOR_STRING:
    if (dindex < 4)
 8002dc6:	2a03      	cmp	r2, #3
      return &vcom_strings[dindex];
 8002dc8:	bf9a      	itte	ls
 8002dca:	4b04      	ldrls	r3, [pc, #16]	; (8002ddc <get_descriptor+0x2c>)
 8002dcc:	eb03 00c2 	addls.w	r0, r3, r2, lsl #3
  }
  return NULL;
 8002dd0:	2000      	movhi	r0, #0
}
 8002dd2:	4770      	bx	lr
 8002dd4:	08004740 	.word	0x08004740
 8002dd8:	080046a0 	.word	0x080046a0
 8002ddc:	080041c0 	.word	0x080041c0

08002de0 <Thread1>:
static __attribute__((noreturn)) THD_FUNCTION(Thread1, arg) {
  (void)arg;
  chRegSetThreadName("blinker");
  while (true) {
    systime_t time = serusbcfg.usbp->state == USB_ACTIVE ? 250 : 1000;
    palClearPad(GPIOC, 13);
 8002de0:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8002de4:	46b0      	mov	r8, r6
 8002de6:	4b0c      	ldr	r3, [pc, #48]	; (8002e18 <Thread1+0x38>)
 8002de8:	4a0c      	ldr	r2, [pc, #48]	; (8002e1c <Thread1+0x3c>)
 8002dea:	699b      	ldr	r3, [r3, #24]

/*
 * Blinker thread, times are in milliseconds.
 */
static THD_WORKING_AREA(waThread1, 128);
static __attribute__((noreturn)) THD_FUNCTION(Thread1, arg) {
 8002dec:	b580      	push	{r7, lr}
  (void)arg;
  chRegSetThreadName("blinker");
  while (true) {
    systime_t time = serusbcfg.usbp->state == USB_ACTIVE ? 250 : 1000;
    palClearPad(GPIOC, 13);
 8002dee:	4d0c      	ldr	r5, [pc, #48]	; (8002e20 <Thread1+0x40>)
 8002df0:	4f0c      	ldr	r7, [pc, #48]	; (8002e24 <Thread1+0x44>)
 8002df2:	619a      	str	r2, [r3, #24]
static THD_WORKING_AREA(waThread1, 128);
static __attribute__((noreturn)) THD_FUNCTION(Thread1, arg) {
  (void)arg;
  chRegSetThreadName("blinker");
  while (true) {
    systime_t time = serusbcfg.usbp->state == USB_ACTIVE ? 250 : 1000;
 8002df4:	783b      	ldrb	r3, [r7, #0]
    palClearPad(GPIOC, 13);
 8002df6:	f8c5 8014 	str.w	r8, [r5, #20]
static THD_WORKING_AREA(waThread1, 128);
static __attribute__((noreturn)) THD_FUNCTION(Thread1, arg) {
  (void)arg;
  chRegSetThreadName("blinker");
  while (true) {
    systime_t time = serusbcfg.usbp->state == USB_ACTIVE ? 250 : 1000;
 8002dfa:	2b04      	cmp	r3, #4
 8002dfc:	bf0c      	ite	eq
 8002dfe:	f44f 74fa 	moveq.w	r4, #500	; 0x1f4
 8002e02:	f44f 64fa 	movne.w	r4, #2000	; 0x7d0
    palClearPad(GPIOC, 13);
    chThdSleepMilliseconds(time);
 8002e06:	4620      	mov	r0, r4
 8002e08:	f7fe f8e2 	bl	8000fd0 <chThdSleep>
    palSetPad(GPIOC, 13);
    chThdSleepMilliseconds(time);
 8002e0c:	4620      	mov	r0, r4
  chRegSetThreadName("blinker");
  while (true) {
    systime_t time = serusbcfg.usbp->state == USB_ACTIVE ? 250 : 1000;
    palClearPad(GPIOC, 13);
    chThdSleepMilliseconds(time);
    palSetPad(GPIOC, 13);
 8002e0e:	612e      	str	r6, [r5, #16]
    chThdSleepMilliseconds(time);
 8002e10:	f7fe f8de 	bl	8000fd0 <chThdSleep>
 8002e14:	e7ee      	b.n	8002df4 <Thread1+0x14>
 8002e16:	bf00      	nop
 8002e18:	200018e0 	.word	0x200018e0
 8002e1c:	080044c0 	.word	0x080044c0
 8002e20:	40011000 	.word	0x40011000
 8002e24:	20001418 	.word	0x20001418
	...

08002e30 <chprintf>:
 * @param[in] chp       pointer to a @p BaseSequentialStream implementing object
 * @param[in] fmt       formatting string
 *
 * @api
 */
static inline int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 8002e30:	b40e      	push	{r1, r2, r3}
 8002e32:	b500      	push	{lr}
 8002e34:	b082      	sub	sp, #8
 8002e36:	ab03      	add	r3, sp, #12
 8002e38:	f853 1b04 	ldr.w	r1, [r3], #4
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
  formatted_bytes = chvprintf(chp, fmt, ap);
 8002e3c:	461a      	mov	r2, r3
 */
static inline int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 8002e3e:	9301      	str	r3, [sp, #4]
  formatted_bytes = chvprintf(chp, fmt, ap);
 8002e40:	f7ff fe2e 	bl	8002aa0 <chvprintf>
  va_end(ap);

  return formatted_bytes;
}
 8002e44:	b002      	add	sp, #8
 8002e46:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e4a:	b003      	add	sp, #12
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop

08002e50 <statusThreads>:
static void statusThreads(BaseSequentialStream *chp, int argc, char *argv[]) {
  static const char *states[] = {CH_STATE_NAMES};
  thread_t *tp;

  (void)argv;
  if (argc > 0) {
 8002e50:	2900      	cmp	r1, #0
 8002e52:	dd02      	ble.n	8002e5a <statusThreads+0xa>
    chprintf(chp, "Usage: threads\r\n");
 8002e54:	491e      	ldr	r1, [pc, #120]	; (8002ed0 <statusThreads+0x80>)
 8002e56:	f7ff bfeb 	b.w	8002e30 <chprintf>
    chprintf(chp, "Usage: enc\r\n");
    return;
  }
  chprintf((BaseSequentialStream *)&SDU1, "Error: %x\r\n",init_errors);
}
static void statusThreads(BaseSequentialStream *chp, int argc, char *argv[]) {
 8002e5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  (void)argv;
  if (argc > 0) {
    chprintf(chp, "Usage: threads\r\n");
    return;
  }
  chprintf(chp, "    addr    stack prio refs     state\r\n");
 8002e5e:	491d      	ldr	r1, [pc, #116]	; (8002ed4 <statusThreads+0x84>)
    chprintf(chp, "Usage: enc\r\n");
    return;
  }
  chprintf((BaseSequentialStream *)&SDU1, "Error: %x\r\n",init_errors);
}
static void statusThreads(BaseSequentialStream *chp, int argc, char *argv[]) {
 8002e60:	b084      	sub	sp, #16
 8002e62:	4606      	mov	r6, r0
 8002e64:	f04f 0820 	mov.w	r8, #32
  (void)argv;
  if (argc > 0) {
    chprintf(chp, "Usage: threads\r\n");
    return;
  }
  chprintf(chp, "    addr    stack prio refs     state\r\n");
 8002e68:	f7ff ffe2 	bl	8002e30 <chprintf>
 8002e6c:	f388 8811 	msr	BASEPRI, r8
 */
thread_t *chRegFirstThread(void) {
  thread_t *tp;

  chSysLock();
  tp = ch.rlist.r_newer;
 8002e70:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8002edc <statusThreads+0x8c>
 8002e74:	2700      	movs	r7, #0
 8002e76:	f8d9 4010 	ldr.w	r4, [r9, #16]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs++;
 8002e7a:	7fa3      	ldrb	r3, [r4, #30]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	77a3      	strb	r3, [r4, #30]
 8002e80:	f387 8811 	msr	BASEPRI, r7
 8002e84:	f8df a058 	ldr.w	sl, [pc, #88]	; 8002ee0 <statusThreads+0x90>
 8002e88:	e000      	b.n	8002e8c <statusThreads+0x3c>
    chprintf(chp, "%08lx %08lx %4lu %4lu %9s\r\n",
             (uint32_t)tp, (uint32_t)tp->p_ctx.r13,
             (uint32_t)tp->p_prio, (uint32_t)(tp->p_refs - 1),
             states[tp->p_state]);
    tp = chRegNextThread(tp);
  } while (tp != NULL);
 8002e8a:	462c      	mov	r4, r5
    return;
  }
  chprintf(chp, "    addr    stack prio refs     state\r\n");
  tp = chRegFirstThread();
  do {
    chprintf(chp, "%08lx %08lx %4lu %4lu %9s\r\n",
 8002e8c:	68a2      	ldr	r2, [r4, #8]
 8002e8e:	68e3      	ldr	r3, [r4, #12]
 8002e90:	9200      	str	r2, [sp, #0]
             (uint32_t)tp, (uint32_t)tp->p_ctx.r13,
             (uint32_t)tp->p_prio, (uint32_t)(tp->p_refs - 1),
 8002e92:	7fa2      	ldrb	r2, [r4, #30]
    return;
  }
  chprintf(chp, "    addr    stack prio refs     state\r\n");
  tp = chRegFirstThread();
  do {
    chprintf(chp, "%08lx %08lx %4lu %4lu %9s\r\n",
 8002e94:	4630      	mov	r0, r6
             (uint32_t)tp, (uint32_t)tp->p_ctx.r13,
             (uint32_t)tp->p_prio, (uint32_t)(tp->p_refs - 1),
 8002e96:	3a01      	subs	r2, #1
    return;
  }
  chprintf(chp, "    addr    stack prio refs     state\r\n");
  tp = chRegFirstThread();
  do {
    chprintf(chp, "%08lx %08lx %4lu %4lu %9s\r\n",
 8002e98:	9201      	str	r2, [sp, #4]
 8002e9a:	7f22      	ldrb	r2, [r4, #28]
 8002e9c:	490e      	ldr	r1, [pc, #56]	; (8002ed8 <statusThreads+0x88>)
 8002e9e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8002ea2:	9202      	str	r2, [sp, #8]
 8002ea4:	4622      	mov	r2, r4
 8002ea6:	f7ff ffc3 	bl	8002e30 <chprintf>
 8002eaa:	f388 8811 	msr	BASEPRI, r8
 */
thread_t *chRegNextThread(thread_t *tp) {
  thread_t *ntp;

  chSysLock();
  ntp = tp->p_newer;
 8002eae:	6925      	ldr	r5, [r4, #16]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  if (ntp == (thread_t *)&ch.rlist) {
 8002eb0:	454d      	cmp	r5, r9
    ntp = NULL;
  }
#if CH_CFG_USE_DYNAMIC == TRUE
  else {
    chDbgAssert(ntp->p_refs < (trefs_t)255, "too many references");
    ntp->p_refs++;
 8002eb2:	bf17      	itett	ne
 8002eb4:	7fab      	ldrbne	r3, [r5, #30]
  chSysLock();
  ntp = tp->p_newer;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  if (ntp == (thread_t *)&ch.rlist) {
  /*lint -restore*/
    ntp = NULL;
 8002eb6:	2500      	moveq	r5, #0
  }
#if CH_CFG_USE_DYNAMIC == TRUE
  else {
    chDbgAssert(ntp->p_refs < (trefs_t)255, "too many references");
    ntp->p_refs++;
 8002eb8:	3301      	addne	r3, #1
 8002eba:	77ab      	strbne	r3, [r5, #30]
 8002ebc:	f387 8811 	msr	BASEPRI, r7
  }
#endif
  chSysUnlock();
#if CH_CFG_USE_DYNAMIC == TRUE
  chThdRelease(tp);
 8002ec0:	4620      	mov	r0, r4
 8002ec2:	f7fe fa25 	bl	8001310 <chThdRelease>
             (uint32_t)tp, (uint32_t)tp->p_ctx.r13,
             (uint32_t)tp->p_prio, (uint32_t)(tp->p_refs - 1),
             states[tp->p_state]);
    tp = chRegNextThread(tp);
  } while (tp != NULL);
 8002ec6:	2d00      	cmp	r5, #0
 8002ec8:	d1df      	bne.n	8002e8a <statusThreads+0x3a>
}
 8002eca:	b004      	add	sp, #16
 8002ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ed0:	080044c8 	.word	0x080044c8
 8002ed4:	080044dc 	.word	0x080044dc
 8002ed8:	08004504 	.word	0x08004504
 8002edc:	200018e0 	.word	0x200018e0
 8002ee0:	080046f0 	.word	0x080046f0
	...

08002ef0 <statusApp>:
  }
}

static void statusApp(BaseSequentialStream *chp, int argc, char *argv[]) {
  (void)argv;
  if (argc > 0) {
 8002ef0:	2900      	cmp	r1, #0
 8002ef2:	dd02      	ble.n	8002efa <statusApp+0xa>
    chprintf(chp, "Usage: enc\r\n");
 8002ef4:	4904      	ldr	r1, [pc, #16]	; (8002f08 <statusApp+0x18>)
 8002ef6:	f7ff bf9b 	b.w	8002e30 <chprintf>
    return;
  }
  chprintf((BaseSequentialStream *)&SDU1, "Error: %x\r\n",init_errors);
 8002efa:	4b04      	ldr	r3, [pc, #16]	; (8002f0c <statusApp+0x1c>)
 8002efc:	4804      	ldr	r0, [pc, #16]	; (8002f10 <statusApp+0x20>)
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	4904      	ldr	r1, [pc, #16]	; (8002f14 <statusApp+0x24>)
 8002f02:	f7ff bf95 	b.w	8002e30 <chprintf>
 8002f06:	bf00      	nop
 8002f08:	08004520 	.word	0x08004520
 8002f0c:	200014b0 	.word	0x200014b0
 8002f10:	200014b8 	.word	0x200014b8
 8002f14:	08004530 	.word	0x08004530
	...

08002f20 <encoderData>:
 * */


static void encoderData(BaseSequentialStream *chp, int argc, char *argv[]) {
  (void)argv;
  if (argc > 0) {
 8002f20:	2900      	cmp	r1, #0
 8002f22:	dc1a      	bgt.n	8002f5a <encoderData+0x3a>
    tp = chRegNextThread(tp);
  } while (tp != NULL);
 * */


static void encoderData(BaseSequentialStream *chp, int argc, char *argv[]) {
 8002f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f28:	4604      	mov	r4, r0
 8002f2a:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8002f6c <encoderData+0x4c>
 8002f2e:	4f0c      	ldr	r7, [pc, #48]	; (8002f60 <encoderData+0x40>)
 8002f30:	2620      	movs	r6, #32
 8002f32:	2500      	movs	r5, #0
 8002f34:	f386 8811 	msr	BASEPRI, r6
 */
qeicnt_t qeiGetCount(QEIDriver *qeip) {
  qeicnt_t cnt;

  osalSysLock();
  cnt = qeiGetCountI(qeip);
 8002f38:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	f385 8811 	msr	BASEPRI, r5
    chprintf(chp, "Usage: enc\r\n");
    return;
  }
  while(1)
  {
    encv = qeiGetCount(&QEID4);
 8002f42:	b29b      	uxth	r3, r3
    chprintf(chp, "Value : %5d\r",encv);
 8002f44:	461a      	mov	r2, r3
 8002f46:	4620      	mov	r0, r4
 8002f48:	4906      	ldr	r1, [pc, #24]	; (8002f64 <encoderData+0x44>)
    chprintf(chp, "Usage: enc\r\n");
    return;
  }
  while(1)
  {
    encv = qeiGetCount(&QEID4);
 8002f4a:	603b      	str	r3, [r7, #0]
    chprintf(chp, "Value : %5d\r",encv);
 8002f4c:	f7ff ff70 	bl	8002e30 <chprintf>
    chThdSleepMilliseconds(500);
 8002f50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f54:	f7fe f83c 	bl	8000fd0 <chThdSleep>
 8002f58:	e7ec      	b.n	8002f34 <encoderData+0x14>


static void encoderData(BaseSequentialStream *chp, int argc, char *argv[]) {
  (void)argv;
  if (argc > 0) {
    chprintf(chp, "Usage: enc\r\n");
 8002f5a:	4903      	ldr	r1, [pc, #12]	; (8002f68 <encoderData+0x48>)
 8002f5c:	f7ff bf68 	b.w	8002e30 <chprintf>
 8002f60:	200014a0 	.word	0x200014a0
 8002f64:	0800453c 	.word	0x0800453c
 8002f68:	08004520 	.word	0x08004520
 8002f6c:	200018ac 	.word	0x200018ac

08002f70 <cmd_mem>:


static void cmd_mem(BaseSequentialStream *chp, int argc, char *argv[]) {
  (void)argv;
  size_t n, size;
  if (argc > 0) {
 8002f70:	2900      	cmp	r1, #0
 8002f72:	dd02      	ble.n	8002f7a <cmd_mem+0xa>
    chprintf(chp, "Usage: mem\r\n");
 8002f74:	4917      	ldr	r1, [pc, #92]	; (8002fd4 <cmd_mem+0x64>)
 8002f76:	f7ff bf5b 	b.w	8002e30 <chprintf>

#define SHELL_WA_SIZE   THD_WORKING_AREA_SIZE(2048)
#define USB2SER_WA_SIZE    THD_WORKING_AREA_SIZE(512)


static void cmd_mem(BaseSequentialStream *chp, int argc, char *argv[]) {
 8002f7a:	b570      	push	{r4, r5, r6, lr}

  if (heapp == NULL) {
    heapp = &default_heap;
  }

  H_LOCK(heapp);
 8002f7c:	4c16      	ldr	r4, [pc, #88]	; (8002fd8 <cmd_mem+0x68>)
 8002f7e:	4606      	mov	r6, r0
 8002f80:	f104 0010 	add.w	r0, r4, #16
 8002f84:	f7fe f954 	bl	8001230 <chMtxLock>
  sz = 0;
  n = 0;
  qp = &heapp->h_free;
  while (qp->h.u.next != NULL) {
 8002f88:	68a3      	ldr	r3, [r4, #8]
 8002f8a:	b1fb      	cbz	r3, 8002fcc <cmd_mem+0x5c>
 8002f8c:	2400      	movs	r4, #0
 8002f8e:	4625      	mov	r5, r4
    sz += qp->h.u.next->h.size;
 8002f90:	685a      	ldr	r2, [r3, #4]

  H_LOCK(heapp);
  sz = 0;
  n = 0;
  qp = &heapp->h_free;
  while (qp->h.u.next != NULL) {
 8002f92:	681b      	ldr	r3, [r3, #0]
    sz += qp->h.u.next->h.size;
    n++;
 8002f94:	3401      	adds	r4, #1
  H_LOCK(heapp);
  sz = 0;
  n = 0;
  qp = &heapp->h_free;
  while (qp->h.u.next != NULL) {
    sz += qp->h.u.next->h.size;
 8002f96:	4415      	add	r5, r2

  H_LOCK(heapp);
  sz = 0;
  n = 0;
  qp = &heapp->h_free;
  while (qp->h.u.next != NULL) {
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d1f9      	bne.n	8002f90 <cmd_mem+0x20>
    qp = qp->h.u.next;
  }
  if (sizep != NULL) {
    *sizep = sz;
  }
  H_UNLOCK(heapp);
 8002f9c:	480f      	ldr	r0, [pc, #60]	; (8002fdc <cmd_mem+0x6c>)
 8002f9e:	f7fe f90f 	bl	80011c0 <chMtxUnlock>
 * @xclass
 */
size_t chCoreGetStatusX(void) {

  /*lint -save -e9033 [10.8] The cast is safe.*/
  return (size_t)(endmem - nextmem);
 8002fa2:	4a0f      	ldr	r2, [pc, #60]	; (8002fe0 <cmd_mem+0x70>)
 8002fa4:	4b0f      	ldr	r3, [pc, #60]	; (8002fe4 <cmd_mem+0x74>)
 8002fa6:	6812      	ldr	r2, [r2, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
  if (argc > 0) {
    chprintf(chp, "Usage: mem\r\n");
    return;
  }
  n = chHeapStatus(NULL, &size);
  chprintf(chp, "core free memory : %u bytes\r\n", chCoreGetStatusX());
 8002faa:	4630      	mov	r0, r6
 8002fac:	1ad2      	subs	r2, r2, r3
 8002fae:	490e      	ldr	r1, [pc, #56]	; (8002fe8 <cmd_mem+0x78>)
 8002fb0:	f7ff ff3e 	bl	8002e30 <chprintf>
  chprintf(chp, "heap fragments   : %u\r\n", n);
 8002fb4:	4622      	mov	r2, r4
 8002fb6:	4630      	mov	r0, r6
 8002fb8:	490c      	ldr	r1, [pc, #48]	; (8002fec <cmd_mem+0x7c>)
 8002fba:	f7ff ff39 	bl	8002e30 <chprintf>
  chprintf(chp, "heap free total  : %u bytes\r\n", size);
 8002fbe:	4630      	mov	r0, r6
 8002fc0:	462a      	mov	r2, r5
}
 8002fc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return;
  }
  n = chHeapStatus(NULL, &size);
  chprintf(chp, "core free memory : %u bytes\r\n", chCoreGetStatusX());
  chprintf(chp, "heap fragments   : %u\r\n", n);
  chprintf(chp, "heap free total  : %u bytes\r\n", size);
 8002fc6:	490a      	ldr	r1, [pc, #40]	; (8002ff0 <cmd_mem+0x80>)
 8002fc8:	f7ff bf32 	b.w	8002e30 <chprintf>
    heapp = &default_heap;
  }

  H_LOCK(heapp);
  sz = 0;
  n = 0;
 8002fcc:	461c      	mov	r4, r3
  if (heapp == NULL) {
    heapp = &default_heap;
  }

  H_LOCK(heapp);
  sz = 0;
 8002fce:	461d      	mov	r5, r3
 8002fd0:	e7e4      	b.n	8002f9c <cmd_mem+0x2c>
 8002fd2:	bf00      	nop
 8002fd4:	0800454c 	.word	0x0800454c
 8002fd8:	200018b8 	.word	0x200018b8
 8002fdc:	200018c8 	.word	0x200018c8
 8002fe0:	200014b4 	.word	0x200014b4
 8002fe4:	20001754 	.word	0x20001754
 8002fe8:	0800455c 	.word	0x0800455c
 8002fec:	0800457c 	.word	0x0800457c
 8002ff0:	08004594 	.word	0x08004594
	...

08003000 <usb_event>:
 * Handles the USB driver global events.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {
  extern SerialUSBDriver SDU1;

  switch (event) {
 8003000:	2902      	cmp	r1, #2
 8003002:	d149      	bne.n	8003098 <usb_event+0x98>
};

/*
 * Handles the USB driver global events.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {
 8003004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003006:	4606      	mov	r6, r0
 8003008:	460d      	mov	r5, r1
 800300a:	2320      	movs	r3, #32
 800300c:	f383 8811 	msr	BASEPRI, r3
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
  USBDriver *usbp = sdup->config->usbp;
 8003010:	4c22      	ldr	r4, [pc, #136]	; (800309c <usb_event+0x9c>)
    chSysLockFromISR();

    /* Enables the endpoints specified into the configuration.
       Note, this callback is invoked from an ISR so I-Class functions
       must be used.*/
    usbInitEndpointI(usbp, USBD1_DATA_REQUEST_EP, &ep1config);
 8003012:	2101      	movs	r1, #1
 8003014:	4a22      	ldr	r2, [pc, #136]	; (80030a0 <usb_event+0xa0>)
 8003016:	f7fd ff53 	bl	8000ec0 <usbInitEndpointI>
    usbInitEndpointI(usbp, USBD1_INTERRUPT_REQUEST_EP, &ep2config);
 800301a:	4630      	mov	r0, r6
 800301c:	4629      	mov	r1, r5
 800301e:	4a21      	ldr	r2, [pc, #132]	; (80030a4 <usb_event+0xa4>)
 8003020:	f7fd ff4e 	bl	8000ec0 <usbInitEndpointI>
 */
void chIQResetI(input_queue_t *iqp) {

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
 8003024:	69a3      	ldr	r3, [r4, #24]
 8003026:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
  iqp->q_wrptr = iqp->q_buffer;
  iqp->q_counter = 0;
  chThdDequeueAllI(&iqp->q_waiting, Q_RESET);
 800302a:	f104 070c 	add.w	r7, r4, #12

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
  iqp->q_wrptr = iqp->q_buffer;
  iqp->q_counter = 0;
 800302e:	2500      	movs	r5, #0
 8003030:	6816      	ldr	r6, [r2, #0]
  chThdDequeueAllI(&iqp->q_waiting, Q_RESET);
 8003032:	4638      	mov	r0, r7
 */
void chIQResetI(input_queue_t *iqp) {

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
 8003034:	6263      	str	r3, [r4, #36]	; 0x24
  iqp->q_wrptr = iqp->q_buffer;
 8003036:	6223      	str	r3, [r4, #32]
  iqp->q_counter = 0;
  chThdDequeueAllI(&iqp->q_waiting, Q_RESET);
 8003038:	f06f 0101 	mvn.w	r1, #1

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
  iqp->q_wrptr = iqp->q_buffer;
  iqp->q_counter = 0;
 800303c:	6165      	str	r5, [r4, #20]
  chThdDequeueAllI(&iqp->q_waiting, Q_RESET);
 800303e:	f7fe f9d7 	bl	80013f0 <chThdDequeueAllI>
 */
void chOQResetI(output_queue_t *oqp) {

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
 8003042:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 8003044:	6c23      	ldr	r3, [r4, #64]	; 0x40
 */
void chOQResetI(output_queue_t *oqp) {

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
 8003046:	64a2      	str	r2, [r4, #72]	; 0x48
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 8003048:	1a9b      	subs	r3, r3, r2
void chOQResetI(output_queue_t *oqp) {

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
 800304a:	6462      	str	r2, [r4, #68]	; 0x44
  oqp->q_counter = chQSizeX(oqp);
 800304c:	63a3      	str	r3, [r4, #56]	; 0x38
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
 800304e:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8003052:	f06f 0101 	mvn.w	r1, #1
 8003056:	f7fe f9cb 	bl	80013f0 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800305a:	1d20      	adds	r0, r4, #4
 800305c:	2101      	movs	r1, #1
 800305e:	f7fd fff7 	bl	8001050 <chEvtBroadcastFlagsI>
  oqResetI(&sdup->oqueue);
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
 8003062:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
 8003066:	2201      	movs	r2, #1
 8003068:	7959      	ldrb	r1, [r3, #5]
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800306a:	4630      	mov	r0, r6
 800306c:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 8003070:	68db      	ldr	r3, [r3, #12]
  iqResetI(&sdup->iqueue);
  oqResetI(&sdup->oqueue);
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
 8003072:	f8b3 e012 	ldrh.w	lr, [r3, #18]
 *
 * @special
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8003076:	699b      	ldr	r3, [r3, #24]

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
 8003078:	f8c3 e004 	str.w	lr, [r3, #4]
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
 800307c:	701a      	strb	r2, [r3, #0]
  osp->mode.queue.rxqueue = iqp;
 800307e:	60df      	str	r7, [r3, #12]
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 8003080:	609d      	str	r5, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 8003082:	f7fe fdf5 	bl	8001c70 <usb_lld_prepare_receive>
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
  (void) usbStartReceiveI(usbp, sdup->config->bulk_out);
 8003086:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 800308a:	4630      	mov	r0, r6
 800308c:	7959      	ldrb	r1, [r3, #5]
 800308e:	f7fd fc3f 	bl	8000910 <usbStartReceiveI>
 8003092:	f385 8811 	msr	BASEPRI, r5
 8003096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	200014b8 	.word	0x200014b8
 80030a0:	08004750 	.word	0x08004750
 80030a4:	080043e0 	.word	0x080043e0
	...

080030b0 <rx_thread.lto_priv.78>:
		chThdSleepMilliseconds(1);
	}

}

static THD_FUNCTION(rx_thread, arg) {
 80030b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(void)arg;

	int res;
	chRegSetThreadName("Nrf RX");
	rx_running = true;
 80030b4:	4960      	ldr	r1, [pc, #384]	; (8003238 <rx_thread.lto_priv.78+0x188>)
 80030b6:	2301      	movs	r3, #1

	for(;;) {
		if (rx_stop) {
 80030b8:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 8003260 <rx_thread.lto_priv.78+0x1b0>
 80030bc:	4a5f      	ldr	r2, [pc, #380]	; (800323c <rx_thread.lto_priv.78+0x18c>)
static THD_FUNCTION(rx_thread, arg) {
	(void)arg;

	int res;
	chRegSetThreadName("Nrf RX");
	rx_running = true;
 80030be:	700b      	strb	r3, [r1, #0]
 80030c0:	6992      	ldr	r2, [r2, #24]
 80030c2:	495f      	ldr	r1, [pc, #380]	; (8003240 <rx_thread.lto_priv.78+0x190>)

	for(;;) {
		if (rx_stop) {
 80030c4:	f899 3000 	ldrb.w	r3, [r9]
		chThdSleepMilliseconds(1);
	}

}

static THD_FUNCTION(rx_thread, arg) {
 80030c8:	b08b      	sub	sp, #44	; 0x2c
 80030ca:	6191      	str	r1, [r2, #24]
	int res;
	chRegSetThreadName("Nrf RX");
	rx_running = true;

	for(;;) {
		if (rx_stop) {
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f040 8098 	bne.w	8003202 <rx_thread.lto_priv.78+0x152>
 80030d2:	4f5c      	ldr	r7, [pc, #368]	; (8003244 <rx_thread.lto_priv.78+0x194>)
 80030d4:	f8df 8184 	ldr.w	r8, [pc, #388]	; 800325c <rx_thread.lto_priv.78+0x1ac>
 80030d8:	4e5b      	ldr	r6, [pc, #364]	; (8003248 <rx_thread.lto_priv.78+0x198>)
 80030da:	e007      	b.n	80030ec <rx_thread.lto_priv.78+0x3c>
			int buttons;

			// If something was read
			if (res >= 0) {

				nrf_restart_rx_time = NRF_RESTART_TIMEOUT;
 80030dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

			}

			// Stop when there is no more data to read.
			if (res <= 0) {
 80030e0:	2d07      	cmp	r5, #7
			int buttons;

			// If something was read
			if (res >= 0) {

				nrf_restart_rx_time = NRF_RESTART_TIMEOUT;
 80030e2:	603b      	str	r3, [r7, #0]

			}

			// Stop when there is no more data to read.
			if (res <= 0) {
 80030e4:	d078      	beq.n	80031d8 <rx_thread.lto_priv.78+0x128>
				break;
			} else {
				// Sleep a bit to prevent locking the other threads.
				chThdSleepMilliseconds(1);
 80030e6:	2002      	movs	r0, #2
 80030e8:	f7fd ff72 	bl	8000fd0 <chThdSleep>
 * -2: Wrong length read. Something is likely wrong.
 */
int rfhelp_read_rx_data(char *data, int *len, int *pipe) {
	int retval = -1;

	chMtxLock(&rf_mutex);
 80030ec:	4857      	ldr	r0, [pc, #348]	; (800324c <rx_thread.lto_priv.78+0x19c>)
 80030ee:	f7fe f89f 	bl	8001230 <chMtxLock>

	int s = rf_status();
 80030f2:	f7ff fa35 	bl	8002560 <rf_status>
	int pipe_n = NRF_STATUS_GET_RX_P_NO(s);
 80030f6:	f3c0 0042 	ubfx	r0, r0, #1, #3

	if (pipe_n != 7) {
 80030fa:	2807      	cmp	r0, #7
 80030fc:	f000 8087 	beq.w	800320e <rx_thread.lto_priv.78+0x15e>
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8003100:	4853      	ldr	r0, [pc, #332]	; (8003250 <rx_thread.lto_priv.78+0x1a0>)
 8003102:	f7fe f895 	bl	8001230 <chMtxLock>
 8003106:	f04f 0b20 	mov.w	fp, #32
//	spi_sw_begin();
//	spi_tx_data( &cmd, 1);
//	spi_rx_data(&w, 1);
//	spi_sw_end();
    spiAcquireBus(&SPID1);              /* Acquire ownership of the bus.    */
    spiStart(&SPID1, &ls_spicfg);       /* Setup transfer parameters.       */
 800310a:	f000 fc81 	bl	8003a10 <spiStart.constprop.31>
    spiSelect(&SPID1);                  /* Slave Select assertion.          */
 800310e:	f000 fccf 	bl	8003ab0 <spiSelect.constprop.29>
 8003112:	f38b 8811 	msr	BASEPRI, fp
 8003116:	f10d 0006 	add.w	r0, sp, #6
 800311a:	4601      	mov	r1, r0
 800311c:	2503      	movs	r5, #3
 800311e:	7035      	strb	r5, [r6, #0]
 8003120:	f000 fce6 	bl	8003af0 <spi_lld_exchange.constprop.26>
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 8003124:	484b      	ldr	r0, [pc, #300]	; (8003254 <rx_thread.lto_priv.78+0x1a4>)
 8003126:	f7fd ff43 	bl	8000fb0 <chThdSuspendS>
 800312a:	2400      	movs	r4, #0
 800312c:	f384 8811 	msr	BASEPRI, r4
    spiExchange(&SPID1, 1,
                &w, &w);          /* Atomic transfer operations.      */

    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
 8003130:	f000 fcce 	bl	8003ad0 <spiUnselect.constprop.27>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8003134:	4846      	ldr	r0, [pc, #280]	; (8003250 <rx_thread.lto_priv.78+0x1a0>)
 8003136:	f7fe f843 	bl	80011c0 <chMtxUnlock>
    spiReleaseBus(&SPID1);              /* Ownership release.               */
	return w;
 800313a:	f89d a006 	ldrb.w	sl, [sp, #6]
		*len = rf_get_payload_width();
		if (pipe) {
			*pipe = pipe_n;
		}
		if (*len <= 32 && *len >= 0) {
 800313e:	45da      	cmp	sl, fp
 8003140:	d865      	bhi.n	800320e <rx_thread.lto_priv.78+0x15e>

}

// Read recieved payload
void rf_read_rx_payload(char *data, int length) {
	char cmd = NRF_CMD_READ_RX_PAYLOAD;
 8003142:	2261      	movs	r2, #97	; 0x61
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8003144:	4842      	ldr	r0, [pc, #264]	; (8003250 <rx_thread.lto_priv.78+0x1a0>)
 8003146:	f88d 2006 	strb.w	r2, [sp, #6]
 800314a:	f7fe f871 	bl	8001230 <chMtxLock>
//	spi_sw_begin();
//	spi_tx_data( &cmd, 1);
//	spi_rx_data(data,length);
//	spi_sw_end();
    spiAcquireBus(&SPID1);              /* Acquire ownership of the bus.    */
    spiStart(&SPID1, &ls_spicfg);       /* Setup transfer parameters.       */
 800314e:	f000 fc5f 	bl	8003a10 <spiStart.constprop.31>
    spiSelect(&SPID1);                  /* Slave Select assertion.          */
 8003152:	f000 fcad 	bl	8003ab0 <spiSelect.constprop.29>
    spiSend(&SPID1,1,&cmd);
 8003156:	f10d 0106 	add.w	r1, sp, #6
 800315a:	2001      	movs	r0, #1
 800315c:	f000 fce8 	bl	8003b30 <spiSend.constprop.23>
 8003160:	f38b 8811 	msr	BASEPRI, fp
  osalDbgCheck((spip != NULL) && (n > 0U) && (rxbuf != NULL));

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
  osalDbgAssert(spip->config->end_cb == NULL, "has callback");
  spiStartReceiveI(spip, n, rxbuf);
 8003164:	a902      	add	r1, sp, #8
 8003166:	4650      	mov	r0, sl
 8003168:	7035      	strb	r5, [r6, #0]
 800316a:	f000 fd11 	bl	8003b90 <spi_lld_receive.constprop.22>
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 800316e:	4839      	ldr	r0, [pc, #228]	; (8003254 <rx_thread.lto_priv.78+0x1a4>)
 8003170:	f7fd ff1e 	bl	8000fb0 <chThdSuspendS>
 8003174:	f384 8811 	msr	BASEPRI, r4
    spiReceive(&SPID1,length,data);
    spiUnselect(&SPID1);                /* Slave Select de-assertion.       */
 8003178:	f000 fcaa 	bl	8003ad0 <spiUnselect.constprop.27>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 800317c:	4834      	ldr	r0, [pc, #208]	; (8003250 <rx_thread.lto_priv.78+0x1a0>)
 800317e:	f7fe f81f 	bl	80011c0 <chMtxUnlock>
 8003182:	a90a      	add	r1, sp, #40	; 0x28
 8003184:	2240      	movs	r2, #64	; 0x40
 8003186:	f801 2d21 	strb.w	r2, [r1, #-33]!
//	spiSend(&SPID1,len,data);
//#endif
}

void rf_write_reg_byte(int reg, char data) {
	rf_write_reg(reg, &data, 1);
 800318a:	2007      	movs	r0, #7
 800318c:	2201      	movs	r2, #1
 800318e:	f7ff f897 	bl	80022c0 <rf_write_reg>
			rf_read_rx_payload(data, *len);
			rf_clear_rx_irq();
//			rf_flush_rx();

			s = rf_status();
 8003192:	f7ff f9e5 	bl	8002560 <rf_status>
			if (NRF_STATUS_GET_RX_P_NO(s) == 7) {
 8003196:	f3c0 0542 	ubfx	r5, r0, #1, #3
			*len = 0;
			retval = -2;
		}
	}

	chMtxUnlock(&rf_mutex);
 800319a:	482c      	ldr	r0, [pc, #176]	; (800324c <rx_thread.lto_priv.78+0x19c>)
 800319c:	f7fe f810 	bl	80011c0 <chMtxUnlock>
 * -3: Data read, but CRC does not match.
 */
int rfhelp_read_rx_data_crc(char *data, int *len, int *pipe) {
	int res = rfhelp_read_rx_data(data, len, pipe);

	if (res >= 0 && *len > 2) {
 80031a0:	f1ba 0f02 	cmp.w	sl, #2
 80031a4:	dd9a      	ble.n	80030dc <rx_thread.lto_priv.78+0x2c>
 80031a6:	a902      	add	r1, sp, #8
 80031a8:	f1aa 0002 	sub.w	r0, sl, #2
 80031ac:	4b2a      	ldr	r3, [pc, #168]	; (8003258 <rx_thread.lto_priv.78+0x1a8>)
 80031ae:	4408      	add	r0, r1

unsigned short crc16(unsigned char *buf, unsigned int len) {
	unsigned int i;
	unsigned short cksum = 0;
	for (i = 0; i < len; i++) {
		cksum = crc16_tab[(((cksum >> 8) ^ *buf++) & 0xFF)] ^ (cksum << 8);
 80031b0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80031b4:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 80031b8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
		0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0 };

unsigned short crc16(unsigned char *buf, unsigned int len) {
	unsigned int i;
	unsigned short cksum = 0;
	for (i = 0; i < len; i++) {
 80031bc:	4281      	cmp	r1, r0
		cksum = crc16_tab[(((cksum >> 8) ^ *buf++) & 0xFF)] ^ (cksum << 8);
 80031be:	ea82 2404 	eor.w	r4, r2, r4, lsl #8
 80031c2:	b2a4      	uxth	r4, r4
		0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0 };

unsigned short crc16(unsigned char *buf, unsigned int len) {
	unsigned int i;
	unsigned short cksum = 0;
	for (i = 0; i < len; i++) {
 80031c4:	d1f4      	bne.n	80031b0 <rx_thread.lto_priv.78+0x100>
		unsigned short crc = crc16((unsigned char*)data, *len - 2);

		if (crc	!= ((unsigned short) data[*len - 2] << 8 | (unsigned short) data[*len - 1])) {
 80031c6:	ab0a      	add	r3, sp, #40	; 0x28
 80031c8:	4453      	add	r3, sl
 80031ca:	f813 3c21 	ldrb.w	r3, [r3, #-33]
 80031ce:	780a      	ldrb	r2, [r1, #0]
 80031d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80031d4:	429c      	cmp	r4, r3
 80031d6:	d081      	beq.n	80030dc <rx_thread.lto_priv.78+0x2c>
			}
		}

		chThdSleepMilliseconds(5);
 80031d8:	200a      	movs	r0, #10
 80031da:	f7fd fef9 	bl	8000fd0 <chThdSleep>

		// Restart the nrf if nothing has been received for a while
		if (nrf_restart_rx_time > 0 && nrf_restart_tx_time > 0) {
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	4918      	ldr	r1, [pc, #96]	; (8003244 <rx_thread.lto_priv.78+0x194>)
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	dd17      	ble.n	8003216 <rx_thread.lto_priv.78+0x166>
 80031e6:	f8d8 2000 	ldr.w	r2, [r8]
 80031ea:	481c      	ldr	r0, [pc, #112]	; (800325c <rx_thread.lto_priv.78+0x1ac>)
 80031ec:	2a00      	cmp	r2, #0
 80031ee:	dd12      	ble.n	8003216 <rx_thread.lto_priv.78+0x166>
			nrf_restart_rx_time -= 5;
 80031f0:	3b05      	subs	r3, #5
			nrf_restart_tx_time -= 5;
 80031f2:	3a05      	subs	r2, #5

		chThdSleepMilliseconds(5);

		// Restart the nrf if nothing has been received for a while
		if (nrf_restart_rx_time > 0 && nrf_restart_tx_time > 0) {
			nrf_restart_rx_time -= 5;
 80031f4:	600b      	str	r3, [r1, #0]
			nrf_restart_tx_time -= 5;
 80031f6:	6002      	str	r2, [r0, #0]
	int res;
	chRegSetThreadName("Nrf RX");
	rx_running = true;

	for(;;) {
		if (rx_stop) {
 80031f8:	f899 3000 	ldrb.w	r3, [r9]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f43f af75 	beq.w	80030ec <rx_thread.lto_priv.78+0x3c>
			rx_running = false;
 8003202:	4a0d      	ldr	r2, [pc, #52]	; (8003238 <rx_thread.lto_priv.78+0x188>)
 8003204:	2300      	movs	r3, #0
 8003206:	7013      	strb	r3, [r2, #0]
			rfhelp_restart();
			nrf_restart_rx_time = NRF_RESTART_TIMEOUT;
			nrf_restart_tx_time = NRF_RESTART_TIMEOUT;
		}
	}
}
 8003208:	b00b      	add	sp, #44	; 0x2c
 800320a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			*len = 0;
			retval = -2;
		}
	}

	chMtxUnlock(&rf_mutex);
 800320e:	480f      	ldr	r0, [pc, #60]	; (800324c <rx_thread.lto_priv.78+0x19c>)
 8003210:	f7fd ffd6 	bl	80011c0 <chMtxUnlock>
 8003214:	e7e0      	b.n	80031d8 <rx_thread.lto_priv.78+0x128>
	rf_power_down();
	chMtxUnlock(&rf_mutex);
}

void rfhelp_power_up(void) {
	chMtxLock(&rf_mutex);
 8003216:	480d      	ldr	r0, [pc, #52]	; (800324c <rx_thread.lto_priv.78+0x19c>)
 8003218:	f7fe f80a 	bl	8001230 <chMtxLock>
	rf_power_up();
 800321c:	f7ff fac8 	bl	80027b0 <rf_power_up>
	chMtxUnlock(&rf_mutex);
 8003220:	480a      	ldr	r0, [pc, #40]	; (800324c <rx_thread.lto_priv.78+0x19c>)
 8003222:	f7fd ffcd 	bl	80011c0 <chMtxUnlock>
		if (nrf_restart_rx_time > 0 && nrf_restart_tx_time > 0) {
			nrf_restart_rx_time -= 5;
			nrf_restart_tx_time -= 5;
		} else {
			rfhelp_power_up();
			rfhelp_restart();
 8003226:	f7ff fae3 	bl	80027f0 <rfhelp_restart>
			nrf_restart_rx_time = NRF_RESTART_TIMEOUT;
 800322a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800322e:	603b      	str	r3, [r7, #0]
			nrf_restart_tx_time = NRF_RESTART_TIMEOUT;
 8003230:	f8c8 3000 	str.w	r3, [r8]
 8003234:	e7e0      	b.n	80031f8 <rx_thread.lto_priv.78+0x148>
 8003236:	bf00      	nop
 8003238:	200018a4 	.word	0x200018a4
 800323c:	200018e0 	.word	0x200018e0
 8003240:	080045b4 	.word	0x080045b4
 8003244:	200018a0 	.word	0x200018a0
 8003248:	20001a30 	.word	0x20001a30
 800324c:	20001744 	.word	0x20001744
 8003250:	20001a3c 	.word	0x20001a3c
 8003254:	20001a38 	.word	0x20001a38
 8003258:	080041e0 	.word	0x080041e0
 800325c:	2000149c 	.word	0x2000149c
 8003260:	20000821 	.word	0x20000821
	...

08003270 <main>:
 * @notapi
 */
void hal_lld_init(void) {

  /* Reset of all peripherals.*/
  rccResetAPB1(0xFFFFFFFF);
 8003270:	2100      	movs	r1, #0
 * @init
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
 8003272:	460a      	mov	r2, r1
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 8003274:	4608      	mov	r0, r1
    _stm32_dma_streams[i].channel->CCR = 0;
 8003276:	460e      	mov	r6, r1
 8003278:	4bbf      	ldr	r3, [pc, #764]	; (8003578 <main+0x308>)
 800327a:	f04f 34ff 	mov.w	r4, #4294967295
 800327e:	691d      	ldr	r5, [r3, #16]
    chThdSleepMilliseconds(time);
  }
}


int __attribute__((noreturn)) main(void) {
 8003280:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8003284:	611c      	str	r4, [r3, #16]
 8003286:	6119      	str	r1, [r3, #16]
  rccResetAPB2(0xFFFFFFFF);
 8003288:	68dd      	ldr	r5, [r3, #12]
 800328a:	60dc      	str	r4, [r3, #12]
 800328c:	60d9      	str	r1, [r3, #12]

  /* PWR and BD clocks enabled.*/
  rccEnablePWRInterface(FALSE);
 800328e:	69dc      	ldr	r4, [r3, #28]
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 8003290:	4dba      	ldr	r5, [pc, #744]	; (800357c <main+0x30c>)
  /* Reset of all peripherals.*/
  rccResetAPB1(0xFFFFFFFF);
  rccResetAPB2(0xFFFFFFFF);

  /* PWR and BD clocks enabled.*/
  rccEnablePWRInterface(FALSE);
 8003292:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8003296:	61dc      	str	r4, [r3, #28]
  rccEnableBKPInterface(FALSE);
 8003298:	69dc      	ldr	r4, [r3, #28]
 * @init
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
 800329a:	4fb9      	ldr	r7, [pc, #740]	; (8003580 <main+0x310>)
 800329c:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 80032a0:	61dc      	str	r4, [r3, #28]
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 80032a2:	682b      	ldr	r3, [r5, #0]
 80032a4:	f8df e338 	ldr.w	lr, [pc, #824]	; 80035e0 <main+0x370>
 80032a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ac:	4cb5      	ldr	r4, [pc, #724]	; (8003584 <main+0x314>)
 80032ae:	602b      	str	r3, [r5, #0]
 80032b0:	b087      	sub	sp, #28
 80032b2:	6039      	str	r1, [r7, #0]
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].channel->CCR = 0;
 80032b4:	f85e 3002 	ldr.w	r3, [lr, r2]
 80032b8:	2100      	movs	r1, #0
 80032ba:	601e      	str	r6, [r3, #0]
    dma_isr_redir[i].dma_func = NULL;
 80032bc:	f844 6030 	str.w	r6, [r4, r0, lsl #3]
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 80032c0:	3001      	adds	r0, #1
 80032c2:	2807      	cmp	r0, #7
 80032c4:	f102 020c 	add.w	r2, r2, #12
 80032c8:	d1f4      	bne.n	80032b4 <main+0x44>
#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
  SPID1.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI1_TX_DMA_STREAM);
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |
 80032ca:	f241 0b0a 	movw	fp, #4106	; 0x100a
                    STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |
 80032ce:	f241 0918 	movw	r9, #4120	; 0x1018
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 80032d2:	468e      	mov	lr, r1
    _stm32_dma_streams[i].channel->CCR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->IFCR = 0xFFFFFFFF;
 80032d4:	4bac      	ldr	r3, [pc, #688]	; (8003588 <main+0x318>)
 80032d6:	f04f 32ff 	mov.w	r2, #4294967295
void _pal_lld_init(const PALConfig *config) {

  /*
   * Enables the GPIO related clocks.
   */
  rccEnableAPB2(APB2_EN_MASK, FALSE);
 80032da:	4fa7      	ldr	r7, [pc, #668]	; (8003578 <main+0x308>)
 80032dc:	605a      	str	r2, [r3, #4]
 80032de:	69be      	ldr	r6, [r7, #24]
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
 80032e0:	4baa      	ldr	r3, [pc, #680]	; (800358c <main+0x31c>)

  /*
   * Initial GPIO setup.
   */
  GPIOA->ODR = config->PAData.odr;
 80032e2:	4dab      	ldr	r5, [pc, #684]	; (8003590 <main+0x320>)
  GPIOA->CRH = config->PAData.crh;
  GPIOA->CRL = config->PAData.crl;
  GPIOB->ODR = config->PBData.odr;
 80032e4:	48ab      	ldr	r0, [pc, #684]	; (8003594 <main+0x324>)
  GPIOB->CRH = config->PBData.crh;
 80032e6:	f8df 82fc 	ldr.w	r8, [pc, #764]	; 80035e4 <main+0x374>

  /*
   * Initial GPIO setup.
   */
  GPIOA->ODR = config->PAData.odr;
  GPIOA->CRH = config->PAData.crh;
 80032ea:	f8df a2fc 	ldr.w	sl, [pc, #764]	; 80035e8 <main+0x378>
  GPIOA->CRL = config->PAData.crl;
 80032ee:	f8df c2fc 	ldr.w	ip, [pc, #764]	; 80035ec <main+0x37c>
void _pal_lld_init(const PALConfig *config) {

  /*
   * Enables the GPIO related clocks.
   */
  rccEnableAPB2(APB2_EN_MASK, FALSE);
 80032f2:	f046 067d 	orr.w	r6, r6, #125	; 0x7d
 80032f6:	61be      	str	r6, [r7, #24]
  dummytx = 0xFFFF;

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
 80032f8:	4ca7      	ldr	r4, [pc, #668]	; (8003598 <main+0x328>)

  /*
   * Initial GPIO setup.
   */
  GPIOA->ODR = config->PAData.odr;
 80032fa:	60ea      	str	r2, [r5, #12]
  spip->config = NULL;
 80032fc:	6059      	str	r1, [r3, #4]
  GPIOA->CRH = config->PAData.crh;
 80032fe:	f8c5 a004 	str.w	sl, [r5, #4]
  GPIOA->CRL = config->PAData.crl;
 8003302:	f8c5 c000 	str.w	ip, [r5]
  GPIOB->ODR = config->PBData.odr;
 8003306:	60c2      	str	r2, [r0, #12]
#if SPI_USE_WAIT == TRUE
  spip->thread = NULL;
 8003308:	6099      	str	r1, [r3, #8]
  GPIOB->CRH = config->PBData.crh;
 800330a:	f8c0 8004 	str.w	r8, [r0, #4]
 800330e:	6159      	str	r1, [r3, #20]
  GPIOB->CRL = config->PBData.crl;
 8003310:	f8c0 8000 	str.w	r8, [r0]

  dummytx = 0xFFFF;

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
 8003314:	f8df 82d8 	ldr.w	r8, [pc, #728]	; 80035f0 <main+0x380>
  GPIOC->ODR = config->PCData.odr;
  GPIOC->CRH = config->PCData.crh;
 8003318:	f04f 3088 	mov.w	r0, #2290649224	; 0x88888888
  GPIOA->CRH = config->PAData.crh;
  GPIOA->CRL = config->PAData.crl;
  GPIOB->ODR = config->PBData.odr;
  GPIOB->CRH = config->PBData.crh;
  GPIOB->CRL = config->PBData.crl;
  GPIOC->ODR = config->PCData.odr;
 800331c:	f5a7 3780 	sub.w	r7, r7, #65536	; 0x10000
  GPIOC->CRH = config->PCData.crh;
  GPIOC->CRL = config->PCData.crl;
  GPIOD->ODR = config->PDData.odr;
 8003320:	4e9e      	ldr	r6, [pc, #632]	; (800359c <main+0x32c>)
  GPIOA->CRH = config->PAData.crh;
  GPIOA->CRL = config->PAData.crl;
  GPIOB->ODR = config->PBData.odr;
  GPIOB->CRH = config->PBData.crh;
  GPIOB->CRL = config->PBData.crl;
  GPIOC->ODR = config->PCData.odr;
 8003322:	60fa      	str	r2, [r7, #12]
 *
 * @notapi
 */
void spi_lld_init(void) {

  dummytx = 0xFFFF;
 8003324:	f8df c2cc 	ldr.w	ip, [pc, #716]	; 80035f4 <main+0x384>

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
 8003328:	f8c3 801c 	str.w	r8, [r3, #28]
  GPIOC->CRH = config->PCData.crh;
 800332c:	6078      	str	r0, [r7, #4]
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 800332e:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 80035f8 <main+0x388>
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
 8003332:	621c      	str	r4, [r3, #32]
  SPID1.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI1_TX_DMA_STREAM);
 8003334:	340c      	adds	r4, #12
  GPIOC->CRL = config->PCData.crl;
 8003336:	6038      	str	r0, [r7, #0]
  GPIOD->ODR = config->PDData.odr;
  GPIOD->CRH = config->PDData.crh;
  GPIOD->CRL = config->PDData.crl;
#if STM32_HAS_GPIOE || defined(__DOXYGEN__)
  GPIOE->ODR = config->PEData.odr;
 8003338:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
  GPIOB->CRH = config->PBData.crh;
  GPIOB->CRL = config->PBData.crl;
  GPIOC->ODR = config->PCData.odr;
  GPIOC->CRH = config->PCData.crh;
  GPIOC->CRL = config->PCData.crl;
  GPIOD->ODR = config->PDData.odr;
 800333c:	60f2      	str	r2, [r6, #12]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800333e:	f103 070c 	add.w	r7, r3, #12
 8003342:	625c      	str	r4, [r3, #36]	; 0x24
  GPIOD->CRH = config->PDData.crh;
  GPIOD->CRL = config->PDData.crl;
 8003344:	f50a 7a63 	add.w	sl, sl, #908	; 0x38c
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
 8003348:	2401      	movs	r4, #1
  GPIOB->CRL = config->PBData.crl;
  GPIOC->ODR = config->PCData.odr;
  GPIOC->CRH = config->PCData.crh;
  GPIOC->CRL = config->PCData.crl;
  GPIOD->ODR = config->PDData.odr;
  GPIOD->CRH = config->PDData.crh;
 800334a:	6070      	str	r0, [r6, #4]
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |
 800334c:	f8c3 b028 	str.w	fp, [r3, #40]	; 0x28
  GPIOD->CRL = config->PDData.crl;
 8003350:	f8c6 a000 	str.w	sl, [r6]
                    STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |
 8003354:	f8c3 902c 	str.w	r9, [r3, #44]	; 0x2c
#if STM32_HAS_GPIOE || defined(__DOXYGEN__)
  GPIOE->ODR = config->PEData.odr;
 8003358:	60ea      	str	r2, [r5, #12]
 800335a:	60df      	str	r7, [r3, #12]
  GPIOE->CRH = config->PEData.crh;
 800335c:	6068      	str	r0, [r5, #4]
  tqp->p_prev = (thread_t *)tqp;
 800335e:	611f      	str	r7, [r3, #16]
  GPIOE->CRL = config->PEData.crl;
 8003360:	6028      	str	r0, [r5, #0]
 *
 * @notapi
 */
void spi_lld_init(void) {

  dummytx = 0xFFFF;
 8003362:	f8ac 2000 	strh.w	r2, [ip]
 8003366:	701c      	strb	r4, [r3, #0]
  usbp->config       = NULL;
 8003368:	f8c8 1004 	str.w	r1, [r8, #4]
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 800336c:	f888 4000 	strb.w	r4, [r8]
 8003370:	f108 0328 	add.w	r3, r8, #40	; 0x28
 8003374:	f108 0244 	add.w	r2, r8, #68	; 0x44
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8003378:	f843 ef04 	str.w	lr, [r3, #4]!
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 800337c:	4293      	cmp	r3, r2
    usbp->in_params[i]  = NULL;
    usbp->out_params[i] = NULL;
 800337e:	f8c3 e01c 	str.w	lr, [r3, #28]
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8003382:	f04f 0400 	mov.w	r4, #0
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8003386:	d1f7      	bne.n	8003378 <main+0x108>
  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003388:	f64f 71ff 	movw	r1, #65535	; 0xffff

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 800338c:	f648 4c9f 	movw	ip, #35999	; 0x8c9f
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8003390:	f64f 00ff 	movw	r0, #63743	; 0xf8ff

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8003394:	4a78      	ldr	r2, [pc, #480]	; (8003578 <main+0x308>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8003396:	f8df e264 	ldr.w	lr, [pc, #612]	; 80035fc <main+0x38c>

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 800339a:	69d3      	ldr	r3, [r2, #28]
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 800339c:	4e80      	ldr	r6, [pc, #512]	; (80035a0 <main+0x330>)
 800339e:	f043 0301 	orr.w	r3, r3, #1
 80033a2:	61d3      	str	r3, [r2, #28]

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 80033a4:	f8de 7004 	ldr.w	r7, [lr, #4]
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 80033a8:	4a7e      	ldr	r2, [pc, #504]	; (80035a4 <main+0x334>)
 80033aa:	f447 6700 	orr.w	r7, r7, #2048	; 0x800
 80033ae:	f8ce 7004 	str.w	r7, [lr, #4]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80033b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
  STM32_ST_TIM->CCR[0] = 0;
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80033b6:	2501      	movs	r5, #1
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 80033b8:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 80033bc:	f04f 0980 	mov.w	r9, #128	; 0x80

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80033c0:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 80033c4:	62d9      	str	r1, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 80033c6:	619c      	str	r4, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 80033c8:	635c      	str	r4, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 80033ca:	60dc      	str	r4, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 80033cc:	605c      	str	r4, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80033ce:	615d      	str	r5, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 80033d0:	601d      	str	r5, [r3, #0]
 80033d2:	f886 931c 	strb.w	r9, [r6, #796]	; 0x31c
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 80033d6:	f8c6 7180 	str.w	r7, [r6, #384]	; 0x180
  NVIC->ISER[n >> 5] = 1 << (n & 0x1F);
 80033da:	6037      	str	r7, [r6, #0]
 80033dc:	6094      	str	r4, [r2, #8]
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033de:	68d6      	ldr	r6, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80033e0:	4b71      	ldr	r3, [pc, #452]	; (80035a8 <main+0x338>)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80033e2:	4030      	ands	r0, r6
  reg_value  =  (reg_value                                 |
 80033e4:	4303      	orrs	r3, r0

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80033e6:	4e71      	ldr	r6, [pc, #452]	; (80035ac <main+0x33c>)
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80033e8:	60d3      	str	r3, [r2, #12]
 80033ea:	68f3      	ldr	r3, [r6, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80033ec:	4870      	ldr	r0, [pc, #448]	; (80035b0 <main+0x340>)

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80033ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033f2:	60f3      	str	r3, [r6, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80033f4:	6803      	ldr	r3, [r0, #0]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 80033f6:	4e6f      	ldr	r6, [pc, #444]	; (80035b4 <main+0x344>)
 80033f8:	432b      	orrs	r3, r5
    usbp->in_params[i]  = NULL;
    usbp->out_params[i] = NULL;
  }
  usbp->transmitting = 0;
 80033fa:	f8a8 4008 	strh.w	r4, [r8, #8]
  usbp->receiving    = 0;
 80033fe:	f8a8 400a 	strh.w	r4, [r8, #10]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003402:	f04f 0c10 	mov.w	ip, #16
 8003406:	6003      	str	r3, [r0, #0]
 8003408:	f04f 0e20 	mov.w	lr, #32
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800340c:	f106 071c 	add.w	r7, r6, #28
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8003410:	f04f 33ff 	mov.w	r3, #4294967295
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 8003414:	4668      	mov	r0, sp

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8003416:	f04f 0a00 	mov.w	sl, #0
 800341a:	f04f 0b00 	mov.w	fp, #0
 800341e:	f882 c01f 	strb.w	ip, [r2, #31]
  tqp->p_prev = (thread_t *)tqp;
 8003422:	6076      	str	r6, [r6, #4]
 8003424:	f882 e022 	strb.w	lr, [r2, #34]	; 0x22
 8003428:	61f7      	str	r7, [r6, #28]
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
 800342a:	6237      	str	r7, [r6, #32]
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 800342c:	60b4      	str	r4, [r6, #8]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800342e:	6036      	str	r6, [r6, #0]
#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_newer = (thread_t *)&ch.rlist;
 8003430:	6136      	str	r6, [r6, #16]
  ch.rlist.r_older = (thread_t *)&ch.rlist;
 8003432:	6176      	str	r6, [r6, #20]
  ch.vtlist.vt_delta = (systime_t)-1;
 8003434:	84b1      	strh	r1, [r6, #36]	; 0x24
 8003436:	e9cd ab04 	strd	sl, fp, [sp, #16]
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 800343a:	9300      	str	r3, [sp, #0]
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  ch.vtlist.vt_lasttime = (systime_t)0;
 800343c:	84f4      	strh	r4, [r6, #38]	; 0x26
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800343e:	6734      	str	r4, [r6, #112]	; 0x70
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 8003440:	9401      	str	r4, [sp, #4]
  tmp->last       = (rtcnt_t)0;
 8003442:	9402      	str	r4, [sp, #8]
  tmp->n          = (ucnt_t)0;
 8003444:	9403      	str	r4, [sp, #12]
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 8003446:	f000 fadb 	bl	8003a00 <chTMStartMeasurementX.constprop.52>
  chTMStopMeasurementX(&tm);
 800344a:	4668      	mov	r0, sp
 800344c:	f7fd fd88 	bl	8000f60 <chTMStopMeasurementX>
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
 8003450:	4f59      	ldr	r7, [pc, #356]	; (80035b8 <main+0x348>)
  ch.tm.offset = tm.last;
 8003452:	9802      	ldr	r0, [sp, #8]
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 8003454:	4a59      	ldr	r2, [pc, #356]	; (80035bc <main+0x34c>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 8003456:	4b5a      	ldr	r3, [pc, #360]	; (80035c0 <main+0x350>)
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8003458:	f8d6 e014 	ldr.w	lr, [r6, #20]
 800345c:	f107 0c10 	add.w	ip, r7, #16
 8003460:	6730      	str	r0, [r6, #112]	; 0x70
 8003462:	f8df b19c 	ldr.w	fp, [pc, #412]	; 8003600 <main+0x390>
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 8003466:	2040      	movs	r0, #64	; 0x40
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 8003468:	f8df a198 	ldr.w	sl, [pc, #408]	; 8003604 <main+0x394>
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800346c:	f8df 9198 	ldr.w	r9, [pc, #408]	; 8003608 <main+0x398>
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8003470:	f106 012c 	add.w	r1, r6, #44	; 0x2c
 8003474:	f8c7 c010 	str.w	ip, [r7, #16]
  tqp->p_prev = (thread_t *)tqp;
 8003478:	f8c7 c014 	str.w	ip, [r7, #20]
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800347c:	6370      	str	r0, [r6, #52]	; 0x34
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 800347e:	66b0      	str	r0, [r6, #104]	; 0x68
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 8003480:	f022 0207 	bic.w	r2, r2, #7
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8003484:	f106 0054 	add.w	r0, r6, #84	; 0x54
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 8003488:	f023 0307 	bic.w	r3, r3, #7
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800348c:	f106 0c50 	add.w	ip, r6, #80	; 0x50
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 8003490:	f886 4049 	strb.w	r4, [r6, #73]	; 0x49
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 8003494:	6674      	str	r4, [r6, #100]	; 0x64
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 8003496:	6634      	str	r4, [r6, #96]	; 0x60
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 8003498:	f886 504a 	strb.w	r5, [r6, #74]	; 0x4a
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800349c:	6474      	str	r4, [r6, #68]	; 0x44
  REG_INSERT(tp);
 800349e:	63f6      	str	r6, [r6, #60]	; 0x3c
 80034a0:	f8c6 e040 	str.w	lr, [r6, #64]	; 0x40
 80034a4:	61bc      	str	r4, [r7, #24]
 80034a6:	f8c9 3000 	str.w	r3, [r9]
 80034aa:	f8ce 1010 	str.w	r1, [lr, #16]
  default_heap.h_free.h.u.next = NULL;
 80034ae:	60bc      	str	r4, [r7, #8]
  default_heap.h_free.h.size = 0;
 80034b0:	60fc      	str	r4, [r7, #12]
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
 80034b2:	f8c7 b000 	str.w	fp, [r7]
 80034b6:	6171      	str	r1, [r6, #20]
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 80034b8:	61b1      	str	r1, [r6, #24]
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 80034ba:	f886 5048 	strb.w	r5, [r6, #72]	; 0x48
 80034be:	f8c6 c050 	str.w	ip, [r6, #80]	; 0x50
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 80034c2:	6570      	str	r0, [r6, #84]	; 0x54
  tqp->p_prev = (thread_t *)tqp;
 80034c4:	65b0      	str	r0, [r6, #88]	; 0x58
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 80034c6:	f8ca 2000 	str.w	r2, [sl]
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 80034ca:	f04f 0902 	mov.w	r9, #2
 80034ce:	f384 8811 	msr	BASEPRI, r4
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80034d2:	b662      	cpsie	i
 80034d4:	4a3b      	ldr	r2, [pc, #236]	; (80035c4 <main+0x354>)
 80034d6:	69b3      	ldr	r3, [r6, #24]
#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
  /* This thread has the lowest priority in the system, its role is just to
     serve interrupts in its context while keeping the lowest energy saving
     mode compatible with the system status.*/
    thread_t *tp =  chThdCreateStatic(ch.idle_thread_wa,
 80034d8:	21d8      	movs	r1, #216	; 0xd8
 80034da:	619a      	str	r2, [r3, #24]
 80034dc:	f106 0078 	add.w	r0, r6, #120	; 0x78
 80034e0:	462a      	mov	r2, r5
 80034e2:	4b39      	ldr	r3, [pc, #228]	; (80035c8 <main+0x358>)
 80034e4:	f000 fa4c 	bl	8003980 <chThdCreateStatic.constprop.54>
 * @xclass
 */
static inline void chRegSetThreadNameX(thread_t *tp, const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = name;
 80034e8:	4b38      	ldr	r3, [pc, #224]	; (80035cc <main+0x35c>)
 80034ea:	6183      	str	r3, [r0, #24]
  chSysInit();

  /*Other Init*/
//  initEncoder();
//  lcd_2x16_init();
  nrf_driver_init();
 80034ec:	f7fe ff10 	bl	8002310 <nrf_driver_init>
	nrf_conf.address[0] = APPCONF_NRF_ADDR_B0;
	nrf_conf.address[1] = APPCONF_NRF_ADDR_B1;
	nrf_conf.address[2] = APPCONF_NRF_ADDR_B2;
	nrf_conf.send_crc_ack = APPCONF_NRF_SEND_CRC_ACK;

	if (init_done) {
 80034f0:	4a37      	ldr	r2, [pc, #220]	; (80035d0 <main+0x360>)

void rfhelp_update_conf(void) {
//	nrf_conf = *conf;

//	nrf_conf = *conf;
	nrf_conf.speed = APPCONF_NRF_SPEED;
 80034f2:	4b38      	ldr	r3, [pc, #224]	; (80035d4 <main+0x364>)
	nrf_conf.address[0] = APPCONF_NRF_ADDR_B0;
	nrf_conf.address[1] = APPCONF_NRF_ADDR_B1;
	nrf_conf.address[2] = APPCONF_NRF_ADDR_B2;
	nrf_conf.send_crc_ack = APPCONF_NRF_SEND_CRC_ACK;

	if (init_done) {
 80034f4:	7811      	ldrb	r1, [r2, #0]
	nrf_conf.speed = APPCONF_NRF_SPEED;
	nrf_conf.power = APPCONF_NRF_POWER;
	nrf_conf.crc_type = APPCONF_NRF_CRC;
	nrf_conf.retry_delay = APPCONF_NRF_RETR_DELAY;
	nrf_conf.retries = APPCONF_NRF_RETRIES;
	nrf_conf.channel = APPCONF_NRF_CHANNEL;
 80034f6:	f04f 0c4c 	mov.w	ip, #76	; 0x4c
void rfhelp_update_conf(void) {
//	nrf_conf = *conf;

//	nrf_conf = *conf;
	nrf_conf.speed = APPCONF_NRF_SPEED;
	nrf_conf.power = APPCONF_NRF_POWER;
 80034fa:	2203      	movs	r2, #3
	nrf_conf.crc_type = APPCONF_NRF_CRC;
	nrf_conf.retry_delay = APPCONF_NRF_RETR_DELAY;
	nrf_conf.retries = APPCONF_NRF_RETRIES;
	nrf_conf.channel = APPCONF_NRF_CHANNEL;
	nrf_conf.address[0] = APPCONF_NRF_ADDR_B0;
 80034fc:	f04f 0ec6 	mov.w	lr, #198	; 0xc6
	nrf_conf.address[1] = APPCONF_NRF_ADDR_B1;
 8003500:	20c7      	movs	r0, #199	; 0xc7

void rfhelp_update_conf(void) {
//	nrf_conf = *conf;

//	nrf_conf = *conf;
	nrf_conf.speed = APPCONF_NRF_SPEED;
 8003502:	f883 9000 	strb.w	r9, [r3]
	nrf_conf.power = APPCONF_NRF_POWER;
	nrf_conf.crc_type = APPCONF_NRF_CRC;
 8003506:	709d      	strb	r5, [r3, #2]
	nrf_conf.retry_delay = APPCONF_NRF_RETR_DELAY;
 8003508:	70dc      	strb	r4, [r3, #3]
	nrf_conf.retries = APPCONF_NRF_RETRIES;
	nrf_conf.channel = APPCONF_NRF_CHANNEL;
	nrf_conf.address[0] = APPCONF_NRF_ADDR_B0;
	nrf_conf.address[1] = APPCONF_NRF_ADDR_B1;
	nrf_conf.address[2] = APPCONF_NRF_ADDR_B2;
 800350a:	721c      	strb	r4, [r3, #8]
	nrf_conf.send_crc_ack = APPCONF_NRF_SEND_CRC_ACK;
 800350c:	725d      	strb	r5, [r3, #9]
	nrf_conf.speed = APPCONF_NRF_SPEED;
	nrf_conf.power = APPCONF_NRF_POWER;
	nrf_conf.crc_type = APPCONF_NRF_CRC;
	nrf_conf.retry_delay = APPCONF_NRF_RETR_DELAY;
	nrf_conf.retries = APPCONF_NRF_RETRIES;
	nrf_conf.channel = APPCONF_NRF_CHANNEL;
 800350e:	f883 c005 	strb.w	ip, [r3, #5]
	nrf_conf.address[0] = APPCONF_NRF_ADDR_B0;
 8003512:	f883 e006 	strb.w	lr, [r3, #6]
	nrf_conf.address[1] = APPCONF_NRF_ADDR_B1;
 8003516:	71d8      	strb	r0, [r3, #7]
void rfhelp_update_conf(void) {
//	nrf_conf = *conf;

//	nrf_conf = *conf;
	nrf_conf.speed = APPCONF_NRF_SPEED;
	nrf_conf.power = APPCONF_NRF_POWER;
 8003518:	705a      	strb	r2, [r3, #1]
	nrf_conf.crc_type = APPCONF_NRF_CRC;
	nrf_conf.retry_delay = APPCONF_NRF_RETR_DELAY;
	nrf_conf.retries = APPCONF_NRF_RETRIES;
 800351a:	711a      	strb	r2, [r3, #4]
	nrf_conf.address[0] = APPCONF_NRF_ADDR_B0;
	nrf_conf.address[1] = APPCONF_NRF_ADDR_B1;
	nrf_conf.address[2] = APPCONF_NRF_ADDR_B2;
	nrf_conf.send_crc_ack = APPCONF_NRF_SEND_CRC_ACK;

	if (init_done) {
 800351c:	2900      	cmp	r1, #0
 800351e:	f040 8187 	bne.w	8003830 <main+0x5c0>
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {

  sdup->vmt = &vmt;
 8003522:	4d2d      	ldr	r5, [pc, #180]	; (80035d8 <main+0x368>)
 8003524:	4b2d      	ldr	r3, [pc, #180]	; (80035dc <main+0x36c>)
 8003526:	4629      	mov	r1, r5
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
 8003528:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 800360c <main+0x39c>
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 800352c:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 8003610 <main+0x3a0>
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
 8003530:	2001      	movs	r0, #1
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
 8003532:	f105 0254 	add.w	r2, r5, #84	; 0x54
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {

  sdup->vmt = &vmt;
 8003536:	f841 3b04 	str.w	r3, [r1], #4
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800353a:	f105 0e0c 	add.w	lr, r5, #12
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 800353e:	f505 73aa 	add.w	r3, r5, #340	; 0x154
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 8003542:	2400      	movs	r4, #0
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {

  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
 8003544:	f44f 7980 	mov.w	r9, #256	; 0x100
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 8003548:	f505 7a15 	add.w	sl, r5, #596	; 0x254
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
 800354c:	7228      	strb	r0, [r5, #8]
 800354e:	f105 0030 	add.w	r0, r5, #48	; 0x30
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 8003552:	616c      	str	r4, [r5, #20]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
  iqp->q_link    = link;
 8003554:	62ed      	str	r5, [r5, #44]	; 0x2c
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {

  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
 8003556:	f8c5 9038 	str.w	r9, [r5, #56]	; 0x38
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
  oqp->q_link    = link;
 800355a:	652d      	str	r5, [r5, #80]	; 0x50
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
 800355c:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 8003560:	f8c5 a040 	str.w	sl, [r5, #64]	; 0x40
  oqp->q_notify  = onfy;
 8003564:	f8c5 c04c 	str.w	ip, [r5, #76]	; 0x4c
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 8003568:	6069      	str	r1, [r5, #4]
 800356a:	f8c5 e00c 	str.w	lr, [r5, #12]
  tqp->p_prev = (thread_t *)tqp;
 800356e:	f8c5 e010 	str.w	lr, [r5, #16]
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
 8003572:	61aa      	str	r2, [r5, #24]
  iqp->q_rdptr   = bp;
 8003574:	626a      	str	r2, [r5, #36]	; 0x24
 8003576:	e04d      	b.n	8003614 <main+0x3a4>
 8003578:	40021000 	.word	0x40021000
 800357c:	40007000 	.word	0x40007000
 8003580:	20001a98 	.word	0x20001a98
 8003584:	20001a60 	.word	0x20001a60
 8003588:	40020000 	.word	0x40020000
 800358c:	20001a30 	.word	0x20001a30
 8003590:	40010800 	.word	0x40010800
 8003594:	40010c00 	.word	0x40010c00
 8003598:	0800441c 	.word	0x0800441c
 800359c:	40011400 	.word	0x40011400
 80035a0:	e000e100 	.word	0xe000e100
 80035a4:	e000ed00 	.word	0xe000ed00
 80035a8:	05fa0300 	.word	0x05fa0300
 80035ac:	e000edf0 	.word	0xe000edf0
 80035b0:	e0001000 	.word	0xe0001000
 80035b4:	200018e0 	.word	0x200018e0
 80035b8:	200018b8 	.word	0x200018b8
 80035bc:	20001aa7 	.word	0x20001aa7
 80035c0:	20005000 	.word	0x20005000
 80035c4:	080044a0 	.word	0x080044a0
 80035c8:	080003d1 	.word	0x080003d1
 80035cc:	080045bc 	.word	0x080045bc
 80035d0:	200018a5 	.word	0x200018a5
 80035d4:	200014a4 	.word	0x200014a4
 80035d8:	200014b8 	.word	0x200014b8
 80035dc:	08004780 	.word	0x08004780
 80035e0:	08004410 	.word	0x08004410
 80035e4:	88888838 	.word	0x88888838
 80035e8:	888884b8 	.word	0x888884b8
 80035ec:	88884b88 	.word	0x88884b88
 80035f0:	40013000 	.word	0x40013000
 80035f4:	200018d8 	.word	0x200018d8
 80035f8:	20001418 	.word	0x20001418
 80035fc:	e0042000 	.word	0xe0042000
 8003600:	08000321 	.word	0x08000321
 8003604:	20001754 	.word	0x20001754
 8003608:	200014b4 	.word	0x200014b4
 800360c:	08000e41 	.word	0x08000e41
 8003610:	08000491 	.word	0x08000491
  iqp->q_wrptr   = bp;
 8003614:	622a      	str	r2, [r5, #32]
  iqp->q_top     = bp + size;
 8003616:	61eb      	str	r3, [r5, #28]
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {

  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
 8003618:	63eb      	str	r3, [r5, #60]	; 0x3c
  oqp->q_rdptr   = bp;
 800361a:	64ab      	str	r3, [r5, #72]	; 0x48
  oqp->q_wrptr   = bp;
 800361c:	646b      	str	r3, [r5, #68]	; 0x44
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800361e:	6328      	str	r0, [r5, #48]	; 0x30
  tqp->p_prev = (thread_t *)tqp;
 8003620:	6368      	str	r0, [r5, #52]	; 0x34

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003622:	f04f 0920 	mov.w	r9, #32
 8003626:	f389 8811 	msr	BASEPRI, r9
  usbp->in_params[config->bulk_in - 1U]   = sdup;
  usbp->out_params[config->bulk_out - 1U] = sdup;
  if (config->int_in > 0U) {
    usbp->in_params[config->int_in - 1U]  = sdup;
  }
  sdup->config = config;
 800362a:	4a83      	ldr	r2, [pc, #524]	; (8003838 <main+0x5c8>)
  sdup->state = SDU_READY;
 800362c:	2302      	movs	r3, #2
  osalDbgCheck(sdup != NULL);

  osalSysLock();
  osalDbgAssert((sdup->state == SDU_STOP) || (sdup->state == SDU_READY),
                "invalid state");
  usbp->in_params[config->bulk_in - 1U]   = sdup;
 800362e:	f8c8 502c 	str.w	r5, [r8, #44]	; 0x2c
  usbp->out_params[config->bulk_out - 1U] = sdup;
 8003632:	f8c8 5048 	str.w	r5, [r8, #72]	; 0x48
  if (config->int_in > 0U) {
    usbp->in_params[config->int_in - 1U]  = sdup;
 8003636:	f8c8 5030 	str.w	r5, [r8, #48]	; 0x30
  }
  sdup->config = config;
 800363a:	f8c5 2254 	str.w	r2, [r5, #596]	; 0x254
  sdup->state = SDU_READY;
 800363e:	722b      	strb	r3, [r5, #8]
 8003640:	f384 8811 	msr	BASEPRI, r4


  /*USB COM Init*/
  sduObjectInit(&SDU1);
  sduStart(&SDU1, &serusbcfg);
  usbDisconnectBus(serusbcfg.usbp);
 8003644:	4b7d      	ldr	r3, [pc, #500]	; (800383c <main+0x5cc>)
 8003646:	f44f 7200 	mov.w	r2, #512	; 0x200
 800364a:	611a      	str	r2, [r3, #16]
  chThdSleepMilliseconds(1500);
 800364c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003650:	f7fd fcbe 	bl	8000fd0 <chThdSleep>
 8003654:	f389 8811 	msr	BASEPRI, r9
 8003658:	4879      	ldr	r0, [pc, #484]	; (8003840 <main+0x5d0>)
  osalDbgCheck((usbp != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
 800365a:	4b7a      	ldr	r3, [pc, #488]	; (8003844 <main+0x5d4>)
 800365c:	4602      	mov	r2, r0
 800365e:	eb00 0a09 	add.w	sl, r0, r9
 8003662:	f8c8 3004 	str.w	r3, [r8, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 8003666:	f842 4f04 	str.w	r4, [r2, #4]!

  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800366a:	4552      	cmp	r2, sl
    usbp->epc[i] = NULL;
 800366c:	f04f 0300 	mov.w	r3, #0

  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8003670:	d1f9      	bne.n	8003666 <main+0x3f6>
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {

  if (usbp->state == USB_STOP) {
 8003672:	f898 c000 	ldrb.w	ip, [r8]
 8003676:	4a74      	ldr	r2, [pc, #464]	; (8003848 <main+0x5d8>)
 8003678:	f1bc 0f01 	cmp.w	ip, #1
 800367c:	f000 809f 	beq.w	80037be <main+0x54e>
    usbp->epc[i] = NULL;
  }
  usb_lld_start(usbp);
  usbp->state = USB_READY;
 8003680:	2302      	movs	r3, #2
 8003682:	f888 3000 	strb.w	r3, [r8]
 8003686:	2400      	movs	r4, #0
 8003688:	f384 8811 	msr	BASEPRI, r4
  usbStart(serusbcfg.usbp, &usbcfg);
  usbConnectBus(serusbcfg.usbp);
 800368c:	4b6b      	ldr	r3, [pc, #428]	; (800383c <main+0x5cc>)
 800368e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003692:	f8df e1d0 	ldr.w	lr, [pc, #464]	; 8003864 <main+0x5f4>
 8003696:	615a      	str	r2, [r3, #20]
  shellInit();
  /*Threads*/
  chThdCreateStatic(waThread1, sizeof(waThread1), NORMALPRIO, Thread1, NULL);
 8003698:	486c      	ldr	r0, [pc, #432]	; (800384c <main+0x5dc>)
 800369a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800369e:	2240      	movs	r2, #64	; 0x40
 80036a0:	4b6b      	ldr	r3, [pc, #428]	; (8003850 <main+0x5e0>)
 80036a2:	f8ce e000 	str.w	lr, [lr]
 80036a6:	f8df a1c0 	ldr.w	sl, [pc, #448]	; 8003868 <main+0x5f8>
 80036aa:	f000 f969 	bl	8003980 <chThdCreateStatic.constprop.54>
 80036ae:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 800386c <main+0x5fc>
 80036b2:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003870 <main+0x600>
  /*
   * Normal main() thread activity, in this demo it does nothing except
   * sleeping in a loop and check the button state.
   */
  while (true) {
    if (!shelltp && (SDU1.config->usbp->state == USB_ACTIVE))
 80036b6:	b144      	cbz	r4, 80036ca <main+0x45a>
      shelltp = shellCreate(&shell_cfg1, SHELL_WA_SIZE, NORMALPRIO);
    else if (chThdTerminatedX(shelltp)) {
 80036b8:	7f23      	ldrb	r3, [r4, #28]
 80036ba:	2b0f      	cmp	r3, #15
 80036bc:	d05f      	beq.n	800377e <main+0x50e>
      chThdRelease(shelltp);    /* Recovers memory of the previous shell.   */
      shelltp = NULL;           /* Triggers spawning of a new shell.        */
    }
    chThdSleepMilliseconds(1000);
 80036be:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80036c2:	f7fd fc85 	bl	8000fd0 <chThdSleep>
  /*
   * Normal main() thread activity, in this demo it does nothing except
   * sleeping in a loop and check the button state.
   */
  while (true) {
    if (!shelltp && (SDU1.config->usbp->state == USB_ACTIVE))
 80036c6:	2c00      	cmp	r4, #0
 80036c8:	d1f6      	bne.n	80036b8 <main+0x448>
 80036ca:	f8d5 3254 	ldr.w	r3, [r5, #596]	; 0x254
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	2b04      	cmp	r3, #4
 80036d4:	d1f0      	bne.n	80036b8 <main+0x448>
  }

  size = MEM_ALIGN_NEXT(size);
  qp = &heapp->h_free;

  H_LOCK(heapp);
 80036d6:	485f      	ldr	r0, [pc, #380]	; (8003854 <main+0x5e4>)
 80036d8:	f7fd fdaa 	bl	8001230 <chMtxLock>
  if (heapp == NULL) {
    heapp = &default_heap;
  }

  size = MEM_ALIGN_NEXT(size);
  qp = &heapp->h_free;
 80036dc:	4a5e      	ldr	r2, [pc, #376]	; (8003858 <main+0x5e8>)

  H_LOCK(heapp);
  while (qp->h.u.next != NULL) {
    hp = qp->h.u.next;
    if (hp->h.size >= size) {
 80036de:	f640 00c7 	movw	r0, #2247	; 0x8c7
 80036e2:	e003      	b.n	80036ec <main+0x47c>
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	4281      	cmp	r1, r0
 80036e8:	d84e      	bhi.n	8003788 <main+0x518>
 80036ea:	461a      	mov	r2, r3

  size = MEM_ALIGN_NEXT(size);
  qp = &heapp->h_free;

  H_LOCK(heapp);
  while (qp->h.u.next != NULL) {
 80036ec:	6813      	ldr	r3, [r2, #0]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1f8      	bne.n	80036e4 <main+0x474>
      return (void *)(hp + 1);
      /*lint -restore*/
    }
    qp = hp;
  }
  H_UNLOCK(heapp);
 80036f2:	4858      	ldr	r0, [pc, #352]	; (8003854 <main+0x5e4>)
 80036f4:	f7fd fd64 	bl	80011c0 <chMtxUnlock>

  /* More memory is required, tries to get it from the associated provider
     else fails.*/
  if (heapp->h_provider != NULL) {
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d0df      	beq.n	80036be <main+0x44e>
    hp = heapp->h_provider(size + sizeof(union heap_header));
 80036fe:	f44f 600d 	mov.w	r0, #2256	; 0x8d0
 8003702:	4798      	blx	r3
    if (hp != NULL) {
 8003704:	2800      	cmp	r0, #0
 8003706:	d0da      	beq.n	80036be <main+0x44e>
      hp->h.u.heap = heapp;
      hp->h.size = size;
 8003708:	f640 03c8 	movw	r3, #2248	; 0x8c8
  /* More memory is required, tries to get it from the associated provider
     else fails.*/
  if (heapp->h_provider != NULL) {
    hp = heapp->h_provider(size + sizeof(union heap_header));
    if (hp != NULL) {
      hp->h.u.heap = heapp;
 800370c:	4a53      	ldr	r2, [pc, #332]	; (800385c <main+0x5ec>)
      hp->h.size = size;
      hp++;
 800370e:	f100 0408 	add.w	r4, r0, #8
     else fails.*/
  if (heapp->h_provider != NULL) {
    hp = heapp->h_provider(size + sizeof(union heap_header));
    if (hp != NULL) {
      hp->h.u.heap = heapp;
      hp->h.size = size;
 8003712:	e880 000c 	stmia.w	r0, {r2, r3}
                              tprio_t prio, tfunc_t pf, void *arg) {
  void *wsp;
  thread_t *tp;

  wsp = chHeapAlloc(heapp, size);
  if (wsp == NULL) {
 8003716:	2c00      	cmp	r4, #0
 8003718:	d0d1      	beq.n	80036be <main+0x44e>
 800371a:	2320      	movs	r3, #32
 800371c:	f383 8811 	msr	BASEPRI, r3
 8003720:	2202      	movs	r2, #2
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8003722:	6970      	ldr	r0, [r6, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8003724:	f604 0ea4 	addw	lr, r4, #2212	; 0x8a4
 8003728:	f8c4 e00c 	str.w	lr, [r4, #12]
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800372c:	2340      	movs	r3, #64	; 0x40
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800372e:	f04f 0b00 	mov.w	fp, #0
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 8003732:	f04f 0e01 	mov.w	lr, #1
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 8003736:	7722      	strb	r2, [r4, #28]
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 8003738:	f104 0124 	add.w	r1, r4, #36	; 0x24
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800373c:	f104 0228 	add.w	r2, r4, #40	; 0x28
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8003740:	6160      	str	r0, [r4, #20]
 8003742:	6126      	str	r6, [r4, #16]
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 8003744:	60a3      	str	r3, [r4, #8]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8003746:	f8c4 a8a4 	str.w	sl, [r4, #2212]	; 0x8a4
 800374a:	f8c4 98a8 	str.w	r9, [r4, #2216]	; 0x8a8
 800374e:	f8c4 88c4 	str.w	r8, [r4, #2244]	; 0x8c4
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 8003752:	63e3      	str	r3, [r4, #60]	; 0x3c
  tp->p_mtxlist = NULL;
 8003754:	f8c4 b038 	str.w	fp, [r4, #56]	; 0x38
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 8003758:	f8c4 b034 	str.w	fp, [r4, #52]	; 0x34
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800375c:	f8c4 b018 	str.w	fp, [r4, #24]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 8003760:	f884 e01e 	strb.w	lr, [r4, #30]
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8003764:	6104      	str	r4, [r0, #16]
#endif
  
  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  tp->p_flags = CH_FLAG_MODE_HEAP;
  chSchWakeupS(tp, MSG_OK);
 8003766:	4620      	mov	r0, r4
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 8003768:	6261      	str	r1, [r4, #36]	; 0x24
                  CH_DBG_STACK_FILL_VALUE);
#endif
  
  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  tp->p_flags = CH_FLAG_MODE_HEAP;
 800376a:	f884 e01d 	strb.w	lr, [r4, #29]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800376e:	62a2      	str	r2, [r4, #40]	; 0x28
  tqp->p_prev = (thread_t *)tqp;
 8003770:	62e2      	str	r2, [r4, #44]	; 0x2c
 8003772:	6174      	str	r4, [r6, #20]
  chSchWakeupS(tp, MSG_OK);
 8003774:	f000 f8d4 	bl	8003920 <chSchWakeupS.constprop.55>
 8003778:	f38b 8811 	msr	BASEPRI, fp
 800377c:	e79f      	b.n	80036be <main+0x44e>
      shelltp = shellCreate(&shell_cfg1, SHELL_WA_SIZE, NORMALPRIO);
    else if (chThdTerminatedX(shelltp)) {
      chThdRelease(shelltp);    /* Recovers memory of the previous shell.   */
 800377e:	4620      	mov	r0, r4
 8003780:	f7fd fdc6 	bl	8001310 <chThdRelease>
      shelltp = NULL;           /* Triggers spawning of a new shell.        */
 8003784:	2400      	movs	r4, #0
 8003786:	e79a      	b.n	80036be <main+0x44e>

  H_LOCK(heapp);
  while (qp->h.u.next != NULL) {
    hp = qp->h.u.next;
    if (hp->h.size >= size) {
      if (hp->h.size < (size + sizeof(union heap_header))) {
 8003788:	f5b1 6f0d 	cmp.w	r1, #2256	; 0x8d0
 800378c:	d208      	bcs.n	80037a0 <main+0x530>
        /* Gets the whole block even if it is slightly bigger than the
           requested size because the fragment would be too small to be
           useful.*/
        qp->h.u.next = hp->h.u.next;
 800378e:	6819      	ldr	r1, [r3, #0]
 8003790:	6011      	str	r1, [r2, #0]
        fp->h.u.next = hp->h.u.next;
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
        qp->h.u.next = fp;
        hp->h.size = size;
      }
      hp->h.u.heap = heapp;
 8003792:	461c      	mov	r4, r3
      H_UNLOCK(heapp);
 8003794:	482f      	ldr	r0, [pc, #188]	; (8003854 <main+0x5e4>)
        fp->h.u.next = hp->h.u.next;
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
        qp->h.u.next = fp;
        hp->h.size = size;
      }
      hp->h.u.heap = heapp;
 8003796:	f844 7b08 	str.w	r7, [r4], #8
      H_UNLOCK(heapp);
 800379a:	f7fd fd11 	bl	80011c0 <chMtxUnlock>
 800379e:	e7ba      	b.n	8003716 <main+0x4a6>
        fp = (void *)((uint8_t *)(hp) + sizeof(union heap_header) + size);
        /*lint -restore*/
        fp->h.u.next = hp->h.u.next;
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
        qp->h.u.next = fp;
        hp->h.size = size;
 80037a0:	f640 04c8 	movw	r4, #2248	; 0x8c8
      else {
        /* Block bigger enough, must split it.*/
        /*lint -save -e9087 [11.3] Safe cast.*/
        fp = (void *)((uint8_t *)(hp) + sizeof(union heap_header) + size);
        /*lint -restore*/
        fp->h.u.next = hp->h.u.next;
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	f503 6e0d 	add.w	lr, r3, #2256	; 0x8d0
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
 80037aa:	f5a1 610d 	sub.w	r1, r1, #2256	; 0x8d0
      else {
        /* Block bigger enough, must split it.*/
        /*lint -save -e9087 [11.3] Safe cast.*/
        fp = (void *)((uint8_t *)(hp) + sizeof(union heap_header) + size);
        /*lint -restore*/
        fp->h.u.next = hp->h.u.next;
 80037ae:	f8c3 08d0 	str.w	r0, [r3, #2256]	; 0x8d0
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
 80037b2:	f8ce 1004 	str.w	r1, [lr, #4]
        qp->h.u.next = fp;
 80037b6:	f8c2 e000 	str.w	lr, [r2]
        hp->h.size = size;
 80037ba:	605c      	str	r4, [r3, #4]
 80037bc:	e7e9      	b.n	8003792 <main+0x522>
  usbp->transmitting  = 0;
  usbp->receiving     = 0;

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 80037be:	469b      	mov	fp, r3
    /* Clock activation.*/
#if STM32_USB_USE_USB1
    if (&USBD1 == usbp) {
      /* USB clock enabled.*/
      rccEnableUSB(FALSE);
 80037c0:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8003874 <main+0x604>
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 80037c4:	4926      	ldr	r1, [pc, #152]	; (8003860 <main+0x5f0>)
 80037c6:	f8d9 401c 	ldr.w	r4, [r9, #28]
      /* Powers up the transceiver while holding the USB in reset state.*/
      STM32_USB->CNTR = CNTR_FRES;
 80037ca:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 8003878 <main+0x608>
  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_USB1
    if (&USBD1 == usbp) {
      /* USB clock enabled.*/
      rccEnableUSB(FALSE);
 80037ce:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
  usbp->status        = 0;
 80037d2:	f8a2 307c 	strh.w	r3, [r2, #124]	; 0x7c
  usbp->address       = 0;
 80037d6:	f882 307e 	strb.w	r3, [r2, #126]	; 0x7e
  usbp->configuration = 0;
 80037da:	f882 307f 	strb.w	r3, [r2, #127]	; 0x7f
  usbp->transmitting  = 0;
 80037de:	8113      	strh	r3, [r2, #8]
  usbp->receiving     = 0;
 80037e0:	8153      	strh	r3, [r2, #10]
 80037e2:	f8c9 401c 	str.w	r4, [r9, #28]
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 80037e6:	f44f 2400 	mov.w	r4, #524288	; 0x80000
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 80037ea:	f04f 09d0 	mov.w	r9, #208	; 0xd0
      /* Powers up the transceiver while holding the USB in reset state.*/
      STM32_USB->CNTR = CNTR_FRES;
 80037ee:	f8ce c040 	str.w	ip, [lr, #64]	; 0x40
 80037f2:	f881 9313 	strb.w	r9, [r1, #787]	; 0x313
 80037f6:	f04f 0ce0 	mov.w	ip, #224	; 0xe0
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 80037fa:	f8c1 4180 	str.w	r4, [r1, #384]	; 0x180
 80037fe:	f44f 1980 	mov.w	r9, #1048576	; 0x100000
  NVIC->ISER[n >> 5] = 1 << (n & 0x1F);
 8003802:	600c      	str	r4, [r1, #0]
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
 8003804:	2402      	movs	r4, #2
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 8003806:	f881 c314 	strb.w	ip, [r1, #788]	; 0x314
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 800380a:	f8c1 9180 	str.w	r9, [r1, #384]	; 0x180
  NVIC->ISER[n >> 5] = 1 << (n & 0x1F);
 800380e:	f8c1 9000 	str.w	r9, [r1]
#if STM32_USB1_HP_NUMBER != STM32_USB1_LP_NUMBER
      nvicEnableVector(STM32_USB1_HP_NUMBER, STM32_USB_USB1_HP_IRQ_PRIORITY);
#endif
      nvicEnableVector(STM32_USB1_LP_NUMBER, STM32_USB_USB1_LP_IRQ_PRIORITY);
      /* Releases the USB reset.*/
      STM32_USB->CNTR = 0;
 8003812:	f8ce 3040 	str.w	r3, [lr, #64]	; 0x40
 8003816:	7014      	strb	r4, [r2, #0]
  usbp->transmitting  = 0;
  usbp->receiving     = 0;

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 8003818:	f840 bf04 	str.w	fp, [r0, #4]!
  usbp->configuration = 0;
  usbp->transmitting  = 0;
  usbp->receiving     = 0;

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800381c:	4582      	cmp	sl, r0
    usbp->epc[i] = NULL;
 800381e:	f04f 0300 	mov.w	r3, #0
  usbp->configuration = 0;
  usbp->transmitting  = 0;
  usbp->receiving     = 0;

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8003822:	d1f9      	bne.n	8003818 <main+0x5a8>

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_WAITING_SETUP;

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8003824:	4808      	ldr	r0, [pc, #32]	; (8003848 <main+0x5d8>)
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_WAITING_SETUP;
 8003826:	f888 3064 	strb.w	r3, [r8, #100]	; 0x64

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800382a:	f7fe faa1 	bl	8001d70 <usb_lld_reset>
 800382e:	e727      	b.n	8003680 <main+0x410>
		rfhelp_restart();
 8003830:	f7fe ffde 	bl	80027f0 <rfhelp_restart>
 8003834:	e675      	b.n	8003522 <main+0x2b2>
 8003836:	bf00      	nop
 8003838:	08004660 	.word	0x08004660
 800383c:	40010c00 	.word	0x40010c00
 8003840:	20001420 	.word	0x20001420
 8003844:	08004470 	.word	0x08004470
 8003848:	20001418 	.word	0x20001418
 800384c:	20001758 	.word	0x20001758
 8003850:	08002de1 	.word	0x08002de1
 8003854:	200018c8 	.word	0x200018c8
 8003858:	200018c0 	.word	0x200018c0
 800385c:	200018b8 	.word	0x200018b8
 8003860:	e000e100 	.word	0xe000e100
 8003864:	200018a8 	.word	0x200018a8
 8003868:	080014f1 	.word	0x080014f1
 800386c:	08004730 	.word	0x08004730
 8003870:	08000211 	.word	0x08000211
 8003874:	40021000 	.word	0x40021000
 8003878:	40005c00 	.word	0x40005c00
 800387c:	00000000 	.word	0x00000000

08003880 <dmaStreamAllocate.constprop.33>:
 * @retval FALSE        no error, stream taken.
 * @retval TRUE         error, stream already taken.
 *
 * @special
 */
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
 8003880:	b4f0      	push	{r4, r5, r6, r7}
                       void *param) {

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
 8003882:	4d22      	ldr	r5, [pc, #136]	; (800390c <dmaStreamAllocate.constprop.33+0x8c>)
 8003884:	7a44      	ldrb	r4, [r0, #9]
 8003886:	2301      	movs	r3, #1
 8003888:	682a      	ldr	r2, [r5, #0]
 800388a:	fa03 f604 	lsl.w	r6, r3, r4
 800388e:	4216      	tst	r6, r2
 8003890:	d135      	bne.n	80038fe <dmaStreamAllocate.constprop.33+0x7e>
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 8003892:	4b1f      	ldr	r3, [pc, #124]	; (8003910 <dmaStreamAllocate.constprop.33+0x90>)
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 8003894:	4332      	orrs	r2, r6
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 8003896:	4f1f      	ldr	r7, [pc, #124]	; (8003914 <dmaStreamAllocate.constprop.33+0x94>)
 8003898:	eb03 06c4 	add.w	r6, r3, r4, lsl #3
  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 800389c:	f843 1034 	str.w	r1, [r3, r4, lsl #3]
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 80038a0:	0653      	lsls	r3, r2, #25
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 80038a2:	602a      	str	r2, [r5, #0]
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 80038a4:	6077      	str	r7, [r6, #4]
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 80038a6:	d004      	beq.n	80038b2 <dmaStreamAllocate.constprop.33+0x32>
    rccEnableDMA1(FALSE);
 80038a8:	4a1b      	ldr	r2, [pc, #108]	; (8003918 <dmaStreamAllocate.constprop.33+0x98>)
 80038aa:	6953      	ldr	r3, [r2, #20]
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	6153      	str	r3, [r2, #20]
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);
#endif

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 80038b2:	6802      	ldr	r2, [r0, #0]
 80038b4:	6846      	ldr	r6, [r0, #4]
 80038b6:	6815      	ldr	r5, [r2, #0]
 80038b8:	240f      	movs	r4, #15
 80038ba:	f025 050f 	bic.w	r5, r5, #15
 80038be:	6015      	str	r5, [r2, #0]
 80038c0:	7a05      	ldrb	r5, [r0, #8]
  dmastp->channel->CCR = STM32_DMA_CCR_RESET_VALUE;
 80038c2:	2300      	movs	r3, #0
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);
#endif

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 80038c4:	40ac      	lsls	r4, r5
 80038c6:	6034      	str	r4, [r6, #0]
  dmastp->channel->CCR = STM32_DMA_CCR_RESET_VALUE;
 80038c8:	6013      	str	r3, [r2, #0]

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
 80038ca:	b1d9      	cbz	r1, 8003904 <dmaStreamAllocate.constprop.33+0x84>
    nvicEnableVector(dmastp->vector, priority);
 80038cc:	7a81      	ldrb	r1, [r0, #10]
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 80038ce:	2001      	movs	r0, #1
 80038d0:	094a      	lsrs	r2, r1, #5
 80038d2:	0092      	lsls	r2, r2, #2
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 80038d4:	f101 4460 	add.w	r4, r1, #3758096384	; 0xe0000000
 80038d8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 80038dc:	f001 011f 	and.w	r1, r1, #31
 80038e0:	fa00 f101 	lsl.w	r1, r0, r1
 80038e4:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 80038e8:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
 80038ec:	25a0      	movs	r5, #160	; 0xa0
 80038ee:	f884 5300 	strb.w	r5, [r4, #768]	; 0x300
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 80038f2:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5] = 1 << (n & 0x1F);
 80038f6:	6011      	str	r1, [r2, #0]
 80038f8:	4618      	mov	r0, r3

  return FALSE;
}
 80038fa:	bcf0      	pop	{r4, r5, r6, r7}
 80038fc:	4770      	bx	lr

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;
 80038fe:	4618      	mov	r0, r3
  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
    nvicEnableVector(dmastp->vector, priority);

  return FALSE;
}
 8003900:	bcf0      	pop	{r4, r5, r6, r7}
 8003902:	4770      	bx	lr
  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
  dmastp->channel->CCR = STM32_DMA_CCR_RESET_VALUE;

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
 8003904:	4608      	mov	r0, r1
    nvicEnableVector(dmastp->vector, priority);

  return FALSE;
}
 8003906:	bcf0      	pop	{r4, r5, r6, r7}
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	20001a98 	.word	0x20001a98
 8003910:	20001a60 	.word	0x20001a60
 8003914:	20001a30 	.word	0x20001a30
 8003918:	40021000 	.word	0x40021000
 800391c:	00000000 	.word	0x00000000

08003920 <chSchWakeupS.constprop.55>:
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8003920:	b470      	push	{r4, r5, r6}
 8003922:	4604      	mov	r4, r0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8003924:	4b13      	ldr	r3, [pc, #76]	; (8003974 <chSchWakeupS.constprop.55+0x54>)
 8003926:	6881      	ldr	r1, [r0, #8]
 8003928:	699d      	ldr	r5, [r3, #24]

  chDbgCheckClassS();

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->p_u.rdymsg = msg;
 800392a:	2600      	movs	r6, #0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800392c:	68a8      	ldr	r0, [r5, #8]

  chDbgCheckClassS();

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->p_u.rdymsg = msg;
 800392e:	6226      	str	r6, [r4, #32]

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8003930:	4281      	cmp	r1, r0
 8003932:	d80b      	bhi.n	800394c <chSchWakeupS.constprop.55+0x2c>
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8003934:	7726      	strb	r6, [r4, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 8003936:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	4291      	cmp	r1, r2
 800393c:	d9fb      	bls.n	8003936 <chSchWakeupS.constprop.55+0x16>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800393e:	685a      	ldr	r2, [r3, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 8003940:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
 8003942:	6062      	str	r2, [r4, #4]
  tp->p_prev->p_next = tp;
 8003944:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 8003946:	605c      	str	r4, [r3, #4]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 8003948:	bc70      	pop	{r4, r5, r6}
 800394a:	4770      	bx	lr
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
  cp = (thread_t *)&ch.rlist.r_queue;
 800394c:	461a      	mov	r2, r3
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800394e:	772e      	strb	r6, [r5, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 8003950:	6812      	ldr	r2, [r2, #0]
  } while (cp->p_prio >= tp->p_prio);
 8003952:	6891      	ldr	r1, [r2, #8]
 8003954:	4288      	cmp	r0, r1
 8003956:	d9fb      	bls.n	8003950 <chSchWakeupS.constprop.55+0x30>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8003958:	6850      	ldr	r0, [r2, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 800395a:	2601      	movs	r6, #1
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800395c:	6068      	str	r0, [r5, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800395e:	602a      	str	r2, [r5, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8003960:	6005      	str	r5, [r0, #0]
  cp->p_prev = tp;
 8003962:	6055      	str	r5, [r2, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 8003964:	7726      	strb	r6, [r4, #28]
    chSysSwitch(ntp, otp);
 8003966:	4629      	mov	r1, r5
 8003968:	4620      	mov	r0, r4
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
    setcurrp(ntp);
 800396a:	619c      	str	r4, [r3, #24]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 800396c:	bc70      	pop	{r4, r5, r6}
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
 800396e:	f7fc bc47 	b.w	8000200 <_port_switch>
 8003972:	bf00      	nop
 8003974:	200018e0 	.word	0x200018e0
	...

08003980 <chThdCreateStatic.constprop.54>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
 8003980:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003984:	469a      	mov	sl, r3
 8003986:	4696      	mov	lr, r2
 8003988:	4604      	mov	r4, r0
 800398a:	2320      	movs	r3, #32
 800398c:	f383 8811 	msr	BASEPRI, r3
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8003990:	4e17      	ldr	r6, [pc, #92]	; (80039f0 <chThdCreateStatic.constprop.54+0x70>)

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8003992:	3924      	subs	r1, #36	; 0x24
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8003994:	6972      	ldr	r2, [r6, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8003996:	f8df b05c 	ldr.w	fp, [pc, #92]	; 80039f4 <chThdCreateStatic.constprop.54+0x74>
 800399a:	2500      	movs	r5, #0
 800399c:	1847      	adds	r7, r0, r1
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800399e:	f100 0328 	add.w	r3, r0, #40	; 0x28
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 80039a2:	f100 0c24 	add.w	ip, r0, #36	; 0x24
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 80039a6:	f04f 0902 	mov.w	r9, #2
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 80039aa:	f04f 0801 	mov.w	r8, #1

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 80039ae:	60c7      	str	r7, [r0, #12]
 80039b0:	f840 a001 	str.w	sl, [r0, r1]
 80039b4:	607d      	str	r5, [r7, #4]
 80039b6:	f8c7 b020 	str.w	fp, [r7, #32]
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 80039ba:	f8c0 e008 	str.w	lr, [r0, #8]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80039be:	6106      	str	r6, [r0, #16]
 80039c0:	6142      	str	r2, [r0, #20]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 80039c2:	7745      	strb	r5, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 80039c4:	f8c0 e03c 	str.w	lr, [r0, #60]	; 0x3c
  tp->p_mtxlist = NULL;
 80039c8:	6385      	str	r5, [r0, #56]	; 0x38
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 80039ca:	6345      	str	r5, [r0, #52]	; 0x34
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 80039cc:	6185      	str	r5, [r0, #24]
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 80039ce:	f880 901c 	strb.w	r9, [r0, #28]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 80039d2:	f880 801e 	strb.w	r8, [r0, #30]
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80039d6:	6110      	str	r0, [r2, #16]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 80039d8:	f8c0 c024 	str.w	ip, [r0, #36]	; 0x24
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 80039dc:	6283      	str	r3, [r0, #40]	; 0x28
  tqp->p_prev = (thread_t *)tqp;
 80039de:	62c3      	str	r3, [r0, #44]	; 0x2c
 80039e0:	6170      	str	r0, [r6, #20]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
 80039e2:	f7ff ff9d 	bl	8003920 <chSchWakeupS.constprop.55>
 80039e6:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 80039ea:	4620      	mov	r0, r4
 80039ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039f0:	200018e0 	.word	0x200018e0
 80039f4:	08000211 	.word	0x08000211
	...

08003a00 <chTMStartMeasurementX.constprop.52>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8003a00:	4b01      	ldr	r3, [pc, #4]	; (8003a08 <chTMStartMeasurementX.constprop.52+0x8>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8003a04:	6083      	str	r3, [r0, #8]
 8003a06:	4770      	bx	lr
 8003a08:	e0001000 	.word	0xe0001000
 8003a0c:	00000000 	.word	0x00000000

08003a10 <spiStart.constprop.31>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] config    pointer to the @p SPIConfig object
 *
 * @api
 */
void spiStart(SPIDriver *spip, const SPIConfig *config) {
 8003a10:	b538      	push	{r3, r4, r5, lr}
 8003a12:	2320      	movs	r3, #32
 8003a14:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");
  spip->config = config;
 8003a18:	4c1f      	ldr	r4, [pc, #124]	; (8003a98 <spiStart.constprop.31+0x88>)
 8003a1a:	4b20      	ldr	r3, [pc, #128]	; (8003a9c <spiStart.constprop.31+0x8c>)
 * @notapi
 */
void spi_lld_start(SPIDriver *spip) {

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8003a1c:	7822      	ldrb	r2, [r4, #0]
 8003a1e:	6063      	str	r3, [r4, #4]
 8003a20:	2a01      	cmp	r2, #1
 8003a22:	d021      	beq.n	8003a68 <spiStart.constprop.31+0x58>
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8003a24:	895a      	ldrh	r2, [r3, #10]
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003a26:	6ae3      	ldr	r3, [r4, #44]	; 0x2c

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003a28:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8003a2a:	0510      	lsls	r0, r2, #20
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003a2c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003a30:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8003a34:	bf48      	it	mi
 8003a36:	f443 63a0 	orrmi.w	r3, r3, #1280	; 0x500
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8003a3a:	62e3      	str	r3, [r4, #44]	; 0x2c
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8003a3c:	bf48      	it	mi
 8003a3e:	f441 61a0 	orrmi.w	r1, r1, #1280	; 0x500
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8003a42:	69e3      	ldr	r3, [r4, #28]
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8003a44:	62a1      	str	r1, [r4, #40]	; 0x28
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 8003a46:	f442 7241 	orr.w	r2, r2, #772	; 0x304
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8003a4a:	2100      	movs	r1, #0
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
                    SPI_CR1_SSI;
  spip->spi->CR2  = SPI_CR2_SSOE | SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 8003a4c:	2007      	movs	r0, #7
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8003a4e:	8019      	strh	r1, [r3, #0]
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 8003a50:	801a      	strh	r2, [r3, #0]
                    SPI_CR1_SSI;
  spip->spi->CR2  = SPI_CR2_SSOE | SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 8003a52:	8098      	strh	r0, [r3, #4]
  spip->spi->CR1 |= SPI_CR1_SPE;
 8003a54:	881a      	ldrh	r2, [r3, #0]
  spi_lld_start(spip);
  spip->state = SPI_READY;
 8003a56:	2002      	movs	r0, #2
 8003a58:	b292      	uxth	r2, r2
 8003a5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a5e:	801a      	strh	r2, [r3, #0]
 8003a60:	7020      	strb	r0, [r4, #0]
 8003a62:	f381 8811 	msr	BASEPRI, r1
 8003a66:	bd38      	pop	{r3, r4, r5, pc}
  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
#if STM32_SPI_USE_SPI1
    if (&SPID1 == spip) {
      bool b;
      b = dmaStreamAllocate(spip->dmarx,
 8003a68:	490d      	ldr	r1, [pc, #52]	; (8003aa0 <spiStart.constprop.31+0x90>)
 8003a6a:	6a20      	ldr	r0, [r4, #32]
 8003a6c:	f7ff ff08 	bl	8003880 <dmaStreamAllocate.constprop.33>
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      b = dmaStreamAllocate(spip->dmatx,
 8003a70:	490c      	ldr	r1, [pc, #48]	; (8003aa4 <spiStart.constprop.31+0x94>)
 8003a72:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003a74:	f7ff ff04 	bl	8003880 <dmaStreamAllocate.constprop.33>
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI1(FALSE);
 8003a78:	490b      	ldr	r1, [pc, #44]	; (8003aa8 <spiStart.constprop.31+0x98>)
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8003a7a:	6a25      	ldr	r5, [r4, #32]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8003a7c:	6a60      	ldr	r0, [r4, #36]	; 0x24
      b = dmaStreamAllocate(spip->dmatx,
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI1(FALSE);
 8003a7e:	698b      	ldr	r3, [r1, #24]
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8003a80:	69e2      	ldr	r2, [r4, #28]
 8003a82:	682d      	ldr	r5, [r5, #0]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8003a84:	6800      	ldr	r0, [r0, #0]
      b = dmaStreamAllocate(spip->dmatx,
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI1(FALSE);
 8003a86:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8003a8a:	320c      	adds	r2, #12
      b = dmaStreamAllocate(spip->dmatx,
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI1(FALSE);
 8003a8c:	618b      	str	r3, [r1, #24]
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8003a8e:	60aa      	str	r2, [r5, #8]
 8003a90:	6863      	ldr	r3, [r4, #4]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8003a92:	6082      	str	r2, [r0, #8]
 8003a94:	e7c6      	b.n	8003a24 <spiStart.constprop.31+0x14>
 8003a96:	bf00      	nop
 8003a98:	20001a30 	.word	0x20001a30
 8003a9c:	080047a0 	.word	0x080047a0
 8003aa0:	08001ae1 	.word	0x08001ae1
 8003aa4:	080014b1 	.word	0x080014b1
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	00000000 	.word	0x00000000

08003ab0 <spiSelect.constprop.29>:
 8003ab0:	2320      	movs	r3, #32
 8003ab2:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
void spi_lld_select(SPIDriver *spip) {

  palClearPad(spip->config->ssport, spip->config->sspad);
 8003ab6:	4a05      	ldr	r2, [pc, #20]	; (8003acc <spiSelect.constprop.29+0x1c>)
 8003ab8:	2301      	movs	r3, #1
 8003aba:	6852      	ldr	r2, [r2, #4]
 8003abc:	2100      	movs	r1, #0
 8003abe:	8910      	ldrh	r0, [r2, #8]
 8003ac0:	6852      	ldr	r2, [r2, #4]
 8003ac2:	4083      	lsls	r3, r0
 8003ac4:	6153      	str	r3, [r2, #20]
 8003ac6:	f381 8811 	msr	BASEPRI, r1
 8003aca:	4770      	bx	lr
 8003acc:	20001a30 	.word	0x20001a30

08003ad0 <spiUnselect.constprop.27>:
 8003ad0:	2320      	movs	r3, #32
 8003ad2:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
void spi_lld_unselect(SPIDriver *spip) {

  palSetPad(spip->config->ssport, spip->config->sspad);
 8003ad6:	4a05      	ldr	r2, [pc, #20]	; (8003aec <spiUnselect.constprop.27+0x1c>)
 8003ad8:	2301      	movs	r3, #1
 8003ada:	6852      	ldr	r2, [r2, #4]
 8003adc:	2100      	movs	r1, #0
 8003ade:	8910      	ldrh	r0, [r2, #8]
 8003ae0:	6852      	ldr	r2, [r2, #4]
 8003ae2:	4083      	lsls	r3, r0
 8003ae4:	6113      	str	r3, [r2, #16]
 8003ae6:	f381 8811 	msr	BASEPRI, r1
 8003aea:	4770      	bx	lr
 8003aec:	20001a30 	.word	0x20001a30

08003af0 <spi_lld_exchange.constprop.26>:
 * @notapi
 */
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8003af0:	4b0d      	ldr	r3, [pc, #52]	; (8003b28 <spi_lld_exchange.constprop.26+0x38>)
 * @param[in] txbuf     the pointer to the transmit buffer
 * @param[out] rxbuf    the pointer to the receive buffer
 *
 * @notapi
 */
void spi_lld_exchange(SPIDriver *spip, size_t n,
 8003af2:	b4f0      	push	{r4, r5, r6, r7}
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8003af4:	6a1a      	ldr	r2, [r3, #32]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8003af6:	6a5f      	ldr	r7, [r3, #36]	; 0x24
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);
 8003af8:	6a9d      	ldr	r5, [r3, #40]	; 0x28

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8003afa:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 * @notapi
 */
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8003afc:	6812      	ldr	r2, [r2, #0]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8003afe:	683b      	ldr	r3, [r7, #0]
 */
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8003b00:	2601      	movs	r6, #1
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);
 8003b02:	f045 0580 	orr.w	r5, r5, #128	; 0x80

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8003b06:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 * @notapi
 */
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8003b0a:	60d1      	str	r1, [r2, #12]
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8003b0c:	6056      	str	r6, [r2, #4]
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);
 8003b0e:	6015      	str	r5, [r2, #0]

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8003b10:	60d8      	str	r0, [r3, #12]
  dmaStreamSetTransactionSize(spip->dmatx, n);
 8003b12:	605e      	str	r6, [r3, #4]
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8003b14:	601c      	str	r4, [r3, #0]

  dmaStreamEnable(spip->dmarx);
 8003b16:	6811      	ldr	r1, [r2, #0]
 8003b18:	4331      	orrs	r1, r6
 8003b1a:	6011      	str	r1, [r2, #0]
  dmaStreamEnable(spip->dmatx);
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	4332      	orrs	r2, r6
 8003b20:	601a      	str	r2, [r3, #0]
}
 8003b22:	bcf0      	pop	{r4, r5, r6, r7}
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	20001a30 	.word	0x20001a30
 8003b2c:	00000000 	.word	0x00000000

08003b30 <spiSend.constprop.23>:
 * @param[in] n         number of words to send
 * @param[in] txbuf     the pointer to the transmit buffer
 *
 * @api
 */
void spiSend(SPIDriver *spip, size_t n, const void *txbuf) {
 8003b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b32:	2320      	movs	r3, #32
 8003b34:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck((spip != NULL) && (n > 0U) && (txbuf != NULL));

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
  osalDbgAssert(spip->config->end_cb == NULL, "has callback");
  spiStartSendI(spip, n, txbuf);
 8003b38:	4b11      	ldr	r3, [pc, #68]	; (8003b80 <spiSend.constprop.23+0x50>)
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8003b3a:	4f12      	ldr	r7, [pc, #72]	; (8003b84 <spiSend.constprop.23+0x54>)
 8003b3c:	6a1c      	ldr	r4, [r3, #32]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8003b3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8003b40:	6add      	ldr	r5, [r3, #44]	; 0x2c
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8003b42:	6824      	ldr	r4, [r4, #0]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8003b44:	6812      	ldr	r2, [r2, #0]
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 8003b46:	6a9e      	ldr	r6, [r3, #40]	; 0x28
 8003b48:	f04f 0e03 	mov.w	lr, #3

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8003b4c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8003b50:	60e7      	str	r7, [r4, #12]
 8003b52:	f883 e000 	strb.w	lr, [r3]
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8003b56:	6060      	str	r0, [r4, #4]
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 8003b58:	6026      	str	r6, [r4, #0]

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8003b5a:	60d1      	str	r1, [r2, #12]
  dmaStreamSetTransactionSize(spip->dmatx, n);
 8003b5c:	6050      	str	r0, [r2, #4]
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8003b5e:	6015      	str	r5, [r2, #0]

  dmaStreamEnable(spip->dmarx);
 8003b60:	6821      	ldr	r1, [r4, #0]
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 8003b62:	f103 0008 	add.w	r0, r3, #8
 8003b66:	f041 0301 	orr.w	r3, r1, #1
 8003b6a:	6023      	str	r3, [r4, #0]
  dmaStreamEnable(spip->dmatx);
 8003b6c:	6813      	ldr	r3, [r2, #0]
 8003b6e:	f043 0301 	orr.w	r3, r3, #1
 8003b72:	6013      	str	r3, [r2, #0]
 8003b74:	f7fd fa1c 	bl	8000fb0 <chThdSuspendS>
 8003b78:	2300      	movs	r3, #0
 8003b7a:	f383 8811 	msr	BASEPRI, r3
 8003b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b80:	20001a30 	.word	0x20001a30
 8003b84:	20001a9c 	.word	0x20001a9c
	...

08003b90 <spi_lld_receive.constprop.22>:
 * @param[in] n         number of words to receive
 * @param[out] rxbuf    the pointer to the receive buffer
 *
 * @notapi
 */
void spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {
 8003b90:	b4f0      	push	{r4, r5, r6, r7}

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8003b92:	4c0d      	ldr	r4, [pc, #52]	; (8003bc8 <spi_lld_receive.constprop.22+0x38>)
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode | STM32_DMA_CR_MINC);

  dmaStreamSetMemory0(spip->dmatx, &dummytx);
 8003b94:	4f0d      	ldr	r7, [pc, #52]	; (8003bcc <spi_lld_receive.constprop.22+0x3c>)
 */
void spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode | STM32_DMA_CR_MINC);
 8003b96:	f104 0220 	add.w	r2, r4, #32
 8003b9a:	ca2c      	ldmia	r2, {r2, r3, r5}

  dmaStreamSetMemory0(spip->dmatx, &dummytx);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode);
 8003b9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 *
 * @notapi
 */
void spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8003b9e:	6812      	ldr	r2, [r2, #0]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode | STM32_DMA_CR_MINC);

  dmaStreamSetMemory0(spip->dmatx, &dummytx);
 8003ba0:	681b      	ldr	r3, [r3, #0]
 */
void spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode | STM32_DMA_CR_MINC);
 8003ba2:	f045 0480 	orr.w	r4, r5, #128	; 0x80
 *
 * @notapi
 */
void spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8003ba6:	60d1      	str	r1, [r2, #12]
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8003ba8:	6050      	str	r0, [r2, #4]
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode | STM32_DMA_CR_MINC);
 8003baa:	6014      	str	r4, [r2, #0]

  dmaStreamSetMemory0(spip->dmatx, &dummytx);
 8003bac:	60df      	str	r7, [r3, #12]
  dmaStreamSetTransactionSize(spip->dmatx, n);
 8003bae:	6058      	str	r0, [r3, #4]
  dmaStreamSetMode(spip->dmatx, spip->txdmamode);
 8003bb0:	601e      	str	r6, [r3, #0]

  dmaStreamEnable(spip->dmarx);
 8003bb2:	6811      	ldr	r1, [r2, #0]
  dmaStreamEnable(spip->dmatx);
}
 8003bb4:	bcf0      	pop	{r4, r5, r6, r7}

  dmaStreamSetMemory0(spip->dmatx, &dummytx);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode);

  dmaStreamEnable(spip->dmarx);
 8003bb6:	f041 0101 	orr.w	r1, r1, #1
 8003bba:	6011      	str	r1, [r2, #0]
  dmaStreamEnable(spip->dmatx);
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	f042 0201 	orr.w	r2, r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]
}
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	20001a30 	.word	0x20001a30
 8003bcc:	200018d8 	.word	0x200018d8

08003bd0 <_strtok.constprop.16>:
/**
 * @brief   Shell termination event source.
 */
event_source_t shell_terminated;

static char *_strtok(char *str, const char *delim, char **saveptr) {
 8003bd0:	b538      	push	{r3, r4, r5, lr}
 8003bd2:	460d      	mov	r5, r1
  char *token;
  if (str)
 8003bd4:	4604      	mov	r4, r0
 8003bd6:	b190      	cbz	r0, 8003bfe <_strtok.constprop.16+0x2e>
    *saveptr = str;
 8003bd8:	6028      	str	r0, [r5, #0]
  token = *saveptr;

  if (!token)
    return NULL;

  token += strspn(token, delim);
 8003bda:	4620      	mov	r0, r4
 8003bdc:	490b      	ldr	r1, [pc, #44]	; (8003c0c <_strtok.constprop.16+0x3c>)
 8003bde:	f000 f90f 	bl	8003e00 <strspn>
 8003be2:	4404      	add	r4, r0
  *saveptr = strpbrk(token, delim);
 8003be4:	4620      	mov	r0, r4
 8003be6:	4909      	ldr	r1, [pc, #36]	; (8003c0c <_strtok.constprop.16+0x3c>)
 8003be8:	f000 f8e2 	bl	8003db0 <strpbrk>
  if (*saveptr)
 8003bec:	b160      	cbz	r0, 8003c08 <_strtok.constprop.16+0x38>
    *(*saveptr)++ = '\0';
 8003bee:	1c42      	adds	r2, r0, #1
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	602a      	str	r2, [r5, #0]
 8003bf4:	7003      	strb	r3, [r0, #0]

  return *token ? token : NULL;
 8003bf6:	7823      	ldrb	r3, [r4, #0]
 8003bf8:	b123      	cbz	r3, 8003c04 <_strtok.constprop.16+0x34>
 8003bfa:	4620      	mov	r0, r4
}
 8003bfc:	bd38      	pop	{r3, r4, r5, pc}

static char *_strtok(char *str, const char *delim, char **saveptr) {
  char *token;
  if (str)
    *saveptr = str;
  token = *saveptr;
 8003bfe:	680c      	ldr	r4, [r1, #0]

  if (!token)
 8003c00:	2c00      	cmp	r4, #0
 8003c02:	d1ea      	bne.n	8003bda <_strtok.constprop.16+0xa>
    return NULL;
 8003c04:	2000      	movs	r0, #0
 8003c06:	bd38      	pop	{r3, r4, r5, pc}

  token += strspn(token, delim);
  *saveptr = strpbrk(token, delim);
 8003c08:	6028      	str	r0, [r5, #0]
 8003c0a:	e7f4      	b.n	8003bf6 <_strtok.constprop.16+0x26>
 8003c0c:	080047b0 	.word	0x080047b0

08003c10 <long_to_string_with_divisor.constprop.15>:
#include "memstreams.h"

#define MAX_FILLER 11
#define FLOAT_PRECISION 9

static char *long_to_string_with_divisor(char *p,
 8003c10:	b4f0      	push	{r4, r5, r6, r7}
    ll = num;
  } else {
    ll = divisor;
  }

  q = p + MAX_FILLER;
 8003c12:	f100 070b 	add.w	r7, r0, #11
 8003c16:	463c      	mov	r4, r7
 8003c18:	460d      	mov	r5, r1
  do {
    i = (int)(l % radix);
 8003c1a:	fbb1 f6f2 	udiv	r6, r1, r2
    i += '0';
    if (i > '9')
      i += 'A' - '0' - 10;
    *--q = i;
    l /= radix;
  } while ((ll /= radix) != 0);
 8003c1e:	fbb5 f5f2 	udiv	r5, r5, r2
    ll = divisor;
  }

  q = p + MAX_FILLER;
  do {
    i = (int)(l % radix);
 8003c22:	fb02 1116 	mls	r1, r2, r6, r1
    i += '0';
 8003c26:	f101 0330 	add.w	r3, r1, #48	; 0x30
    if (i > '9')
 8003c2a:	2b39      	cmp	r3, #57	; 0x39
      i += 'A' - '0' - 10;
 8003c2c:	bfc8      	it	gt
 8003c2e:	f101 0337 	addgt.w	r3, r1, #55	; 0x37
    *--q = i;
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	f804 3d01 	strb.w	r3, [r4, #-1]!
    l /= radix;
 8003c38:	4631      	mov	r1, r6
  } while ((ll /= radix) != 0);
 8003c3a:	2d00      	cmp	r5, #0
 8003c3c:	d1ed      	bne.n	8003c1a <long_to_string_with_divisor.constprop.15+0xa>

  i = (int)(p + MAX_FILLER - q);
 8003c3e:	1b3a      	subs	r2, r7, r4
 8003c40:	4402      	add	r2, r0
 8003c42:	e001      	b.n	8003c48 <long_to_string_with_divisor.constprop.15+0x38>
 8003c44:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  do
    *p++ = *q++;
 8003c48:	f800 3b01 	strb.w	r3, [r0], #1
  while (--i);
 8003c4c:	4290      	cmp	r0, r2
 8003c4e:	d1f9      	bne.n	8003c44 <long_to_string_with_divisor.constprop.15+0x34>

  return p;
}
 8003c50:	bcf0      	pop	{r4, r5, r6, r7}
 8003c52:	4770      	bx	lr
	...

08003c60 <memcmp>:
 8003c60:	2a03      	cmp	r2, #3
 8003c62:	b470      	push	{r4, r5, r6}
 8003c64:	d926      	bls.n	8003cb4 <memcmp+0x54>
 8003c66:	ea40 0301 	orr.w	r3, r0, r1
 8003c6a:	079b      	lsls	r3, r3, #30
 8003c6c:	d011      	beq.n	8003c92 <memcmp+0x32>
 8003c6e:	7804      	ldrb	r4, [r0, #0]
 8003c70:	780d      	ldrb	r5, [r1, #0]
 8003c72:	42ac      	cmp	r4, r5
 8003c74:	d122      	bne.n	8003cbc <memcmp+0x5c>
 8003c76:	4402      	add	r2, r0
 8003c78:	1c43      	adds	r3, r0, #1
 8003c7a:	e005      	b.n	8003c88 <memcmp+0x28>
 8003c7c:	f813 4b01 	ldrb.w	r4, [r3], #1
 8003c80:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8003c84:	42ac      	cmp	r4, r5
 8003c86:	d119      	bne.n	8003cbc <memcmp+0x5c>
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d1f7      	bne.n	8003c7c <memcmp+0x1c>
 8003c8c:	2000      	movs	r0, #0
 8003c8e:	bc70      	pop	{r4, r5, r6}
 8003c90:	4770      	bx	lr
 8003c92:	460c      	mov	r4, r1
 8003c94:	4603      	mov	r3, r0
 8003c96:	681e      	ldr	r6, [r3, #0]
 8003c98:	6825      	ldr	r5, [r4, #0]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	42ae      	cmp	r6, r5
 8003c9e:	4621      	mov	r1, r4
 8003ca0:	f103 0304 	add.w	r3, r3, #4
 8003ca4:	f104 0404 	add.w	r4, r4, #4
 8003ca8:	d104      	bne.n	8003cb4 <memcmp+0x54>
 8003caa:	3a04      	subs	r2, #4
 8003cac:	2a03      	cmp	r2, #3
 8003cae:	4618      	mov	r0, r3
 8003cb0:	4621      	mov	r1, r4
 8003cb2:	d8f0      	bhi.n	8003c96 <memcmp+0x36>
 8003cb4:	2a00      	cmp	r2, #0
 8003cb6:	d1da      	bne.n	8003c6e <memcmp+0xe>
 8003cb8:	4610      	mov	r0, r2
 8003cba:	e7e8      	b.n	8003c8e <memcmp+0x2e>
 8003cbc:	1b60      	subs	r0, r4, r5
 8003cbe:	bc70      	pop	{r4, r5, r6}
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
	...

08003cd0 <memset>:
 8003cd0:	b470      	push	{r4, r5, r6}
 8003cd2:	0784      	lsls	r4, r0, #30
 8003cd4:	d046      	beq.n	8003d64 <memset+0x94>
 8003cd6:	1e54      	subs	r4, r2, #1
 8003cd8:	2a00      	cmp	r2, #0
 8003cda:	d041      	beq.n	8003d60 <memset+0x90>
 8003cdc:	b2cd      	uxtb	r5, r1
 8003cde:	4603      	mov	r3, r0
 8003ce0:	e002      	b.n	8003ce8 <memset+0x18>
 8003ce2:	1e62      	subs	r2, r4, #1
 8003ce4:	b3e4      	cbz	r4, 8003d60 <memset+0x90>
 8003ce6:	4614      	mov	r4, r2
 8003ce8:	f803 5b01 	strb.w	r5, [r3], #1
 8003cec:	079a      	lsls	r2, r3, #30
 8003cee:	d1f8      	bne.n	8003ce2 <memset+0x12>
 8003cf0:	2c03      	cmp	r4, #3
 8003cf2:	d92e      	bls.n	8003d52 <memset+0x82>
 8003cf4:	b2cd      	uxtb	r5, r1
 8003cf6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8003cfa:	2c0f      	cmp	r4, #15
 8003cfc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8003d00:	d919      	bls.n	8003d36 <memset+0x66>
 8003d02:	4626      	mov	r6, r4
 8003d04:	f103 0210 	add.w	r2, r3, #16
 8003d08:	3e10      	subs	r6, #16
 8003d0a:	2e0f      	cmp	r6, #15
 8003d0c:	f842 5c10 	str.w	r5, [r2, #-16]
 8003d10:	f842 5c0c 	str.w	r5, [r2, #-12]
 8003d14:	f842 5c08 	str.w	r5, [r2, #-8]
 8003d18:	f842 5c04 	str.w	r5, [r2, #-4]
 8003d1c:	f102 0210 	add.w	r2, r2, #16
 8003d20:	d8f2      	bhi.n	8003d08 <memset+0x38>
 8003d22:	f1a4 0210 	sub.w	r2, r4, #16
 8003d26:	f022 020f 	bic.w	r2, r2, #15
 8003d2a:	f004 040f 	and.w	r4, r4, #15
 8003d2e:	3210      	adds	r2, #16
 8003d30:	2c03      	cmp	r4, #3
 8003d32:	4413      	add	r3, r2
 8003d34:	d90d      	bls.n	8003d52 <memset+0x82>
 8003d36:	461e      	mov	r6, r3
 8003d38:	4622      	mov	r2, r4
 8003d3a:	3a04      	subs	r2, #4
 8003d3c:	2a03      	cmp	r2, #3
 8003d3e:	f846 5b04 	str.w	r5, [r6], #4
 8003d42:	d8fa      	bhi.n	8003d3a <memset+0x6a>
 8003d44:	1f22      	subs	r2, r4, #4
 8003d46:	f022 0203 	bic.w	r2, r2, #3
 8003d4a:	3204      	adds	r2, #4
 8003d4c:	4413      	add	r3, r2
 8003d4e:	f004 0403 	and.w	r4, r4, #3
 8003d52:	b12c      	cbz	r4, 8003d60 <memset+0x90>
 8003d54:	b2c9      	uxtb	r1, r1
 8003d56:	441c      	add	r4, r3
 8003d58:	f803 1b01 	strb.w	r1, [r3], #1
 8003d5c:	42a3      	cmp	r3, r4
 8003d5e:	d1fb      	bne.n	8003d58 <memset+0x88>
 8003d60:	bc70      	pop	{r4, r5, r6}
 8003d62:	4770      	bx	lr
 8003d64:	4614      	mov	r4, r2
 8003d66:	4603      	mov	r3, r0
 8003d68:	e7c2      	b.n	8003cf0 <memset+0x20>
 8003d6a:	bf00      	nop
 8003d6c:	0000      	movs	r0, r0
	...

08003d70 <strcasecmp>:
 8003d70:	4b0e      	ldr	r3, [pc, #56]	; (8003dac <strcasecmp+0x3c>)
 8003d72:	b430      	push	{r4, r5}
 8003d74:	681d      	ldr	r5, [r3, #0]
 8003d76:	e002      	b.n	8003d7e <strcasecmp+0xe>
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	d114      	bne.n	8003da6 <strcasecmp+0x36>
 8003d7c:	b19a      	cbz	r2, 8003da6 <strcasecmp+0x36>
 8003d7e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003d82:	18ea      	adds	r2, r5, r3
 8003d84:	7852      	ldrb	r2, [r2, #1]
 8003d86:	f002 0203 	and.w	r2, r2, #3
 8003d8a:	2a01      	cmp	r2, #1
 8003d8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d90:	bf08      	it	eq
 8003d92:	3320      	addeq	r3, #32
 8003d94:	18ac      	adds	r4, r5, r2
 8003d96:	7864      	ldrb	r4, [r4, #1]
 8003d98:	f004 0403 	and.w	r4, r4, #3
 8003d9c:	2c01      	cmp	r4, #1
 8003d9e:	d1eb      	bne.n	8003d78 <strcasecmp+0x8>
 8003da0:	3220      	adds	r2, #32
 8003da2:	1a9b      	subs	r3, r3, r2
 8003da4:	d0eb      	beq.n	8003d7e <strcasecmp+0xe>
 8003da6:	4618      	mov	r0, r3
 8003da8:	bc30      	pop	{r4, r5}
 8003daa:	4770      	bx	lr
 8003dac:	20000824 	.word	0x20000824

08003db0 <strpbrk>:
 8003db0:	b430      	push	{r4, r5}
 8003db2:	7804      	ldrb	r4, [r0, #0]
 8003db4:	b1ec      	cbz	r4, 8003df2 <strpbrk+0x42>
 8003db6:	780d      	ldrb	r5, [r1, #0]
 8003db8:	b1ad      	cbz	r5, 8003de6 <strpbrk+0x36>
 8003dba:	42ac      	cmp	r4, r5
 8003dbc:	d00e      	beq.n	8003ddc <strpbrk+0x2c>
 8003dbe:	460a      	mov	r2, r1
 8003dc0:	e001      	b.n	8003dc6 <strpbrk+0x16>
 8003dc2:	429c      	cmp	r4, r3
 8003dc4:	d009      	beq.n	8003dda <strpbrk+0x2a>
 8003dc6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f9      	bne.n	8003dc2 <strpbrk+0x12>
 8003dce:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8003dd2:	2c00      	cmp	r4, #0
 8003dd4:	d1f0      	bne.n	8003db8 <strpbrk+0x8>
 8003dd6:	7815      	ldrb	r5, [r2, #0]
 8003dd8:	e000      	b.n	8003ddc <strpbrk+0x2c>
 8003dda:	4625      	mov	r5, r4
 8003ddc:	2d00      	cmp	r5, #0
 8003dde:	bf08      	it	eq
 8003de0:	2000      	moveq	r0, #0
 8003de2:	bc30      	pop	{r4, r5}
 8003de4:	4770      	bx	lr
 8003de6:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8003dea:	460a      	mov	r2, r1
 8003dec:	2c00      	cmp	r4, #0
 8003dee:	d1e3      	bne.n	8003db8 <strpbrk+0x8>
 8003df0:	e7f1      	b.n	8003dd6 <strpbrk+0x26>
 8003df2:	4620      	mov	r0, r4
 8003df4:	bc30      	pop	{r4, r5}
 8003df6:	4770      	bx	lr
	...

08003e00 <strspn>:
 8003e00:	b470      	push	{r4, r5, r6}
 8003e02:	7804      	ldrb	r4, [r0, #0]
 8003e04:	b1a4      	cbz	r4, 8003e30 <strspn+0x30>
 8003e06:	4605      	mov	r5, r0
 8003e08:	780e      	ldrb	r6, [r1, #0]
 8003e0a:	b14e      	cbz	r6, 8003e20 <strspn+0x20>
 8003e0c:	42b4      	cmp	r4, r6
 8003e0e:	d00a      	beq.n	8003e26 <strspn+0x26>
 8003e10:	460a      	mov	r2, r1
 8003e12:	e001      	b.n	8003e18 <strspn+0x18>
 8003e14:	429c      	cmp	r4, r3
 8003e16:	d006      	beq.n	8003e26 <strspn+0x26>
 8003e18:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d1f9      	bne.n	8003e14 <strspn+0x14>
 8003e20:	1a28      	subs	r0, r5, r0
 8003e22:	bc70      	pop	{r4, r5, r6}
 8003e24:	4770      	bx	lr
 8003e26:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 8003e2a:	2c00      	cmp	r4, #0
 8003e2c:	d1ed      	bne.n	8003e0a <strspn+0xa>
 8003e2e:	e7f7      	b.n	8003e20 <strspn+0x20>
 8003e30:	4620      	mov	r0, r4
 8003e32:	e7f6      	b.n	8003e22 <strspn+0x22>
	...
 8003e40:	00f34112 	.word	0x00f34112
	...

08003e50 <zero_status>:
	...

08003e60 <active_status>:
	...

08003e70 <halted_status>:
 8003e70:	00000001 00000000 00000000 00000000     ................
 8003e80:	20414d44 6c696166 00657275 6c656873     DMA failure.shel
 8003e90:	0000006c 54530a0d 28686365 67616173     l.....STech(saag
 8003ea0:	742e7261 40686365 69616d67 6f632e6c     ar.tech@gmail.co
 8003eb0:	0a0d296d 00000000 73657567 00203e74     m)......guest> .
 8003ec0:	0000445e 206f6f74 796e616d 67726120     ^D..too many arg
 8003ed0:	6e656d75 0a0d7374 00000000 74697865     uments......exit
 8003ee0:	00000000 67617355 25203a65 000a0d73     ....Usage: %s...
 8003ef0:	706c6568 00000000 6d6d6f43 73646e61     help....Commands
 8003f00:	6568203a 6520706c 20746978 00000000     : help exit ....
 8003f10:	00207325 00007325 0a0d3f20 00000000     %s .%s.. ?......
 8003f20:	6f6c0a0d 74756f67 00000000 74737973     ..logout....syst
 8003f30:	00656d69 0d756c25 0000000a 6f666e69     ime.%lu.....info
 8003f40:	00000000 6e72654b 203a6c65 20202020     ....Kernel:     
 8003f50:	73252020 00000a0d 2e302e33 00000031       %s....3.0.1...
 8003f60:	706d6f43 72656c69 2020203a 73252020     Compiler:     %s
 8003f70:	00000a0d 20434347 2e392e34 30322033     ....GCC 4.9.3 20
 8003f80:	35303531 28203932 656c6572 29657361     150529 (release)
 8003f90:	52415b20 6d652f4d 64646562 342d6465      [ARM/embedded-4
 8003fa0:	622d395f 636e6172 65722068 69736976     _9-branch revisi
 8003fb0:	32206e6f 37393732 00005d37 68637241     on 227977]..Arch
 8003fc0:	63657469 65727574 7325203a 00000a0d     itecture: %s....
 8003fd0:	764d5241 004d2d37 65726f43 72615620     ARMv7-M.Core Var
 8003fe0:	746e6169 7325203a 00000a0d 74726f43     iant: %s....Cort
 8003ff0:	4d2d7865 00000033 74726f50 666e4920     ex-M3...Port Inf
 8004000:	20203a6f 73252020 00000a0d 61766441     o:    %s....Adva
 8004010:	6465636e 72656b20 206c656e 65646f6d     nced kernel mode
 8004020:	00000000 74616c50 6d726f66 2020203a     ....Platform:   
 8004030:	73252020 00000a0d 334d5453 30314632       %s....STM32F10
 8004040:	65502078 726f6672 636e616d 694c2065     x Performance Li
 8004050:	4d20656e 75696465 6544206d 7469736e     ne Medium Densit
 8004060:	00000079 72616f42 20203a64 20202020     y...Board:      
 8004070:	73252020 00000a0d 6661654c 7362614c       %s....LeafLabs
 8004080:	70614d20 4d20656c 00696e69 6c697542      Maple Mini.Buil
 8004090:	69742064 203a656d 73252020 73257325     d time:   %s%s%s
 80040a0:	00000a0d 20766f4e 32203232 00373130     ....Nov 22 2017.
 80040b0:	00202d20 303a3332 30333a35 00000000      - .23:05:30....

080040c0 <ep0config>:
 80040c0:	00000000 08000a51 08000961 080003e1     ....Q...a.......
 80040d0:	00400040 20000828 20000828 00000001     @.@.(.. (.. ....
 80040e0:	2000083c 00000000 00000000 00000000     <.. ............

080040f0 <cfgtab.7009>:
 80040f0:	08040204 07030008 08080808 08080808     ................
 8004100:	00000f0b 00000000 00000000 00000000     ................

08004110 <CSWTCH.32>:
 8004110:	00000400 00000600 00000000 00000000     ................
 8004120:	2066724e 00005854 6c756e28 0000296c     Nrf TX..(null)..

08004130 <vcom_configuration_descriptor_data>:
 8004130:	00430209 c0000102 00040932 02020100     ..C.....2.......
 8004140:	24050001 05011000 01000124 02022404     ...$....$....$..
 8004150:	00062405 82050701 ff000803 00010409     .$..............
 8004160:	00000a02 01050700 00004002 02810507     .........@......
 8004170:	00000040 00000000 00000000 00000000     @...............

08004180 <vcom_string0>:
 8004180:	04090304 00000000 00000000 00000000     ................

08004190 <vcom_string3>:
 8004190:	00330308 00310030 00000000 00000000     ..3.0.1.........

080041a0 <vcom_string1>:
 80041a0:	004c0312 00610065 004c0066 00620061     ..L.e.a.f.L.a.b.
 80041b0:	00000073 00000000 00000000 00000000     s...............

080041c0 <vcom_strings>:
 80041c0:	00000004 08004180 00000012 080041a0     .....A.......A..
 80041d0:	00000038 080046b0 00000008 08004190     8....F.......A..

080041e0 <crc16_tab>:
 80041e0:	10210000 30632042 50a54084 70e760c6     ..!.B c0.@.P.`.p
 80041f0:	91298108 b16ba14a d1adc18c f1efe1ce     ..).J.k.........
 8004200:	02101231 22523273 429452b5 62d672f7     1...s2R".R.B.r.b
 8004210:	83189339 a35ab37b c39cd3bd e3def3ff     9...{.Z.........
 8004220:	34432462 14010420 74c764e6 548544a4     b$C4 ....d.t.D.T
 8004230:	b54ba56a 95098528 f5cfe5ee d58dc5ac     j.K.(...........
 8004240:	26723653 06301611 66f676d7 46b45695     S6r&..0..v.f.V.F
 8004250:	a77ab75b 87389719 e7fef7df c7bcd79d     [.z...8.........
 8004260:	58e548c4 78a76886 18610840 38232802     .H.X.h.x@.a..(#8
 8004270:	d9edc9cc f9afe98e 99698948 b92ba90a     ........H.i...+.
 8004280:	4ad45af5 6a967ab7 0a501a71 2a123a33     .Z.J.z.jq.P.3:.*
 8004290:	cbdcdbfd eb9efbbf 8b589b79 ab1abb3b     ........y.X.;...
 80042a0:	7c876ca6 5cc54ce4 3c032c22 1c410c60     .l.|.L.\",.<`.A.
 80042b0:	fd8fedae ddcdcdec bd0bad2a 9d498d68     ........*...h.I.
 80042c0:	6eb67e97 4ef45ed5 2e323e13 0e701e51     .~.n.^.N.>2.Q.p.
 80042d0:	efbeff9f cffcdfdd af3abf1b 8f789f59     ..........:.Y.x.
 80042e0:	81a99188 a1ebb1ca c12dd10c e16ff14e     ..........-.N.o.
 80042f0:	00a11080 20e330c2 40255004 60677046     .....0. .P%@Fpg`
 8004300:	939883b9 b3daa3fb d31cc33d f35ee37f     ........=.....^.
 8004310:	129002b1 32d222f3 52144235 72566277     .....".25B.RwbVr
 8004320:	a5cbb5ea 858995a8 e54ff56e c50dd52c     ........n.O.,...
 8004330:	24c334e2 048114a0 64477466 44055424     .4.$....ftGd$T.D
 8004340:	b7faa7db 97b88799 f77ee75f d73cc71d     ........_.~...<.
 8004350:	36f226d3 16b00691 76766657 56344615     .&.6....Wfvv.F4V
 8004360:	c96dd94c e92ff90e 89e999c8 a9abb98a     L.m.../.........
 8004370:	48655844 68277806 08e118c0 28a33882     DXeH.x'h.....8.(
 8004380:	db5ccb7d fb1eeb3f 9bd88bf9 bb9aabbb     }.\.?...........
 8004390:	5a544a75 7a166a37 1ad00af1 3a922ab3     uJTZ7j.z.....*.:
 80043a0:	ed0ffd2e cd4ddd6c ad8bbdaa 8dc99de8     ....l.M.........
 80043b0:	6c077c26 4c455c64 2c833ca2 0cc11ce0     &|.ld\EL.<.,....
 80043c0:	ff3eef1f df7ccf5d bfbaaf9b 9ff88fd9     ..>.].|.........
 80043d0:	7e366e17 5e744e55 3eb22e93 1ef00ed1     .n6~UNt^...>....

080043e0 <ep2config>:
 80043e0:	00000003 00000000 080002b1 00000000     ................
 80043f0:	00000010 20001720 00000000 00000001     .... .. ........
	...

08004410 <_stm32_dma_streams>:
 8004410:	40020008 40020004 000b0000 4002001c     ...@...@.......@
 8004420:	40020004 000c0104 40020030 40020004     ...@....0..@...@
 8004430:	000d0208 40020044 40020004 000e030c     ....D..@...@....
 8004440:	40020058 40020004 000f0410 4002006c     X..@...@....l..@
 8004450:	40020004 00100514 40020080 40020004     ...@.......@...@
 8004460:	00110618 00000000 00000000 00000000     ................

08004470 <usbcfg>:
 8004470:	08003001 08002db1 080002c1 00000000     .0...-..........

08004480 <vcom_device_descriptor_data>:
 8004480:	01100112 40000002 00041eaf 02010200     .......@........
 8004490:	00000103 00000000 00000000 00000000     ................

080044a0 <ch_debug>:
 80044a0:	6e69616d 18011600 08440204 1814100c     main......D.....
 80044b0:	1e1d1c00 00000000 00000000 00000000     ................
 80044c0:	6e696c62 0072656b 67617355 74203a65     blinker.Usage: t
 80044d0:	61657268 0a0d7364 00000000 20202020     hreads......    
 80044e0:	72646461 20202020 63617473 7270206b     addr    stack pr
 80044f0:	72206f69 20736665 20202020 74617473     io refs     stat
 8004500:	000a0d65 6c383025 30252078 20786c38     e...%08lx %08lx 
 8004510:	756c3425 6c342520 39252075 000a0d73     %4lu %4lu %9s...
 8004520:	67617355 65203a65 0a0d636e 00000000     Usage: enc......
 8004530:	6f727245 25203a72 000a0d78 756c6156     Error: %x...Valu
 8004540:	203a2065 0d643525 00000000 67617355     e : %5d.....Usag
 8004550:	6d203a65 0a0d6d65 00000000 65726f63     e: mem......core
 8004560:	65726620 656d2065 79726f6d 25203a20      free memory : %
 8004570:	79622075 0d736574 0000000a 70616568     u bytes.....heap
 8004580:	61726620 6e656d67 20207374 25203a20      fragments   : %
 8004590:	000a0d75 70616568 65726620 6f742065     u...heap free to
 80045a0:	206c6174 25203a20 79622075 0d736574     tal  : %u bytes.
 80045b0:	0000000a 2066724e 00005852 656c6469     ....Nrf RX..idle
 80045c0:	00000000 006d656d 00636e65 00737473     ....mem.enc.sts.
 80045d0:	00646874 44414552 00000059 52525543     thd.READY...CURR
 80045e0:	00544e45 54535457 00545241 50535553     ENT.WTSTART.SUSP
 80045f0:	45444e45 00000044 55455551 00004445     ENDED...QUEUED..
 8004600:	45535457 0000004d 544d5457 00000058     WTSEM...WTMTX...
 8004610:	4f435457 0000444e 45454c53 474e4950     WTCOND..SLEEPING
 8004620:	00000000 58455457 00005449 524f5457     ....WTEXIT..WTOR
 8004630:	00545645 4e415457 54564544 00000000     EVT.WTANDEVT....
 8004640:	4d444e53 00514753 4d444e53 00004753     SNDMSGQ.SNDMSG..
 8004650:	534d5457 00000047 414e4946 0000004c     WTMSG...FINAL...

08004660 <serusbcfg>:
 8004660:	20001418 00020101 00000000 00000000     ... ............

08004670 <commands>:
 8004670:	080045c4 08002f71 080045c8 08002f21     .E..q/...E..!/..
 8004680:	080045cc 08002ef1 080045d0 08002e51     .E.......E..Q...
	...

080046a0 <vcom_configuration_descriptor>:
 80046a0:	00000043 08004130 00000000 00000000     C...0A..........

080046b0 <vcom_string2>:
 80046b0:	00430338 00690068 00690062 0053004f     8.C.h.i.b.i.O.S.
 80046c0:	0052002f 00200054 00690056 00740072     /.R.T. .V.i.r.t.
 80046d0:	00610075 0020006c 004f0043 0020004d     u.a.l. .C.O.M. .
 80046e0:	006f0050 00740072 00000000 00000000     P.o.r.t.........

080046f0 <states.8214>:
 80046f0:	080045d4 080045dc 080045e4 080045ec     .E...E...E...E..
 8004700:	080045f8 08004600 08004608 08004610     .E...F...F...F..
 8004710:	08004618 08004624 0800462c 08004634     .F..$F..,F..4F..
 8004720:	08004640 08004648 08004650 08004658     @F..HF..PF..XF..

08004730 <shell_cfg1>:
 8004730:	200014b8 08004670 00000000 00000000     ... pF..........

08004740 <vcom_device_descriptor>:
 8004740:	00000012 08004480 00000000 00000000     .....D..........

08004750 <ep1config>:
 8004750:	00000002 00000000 08001131 080010b1     ........1.......
 8004760:	00400040 20001710 20001730 00000002     @.@.... 0.. ....
	...

08004780 <vmt>:
 8004780:	08000771 08000891 080007f1 08000901     q...............
 8004790:	080007e1 080008f1 08000761 08000881     ........a.......

080047a0 <ls_spicfg>:
 80047a0:	00000000 40010800 00300004 00000000     .......@..0.....
 80047b0:	00000920 00000000 00000000 00000000      ...............

080047c0 <_ctype_>:
 80047c0:	20202000 20202020 28282020 20282828     .         ((((( 
 80047d0:	20202020 20202020 20202020 20202020                     
 80047e0:	10108820 10101010 10101010 10101010      ...............
 80047f0:	04040410 04040404 10040404 10101010     ................
 8004800:	41411010 41414141 01010101 01010101     ..AAAAAA........
 8004810:	01010101 01010101 01010101 10101010     ................
 8004820:	42421010 42424242 02020202 02020202     ..BBBBBB........
 8004830:	02020202 02020202 02020202 10101010     ................
 8004840:	00000020 00000000 00000000 00000000      ...............
	...
