//! **************************************************************************
// Written by: Map P.20131013 on Tue Apr 29 18:11:50 2014
//! **************************************************************************

SCHEMATIC START;
COMP "ddr2_ba<0>" LOCATE = SITE "G31" LEVEL 1;
COMP "ddr2_ba<1>" LOCATE = SITE "J30" LEVEL 1;
COMP "ddr2_ck<0>" LOCATE = SITE "AK29" LEVEL 1;
COMP "ddr2_ck<1>" LOCATE = SITE "E28" LEVEL 1;
COMP "ddr2_dm<0>" LOCATE = SITE "AJ31" LEVEL 1;
COMP "ddr2_dm<1>" LOCATE = SITE "AE28" LEVEL 1;
COMP "ddr2_dm<2>" LOCATE = SITE "Y24" LEVEL 1;
COMP "ddr2_we_n" LOCATE = SITE "K29" LEVEL 1;
COMP "ddr2_dm<3>" LOCATE = SITE "Y31" LEVEL 1;
COMP "ddr2_dm<4>" LOCATE = SITE "V25" LEVEL 1;
COMP "ddr2_dm<5>" LOCATE = SITE "P24" LEVEL 1;
COMP "ddr2_dm<6>" LOCATE = SITE "F26" LEVEL 1;
COMP "ddr2_dm<7>" LOCATE = SITE "J25" LEVEL 1;
COMP "ddr2_dq<0>" LOCATE = SITE "AF30" LEVEL 1;
COMP "ddr2_dq<1>" LOCATE = SITE "AK31" LEVEL 1;
COMP "ddr2_dq<2>" LOCATE = SITE "AF31" LEVEL 1;
COMP "ddr2_dq<3>" LOCATE = SITE "AD30" LEVEL 1;
COMP "ddr2_dq<4>" LOCATE = SITE "AJ30" LEVEL 1;
COMP "ddr2_dq<5>" LOCATE = SITE "AF29" LEVEL 1;
COMP "ddr2_dq<6>" LOCATE = SITE "AD29" LEVEL 1;
COMP "ddr2_dq<7>" LOCATE = SITE "AE29" LEVEL 1;
COMP "ddr2_dq<8>" LOCATE = SITE "AH27" LEVEL 1;
COMP "ddr2_dq<9>" LOCATE = SITE "AF28" LEVEL 1;
COMP "ddr2_cas_n" LOCATE = SITE "E31" LEVEL 1;
COMP "clk" LOCATE = SITE "AH15" LEVEL 1;
COMP "rxd" LOCATE = SITE "AG15" LEVEL 1;
COMP "rst" LOCATE = SITE "AC24" LEVEL 1;
COMP "txd" LOCATE = SITE "AG20" LEVEL 1;
COMP "ddr2_ras_n" LOCATE = SITE "H30" LEVEL 1;
COMP "D<0>" LOCATE = SITE "AB8" LEVEL 1;
COMP "D<1>" LOCATE = SITE "AC8" LEVEL 1;
COMP "D<2>" LOCATE = SITE "AN12" LEVEL 1;
COMP "D<3>" LOCATE = SITE "AP12" LEVEL 1;
COMP "D<4>" LOCATE = SITE "AA9" LEVEL 1;
COMP "D<5>" LOCATE = SITE "AA8" LEVEL 1;
COMP "D<6>" LOCATE = SITE "AM13" LEVEL 1;
COMP "D<7>" LOCATE = SITE "AN13" LEVEL 1;
COMP "D<8>" LOCATE = SITE "AA10" LEVEL 1;
COMP "D<9>" LOCATE = SITE "AB10" LEVEL 1;
COMP "ddr2_dq<10>" LOCATE = SITE "AH28" LEVEL 1;
COMP "ddr2_dq<11>" LOCATE = SITE "AA28" LEVEL 1;
COMP "ddr2_dq<20>" LOCATE = SITE "AB26" LEVEL 1;
COMP "ddr2_dq<12>" LOCATE = SITE "AG25" LEVEL 1;
COMP "ddr2_dq<21>" LOCATE = SITE "AA24" LEVEL 1;
COMP "ddr2_dq<13>" LOCATE = SITE "AJ26" LEVEL 1;
COMP "ddr2_dq<30>" LOCATE = SITE "V27" LEVEL 1;
COMP "ddr2_dq<22>" LOCATE = SITE "AB27" LEVEL 1;
COMP "ddr2_dq<14>" LOCATE = SITE "AG28" LEVEL 1;
COMP "ddr2_dq<31>" LOCATE = SITE "W27" LEVEL 1;
COMP "ddr2_dq<23>" LOCATE = SITE "AA25" LEVEL 1;
COMP "ddr2_dq<15>" LOCATE = SITE "AB28" LEVEL 1;
COMP "ddr2_dq<40>" LOCATE = SITE "R24" LEVEL 1;
COMP "ddr2_dq<32>" LOCATE = SITE "V29" LEVEL 1;
COMP "ddr2_dq<24>" LOCATE = SITE "AC29" LEVEL 1;
COMP "ddr2_dq<16>" LOCATE = SITE "AC28" LEVEL 1;
COMP "ddr2_dq<41>" LOCATE = SITE "P25" LEVEL 1;
COMP "ddr2_dq<33>" LOCATE = SITE "Y27" LEVEL 1;
COMP "ddr2_dq<25>" LOCATE = SITE "AB30" LEVEL 1;
COMP "ddr2_dq<17>" LOCATE = SITE "AB25" LEVEL 1;
COMP "ddr2_dq<50>" LOCATE = SITE "F25" LEVEL 1;
COMP "ddr2_dq<42>" LOCATE = SITE "N24" LEVEL 1;
COMP "ddr2_dq<34>" LOCATE = SITE "Y26" LEVEL 1;
COMP "ddr2_dq<26>" LOCATE = SITE "W31" LEVEL 1;
COMP "ddr2_dq<18>" LOCATE = SITE "AC27" LEVEL 1;
COMP "ddr2_dq<51>" LOCATE = SITE "H25" LEVEL 1;
COMP "ddr2_dq<43>" LOCATE = SITE "P26" LEVEL 1;
COMP "ddr2_dq<35>" LOCATE = SITE "W24" LEVEL 1;
COMP "ddr2_dq<27>" LOCATE = SITE "V30" LEVEL 1;
COMP "ddr2_dq<19>" LOCATE = SITE "AA26" LEVEL 1;
COMP "ddr2_dq<60>" LOCATE = SITE "J27" LEVEL 1;
COMP "ddr2_dq<52>" LOCATE = SITE "K27" LEVEL 1;
COMP "ddr2_dq<44>" LOCATE = SITE "T24" LEVEL 1;
COMP "ddr2_dq<36>" LOCATE = SITE "V28" LEVEL 1;
COMP "ddr2_dq<28>" LOCATE = SITE "AC30" LEVEL 1;
COMP "ddr2_dq<61>" LOCATE = SITE "M25" LEVEL 1;
COMP "ddr2_dq<53>" LOCATE = SITE "K28" LEVEL 1;
COMP "ddr2_dq<45>" LOCATE = SITE "N25" LEVEL 1;
COMP "ddr2_dq<37>" LOCATE = SITE "W25" LEVEL 1;
COMP "ddr2_dq<29>" LOCATE = SITE "W29" LEVEL 1;
COMP "ddr2_dq<62>" LOCATE = SITE "L25" LEVEL 1;
COMP "ddr2_dq<54>" LOCATE = SITE "H24" LEVEL 1;
COMP "ddr2_dq<46>" LOCATE = SITE "P27" LEVEL 1;
COMP "ddr2_dq<38>" LOCATE = SITE "W26" LEVEL 1;
COMP "ddr2_dq<63>" LOCATE = SITE "L24" LEVEL 1;
COMP "ddr2_dq<55>" LOCATE = SITE "G26" LEVEL 1;
COMP "ddr2_dq<47>" LOCATE = SITE "N28" LEVEL 1;
COMP "ddr2_dq<39>" LOCATE = SITE "V24" LEVEL 1;
COMP "ddr2_dq<56>" LOCATE = SITE "G25" LEVEL 1;
COMP "ddr2_dq<48>" LOCATE = SITE "M28" LEVEL 1;
COMP "ddr2_dq<57>" LOCATE = SITE "M26" LEVEL 1;
COMP "ddr2_dq<49>" LOCATE = SITE "L28" LEVEL 1;
COMP "ddr2_dq<58>" LOCATE = SITE "J24" LEVEL 1;
COMP "ddr2_dq<59>" LOCATE = SITE "L26" LEVEL 1;
COMP "ddr2_cke<0>" LOCATE = SITE "T28" LEVEL 1;
COMP "ddr2_dqs<0>" LOCATE = SITE "AA29" LEVEL 1;
COMP "ddr2_dqs<1>" LOCATE = SITE "AK28" LEVEL 1;
COMP "ddr2_dqs<2>" LOCATE = SITE "AK26" LEVEL 1;
COMP "ddr2_dqs<3>" LOCATE = SITE "AB31" LEVEL 1;
COMP "ddr2_dqs<4>" LOCATE = SITE "Y28" LEVEL 1;
COMP "ddr2_dqs<5>" LOCATE = SITE "E26" LEVEL 1;
COMP "ddr2_dqs<6>" LOCATE = SITE "H28" LEVEL 1;
COMP "ddr2_dqs<7>" LOCATE = SITE "G27" LEVEL 1;
COMP "ddr2_odt<0>" LOCATE = SITE "F31" LEVEL 1;
COMP "D<10>" LOCATE = SITE "AP14" LEVEL 1;
COMP "D<11>" LOCATE = SITE "AN14" LEVEL 1;
COMP "clk_dvi_n" LOCATE = SITE "AL11" LEVEL 1;
COMP "ddr2_ck_n<0>" LOCATE = SITE "AJ29" LEVEL 1;
COMP "ddr2_ck_n<1>" LOCATE = SITE "F28" LEVEL 1;
COMP "clk_dvi" LOCATE = SITE "AL10" LEVEL 1;
COMP "ddr2_cs_n<0>" LOCATE = SITE "L29" LEVEL 1;
COMP "blank" LOCATE = SITE "AE8" LEVEL 1;
COMP "hsync" LOCATE = SITE "AM12" LEVEL 1;
COMP "dvi_rst" LOCATE = SITE "AK6" LEVEL 1;
COMP "vsync" LOCATE = SITE "AM11" LEVEL 1;
COMP "sda_tri" LOCATE = SITE "T29" LEVEL 1;
COMP "scl_tri" LOCATE = SITE "U27" LEVEL 1;
COMP "clk200_n" LOCATE = SITE "K19" LEVEL 1;
COMP "clk200_p" LOCATE = SITE "L19" LEVEL 1;
COMP "ddr2_dqs_n<0>" LOCATE = SITE "AA30" LEVEL 1;
COMP "ddr2_dqs_n<1>" LOCATE = SITE "AK27" LEVEL 1;
COMP "ddr2_dqs_n<2>" LOCATE = SITE "AJ27" LEVEL 1;
COMP "ddr2_dqs_n<3>" LOCATE = SITE "AA31" LEVEL 1;
COMP "ddr2_dqs_n<4>" LOCATE = SITE "Y29" LEVEL 1;
COMP "ddr2_dqs_n<5>" LOCATE = SITE "E27" LEVEL 1;
COMP "ddr2_dqs_n<6>" LOCATE = SITE "G28" LEVEL 1;
COMP "ddr2_dqs_n<7>" LOCATE = SITE "H27" LEVEL 1;
COMP "phy_init_done" LOCATE = SITE "H18" LEVEL 1;
COMP "memory_read_error" LOCATE = SITE "L18" LEVEL 1;
COMP "ddr2_a<10>" LOCATE = SITE "J31" LEVEL 1;
COMP "ddr2_a<11>" LOCATE = SITE "R29" LEVEL 1;
COMP "ddr2_a<12>" LOCATE = SITE "T31" LEVEL 1;
COMP "ddr2_a<0>" LOCATE = SITE "L30" LEVEL 1;
COMP "ddr2_a<1>" LOCATE = SITE "M30" LEVEL 1;
COMP "ddr2_a<2>" LOCATE = SITE "N29" LEVEL 1;
COMP "ddr2_a<3>" LOCATE = SITE "P29" LEVEL 1;
COMP "ddr2_a<4>" LOCATE = SITE "K31" LEVEL 1;
COMP "ddr2_a<5>" LOCATE = SITE "L31" LEVEL 1;
COMP "ddr2_a<6>" LOCATE = SITE "P31" LEVEL 1;
COMP "ddr2_a<7>" LOCATE = SITE "P30" LEVEL 1;
COMP "ddr2_a<8>" LOCATE = SITE "M31" LEVEL 1;
COMP "ddr2_a<9>" LOCATE = SITE "R28" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>"
        LOCATE = SITE "ILOGIC_X0Y58" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>"
        LOCATE = SITE "ILOGIC_X0Y102" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>"
        LOCATE = SITE "ILOGIC_X0Y262" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>"
        LOCATE = SITE "ILOGIC_X0Y62" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>"
        LOCATE = SITE "ILOGIC_X0Y256" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>"
        LOCATE = SITE "ILOGIC_X0Y96" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>"
        LOCATE = SITE "ILOGIC_X0Y100" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>"
        LOCATE = SITE "ILOGIC_X0Y260" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y58" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y102" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y262" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y62" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y256" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y96" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y100" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y260" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"
        LOCATE = SITE "SLICE_X0Y29" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"
        LOCATE = SITE "SLICE_X0Y31" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"
        LOCATE = SITE "SLICE_X0Y48" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"
        LOCATE = SITE "SLICE_X0Y50" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"
        LOCATE = SITE "SLICE_X0Y51" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"
        LOCATE = SITE "SLICE_X0Y128" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"
        LOCATE = SITE "SLICE_X0Y130" LEVEL 1;
COMP
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"
        LOCATE = SITE "SLICE_X0Y131" LEVEL 1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME RDCLKL;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME RDCLKU;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME RDRCLKL;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME RDRCLKU;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME WRCLKL;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME WRCLKU;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<152>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME WRCLKL;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<153>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME WRCLKU;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<153>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME WRCLKL;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<154>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME WRCLKU;
TIMEGRP example_interface_mig_top_mig_u_ddr2_infrastructure_clk0_bufg_in = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/rst_r"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<152>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<153>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<152>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<153>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<153>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<154>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<153>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<154>"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/auto_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/auto_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/conflict_detect_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_flag_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_flag_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/conflict_resolved_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cs_n_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/auto_ref_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/no_precharge_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r1_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_we_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_ras_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ref_flag_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r2_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r2_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r2_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_af_rden_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_29"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_30"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_40"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_41"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_43"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_44"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_42"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_46"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_47"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_45"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_49"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_50"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_48"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_51"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_52"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_54"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_55"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_53"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_56"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_57"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_59"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_58"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_valid_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_valid_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_valid_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_ba_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_ba_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_rden_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_wren_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/sm_rden_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_conflict_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r1_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_af_flag_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_n"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_n_180_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n_180_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1"
        BEL "example_interface/mig_top/mig/u_ddr2_infrastructure/U_BUFG_CLK0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[0].u_ff_ba"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[11].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[9].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[8].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[7].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[6].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[4].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[3].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[2].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[1].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fifo_rden_r0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/ctrl_rden_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_rst_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_rst_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_edge_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_gate_pulse_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_valid_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst0_sync_r_24_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs/N2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_oddr_dqs/N4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_oddr_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_tri_state_dqs/N4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_oddr_dqs/N6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_tri_state_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_oddr_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_tri_state_dqs/N5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_oddr_dqs/N7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_tri_state_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_oddr_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_tri_state_dqs/N6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_oddr_dqs/N8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_tri_state_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_oddr_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/N7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs/N9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs";
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME RDCLKL;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME RDCLKU;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME RDRCLKL;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME RDRCLKU;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME RDCLKL;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME RDCLKU;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME RDRCLKL;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME RDRCLKU;
TIMEGRP example_interface_mig_top_mig_u_ddr2_infrastructure_clk90_bufg_in =
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>"
        PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/rst90_r"
        BEL "example_interface/mig_top/mig/u_ddr2_infrastructure/U_BUFG_CLK90"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst90_sync_r_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_tri_state_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_oddr_dm"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_oddr_dm"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_oddr_dm"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_120"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_116"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_115"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_114"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_113"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_112"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_108"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_99"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_98"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_97"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_93"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_91"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_90"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_89"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_87"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_86"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_85"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_84"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_83"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_82"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_81"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_80"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_76"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_75"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_74"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_73"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_71"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_70"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_69"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_68"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_63"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_62"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_61"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_59"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_55"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_43"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_30"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_29"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst90_sync_r_24_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst90_sync_r_24_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst90_sync_r_24_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst90_sync_r_24_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst90_sync_r_24_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst90_sync_r_24_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/Mshreg_rst90_sync_r_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst90_sync_r_231"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst90_sync_r_23";
TIMEGRP SYS_CLK_200 = BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst200_sync_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_idelay_ctrl/u_idelayctrl_MapLib_replicate6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_idelay_ctrl/u_idelayctrl_MapLib_replicate2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_idelay_ctrl/u_idelayctrl_MapLib_replicate1";
TIMEGRP example_interface_mig_top_mig_u_ddr2_infrastructure_clkdiv0_bufg_in =
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/U_BUFG_CLKDIV0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/auto_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/auto_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/burst_addr_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/burst_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/burst_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal4_started_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal2_started_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal1_started_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cke_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/refresh_req"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_ba_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_we_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cas_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_ras_n_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_done_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_done_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_done_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_done_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_ok_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift2_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_idelay_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_idelay_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_idelay_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_idelay_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_idelay_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_29"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_30"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_44"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_45"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_46"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_47"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_48"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_52"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_53"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_54"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_55"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_60"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_63"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_29"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_30"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_44"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_45"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_46"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_47"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_48"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_52"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_53"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_55"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_62"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_63"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_56"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_55"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_47"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_48"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_40"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_61"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_63"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_62"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_58"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_60"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_59"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_55"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_57"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_56"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_46"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_48"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_47"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_43"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_45"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_44"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_40"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_42"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_41"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_30"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_29"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_rising"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_last_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_last_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_done"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dqs_dq_init_phase"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_second_edge"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyinc_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_last_valid_pos"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_ref_req"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_curr_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_rden_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_rden_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_rden_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_29"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_30"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_inc"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_stable_window"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_30"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_29"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyinc_gate"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_seek_left"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_ref_req"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_inc"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_limit_hit"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_max_tap"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_bit_tap"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_bit1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_bit1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_pos"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_rise_last_pos"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_rise_last_neg"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_neg"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_hit"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_bit1_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_bit1_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_we"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state_FSM_FFd3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state_FSM_FFd1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_ba_r_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_done"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift1_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift0_r_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_last_valid"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_last_valid_neg"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match_stgd"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_62"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_59"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_61"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_60"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_58"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_57"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_53"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_54"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_50"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_52"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_51"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_49"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_44"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_46"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_45"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_41"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_43"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_42"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_29"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_30"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_52"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_54"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_53"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_49"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_51"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_50"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_0"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyinc_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state_FSM_FFd2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_5"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_6"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_7"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_8"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_10"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_11"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_12"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_13"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_14"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_16"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_17"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_18"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_19"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_20"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_21"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_22"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_23"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_25"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_26"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_27"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_28"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_29"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_30"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_32"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_33"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_34"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_35"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_36"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_37"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_38"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_39"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_11_40"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_10_1"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_10_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_10_3"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_10_4"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/Mshreg_rstdiv0_sync_r_9"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_91"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_phy_init_done"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_calib_start_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_2"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_calib_start_shift3_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_calib_start_shift1_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift1_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_calib_start_shift0_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift0_r_15"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mshreg_rdd_fall_q1_bit1_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift110"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift24"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift31"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift41"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift51"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift61"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift71"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift81"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rst_tmp_shift91"
        BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/rstdiv0_sync_r_9";
TIMEGRP TNM_PHY_INIT_DATA_SEL = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel";
TIMEGRP TNM_RDEN_SEL_MUX = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux";
TIMEGRP TNM_DQS_FLOPS = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq";
TIMEGRP TNM_DQ_CE_IDDR = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce";
TIMEGRP TNM_RD_DATA_SEL = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel";
TIMEGRP TNM_CAL_RDEN_DLY = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly";
TIMEGRP TNM_RDEN_DLY = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly";
TIMEGRP TNM_GATE_DLY = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly";
TIMEGRP EN_DQS_FF = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff"
        BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff";
PIN
        example_interface/mig_top/mig/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv_pins<2>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv"
        PINNAME CLKIN1;
TIMEGRP SYS_CLK = PIN
        "example_interface/mig_top/mig/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv_pins<2>";
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"
        MAXDELAY = 0.6 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"
        MAXDELAY = 0.6 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"
        MAXDELAY = 0.6 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"
        MAXDELAY = 0.6 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"
        MAXDELAY = 0.6 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"
        MAXDELAY = 0.6 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"
        MAXDELAY = 0.6 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"
        MAXDELAY = 0.6 ns;
TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;
TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
TIMEGRP "FFS" = FFS(*);
TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"
        TS_SYS_CLK * 4;
TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"
        TS_SYS_CLK * 4;
TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO
        TIMEGRP "FFS" TS_SYS_CLK * 4;
TIMEGRP "RAMS" = RAMS(*);
TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO
        TIMEGRP "RAMS" TS_SYS_CLK * 4;
TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"
        TS_SYS_CLK * 4;
TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"
        TS_SYS_CLK * 4;
TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"
        TS_SYS_CLK * 4;
TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP
        "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"
        1.9 ns;
TS_example_interface_mig_top_mig_u_ddr2_infrastructure_clk0_bufg_in = PERIOD
        TIMEGRP
        "example_interface_mig_top_mig_u_ddr2_infrastructure_clk0_bufg_in"
        TS_SYS_CLK HIGH 50%;
TS_example_interface_mig_top_mig_u_ddr2_infrastructure_clk90_bufg_in = PERIOD
        TIMEGRP
        "example_interface_mig_top_mig_u_ddr2_infrastructure_clk90_bufg_in"
        TS_SYS_CLK PHASE 0.9375 ns HIGH 50%;
TS_example_interface_mig_top_mig_u_ddr2_infrastructure_clkdiv0_bufg_in =
        PERIOD TIMEGRP
        "example_interface_mig_top_mig_u_ddr2_infrastructure_clkdiv0_bufg_in"
        TS_SYS_CLK / 0.5 HIGH 50%;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN sda_tri_OBUFT_pins<1> = BEL "sda_tri_OBUFT" PINNAME OUT;
PIN scl_tri_OBUFT_pins<1> = BEL "scl_tri_OBUFT" PINNAME OUT;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "example_interface/mig_top/mig/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN "sda_tri_OBUFT_pins<1>" TIG;
PIN "scl_tri_OBUFT_pins<1>" TIG;
SCHEMATIC END;

