library verilog;
use verilog.vl_types.all;
entity Mips is
    port(
        Clk             : in     vl_logic;
        Reset           : in     vl_logic
    );
end Mips;
