$date
	Sun May 21 23:27:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lab4_tb $end
$var wire 1 ! HWRITE_SLAVE_2 $end
$var wire 1 " HWRITE_SLAVE_1 $end
$var wire 1 # HWRITE $end
$var wire 32 $ HWDATA_SLAVE_2 [31:0] $end
$var wire 32 % HWDATA_SLAVE_1 [31:0] $end
$var wire 32 & HWDATA [31:0] $end
$var wire 32 ' HRDATA_SLAVE_2 [31:0] $end
$var wire 32 ( HRDATA_SLAVE_1 [31:0] $end
$var wire 32 ) HRDATA [31:0] $end
$var wire 32 * HADDR_SLAVE_2 [31:0] $end
$var wire 32 + HADDR_SLAVE_1 [31:0] $end
$var wire 32 , HADDR [31:0] $end
$var reg 1 - clk $end
$var reg 1 . rst $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
x#
x"
x!
$end
#5000
b0 )
1"
b101010110101010 $
b101010110101010 %
b101010110101010 &
1#
b101 *
b101 +
b101 ,
b0 (
b0 '
1-
#10000
0-
#15000
1-
#20000
0-
1.
#25000
0"
0#
bx '
1-
#30000
0-
#35000
b101010110101010 )
b101010110101010 (
b1010 *
b1010 +
b1010 ,
1-
#40000
0-
#45000
bx )
bx (
1-
#50000
0-
#55000
1-
#60000
0-
#65000
b101 *
b101 +
b101 ,
1-
#70000
0-
#75000
b101010110101010 )
b101010110101010 (
1-
#80000
0-
#85000
1-
#90000
0-
#95000
bx )
1!
b1010101001010101 $
b1010101001010101 %
b1010101001010101 &
1#
b10000000 *
b10000000 +
b10000000 ,
1-
#100000
0-
#105000
bx (
1-
#110000
0-
#115000
0!
0#
1-
#120000
0-
#125000
b1010101001010101 )
b1010101001010101 '
b10000001 *
b10000001 +
b10000001 ,
1-
#130000
0-
#135000
bx )
bx '
1-
#140000
0-
#145000
1-
#150000
0-
#155000
b10000000 *
b10000000 +
b10000000 ,
1-
#160000
0-
#165000
b1010101001010101 )
b1010101001010101 '
1-
#170000
0-
#175000
1-
