<module name="DMA_L3Interconnect" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SIMCOP_DMA_REVISION" acronym="SIMCOP_DMA_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="-" description="Revision ID" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_HWINFO" acronym="SIMCOP_DMA_HWINFO" offset="0x4" width="32" description="Information about the IP module's hardware configuration, that is, typically the module's HDL generics.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CHAN" width="1" begin="2" end="2" resetval="1" description="Logical channels" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CHAN_0_r" description="4"/>
      <bitenum value="1" id="1" token="CHAN_1_r" description="8"/>
    </bitfield>
    <bitfield id="CONTEXT" width="2" begin="1" end="0" resetval="0x2" description="Maximum outstanding OCP transactions" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CONTEXT_0_r" description="4"/>
      <bitenum value="1" id="1" token="CONTEXT_1_r" description="8"/>
      <bitenum value="2" id="2" token="CONTEXT_2_r" description="16"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_SYSCONFIG" acronym="SIMCOP_DMA_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of STANDBY state." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STANDBYMODE_0" description="Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only."/>
      <bitenum value="1" id="1" token="STANDBYMODE_1" description="No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only."/>
      <bitenum value="2" id="2" token="STANDBYMODE_2" description="Smart-standby mode."/>
      <bitenum value="3" id="3" token="STANDBYMODE_3" description="Smart-standby mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CTRL" acronym="SIMCOP_DMA_CTRL" offset="0x1C" width="32" description="">
    <bitfield id="BW_LIMITER" width="16" begin="31" end="16" resetval="0x0000" description="SIMCOP DMA guarantees that there are at least BW_LIMITER functional clock cycles between two OCP requests. No IDLE cycles are inserted during an OCP transaction. This parameter could be used to reduce traffic generated by the SIMCOP DMA for non timing critical applications. Doing so leaves more BW for other system initiators. Default value corresponds to maximum performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="TAG_CNT" width="4" begin="7" end="4" resetval="0x3" description="Limits the outstanding transactions count. Only tags 0 - TAG_CNT will be used by SIMCOP DMA The maximum allowed value is 2" range="" rwaccess="RW"/>
    <bitfield id="POSTED_WRITES" width="1" begin="3" end="3" resetval="0" description="Select write type. Setting depend on the used interconnect" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POSTED_WRITES_0" description="Only nonposted writes are generated"/>
      <bitenum value="1" id="1" token="POSTED_WRITES_1" description="Only posted writes are generated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MAX_BURST_SIZE" width="2" begin="1" end="0" resetval="0x0" description="Defines the maximum burst length for INCR bursts. In case of 2D bursts, length x height is less or equal to this value." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MAX_BURST_SIZE_0" description="Single requests only"/>
      <bitenum value="1" id="1" token="MAX_BURST_SIZE_1" description="less or equal to 2"/>
      <bitenum value="2" id="2" token="MAX_BURST_SIZE_2" description="less or equal to 4"/>
      <bitenum value="3" id="3" token="MAX_BURST_SIZE_3" description="less or equal to 8"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_IRQSTATUS_RAW_j_0" acronym="SIMCOP_DMA_IRQSTATUS_RAW_j_0" offset="0x20" width="32" description="Per-event raw interrupt status vector Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="CHAN7_FRAME_DONE_IRQ" width="1" begin="31" end="31" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN6_FRAME_DONE_IRQ" width="1" begin="30" end="30" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN5_FRAME_DONE_IRQ" width="1" begin="29" end="29" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN4_FRAME_DONE_IRQ" width="1" begin="28" end="28" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN3_FRAME_DONE_IRQ" width="1" begin="27" end="27" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN2_FRAME_DONE_IRQ" width="1" begin="26" end="26" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN1_FRAME_DONE_IRQ" width="1" begin="25" end="25" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN0_FRAME_DONE_IRQ" width="1" begin="24" end="24" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN7_BLOCK_DONE_IRQ" width="1" begin="23" end="23" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN6_BLOCK_DONE_IRQ" width="1" begin="22" end="22" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN5_BLOCK_DONE_IRQ" width="1" begin="21" end="21" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN4_BLOCK_DONE_IRQ" width="1" begin="20" end="20" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN3_BLOCK_DONE_IRQ" width="1" begin="19" end="19" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN2_BLOCK_DONE_IRQ" width="1" begin="18" end="18" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN1_BLOCK_DONE_IRQ" width="1" begin="17" end="17" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN0_BLOCK_DONE_IRQ" width="1" begin="16" end="16" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="OCP_ERR_0_w" description="No action"/>
      <bitenum value="0" id="0" token="OCP_ERR_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_w" description="Set event (debug)"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_IRQSTATUS_RAW_j_1" acronym="SIMCOP_DMA_IRQSTATUS_RAW_j_1" offset="0x30" width="32" description="Per-event raw interrupt status vector Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="CHAN7_FRAME_DONE_IRQ" width="1" begin="31" end="31" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN6_FRAME_DONE_IRQ" width="1" begin="30" end="30" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN5_FRAME_DONE_IRQ" width="1" begin="29" end="29" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN4_FRAME_DONE_IRQ" width="1" begin="28" end="28" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN3_FRAME_DONE_IRQ" width="1" begin="27" end="27" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN2_FRAME_DONE_IRQ" width="1" begin="26" end="26" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN1_FRAME_DONE_IRQ" width="1" begin="25" end="25" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN0_FRAME_DONE_IRQ" width="1" begin="24" end="24" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN7_BLOCK_DONE_IRQ" width="1" begin="23" end="23" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN6_BLOCK_DONE_IRQ" width="1" begin="22" end="22" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN5_BLOCK_DONE_IRQ" width="1" begin="21" end="21" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN4_BLOCK_DONE_IRQ" width="1" begin="20" end="20" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN3_BLOCK_DONE_IRQ" width="1" begin="19" end="19" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN2_BLOCK_DONE_IRQ" width="1" begin="18" end="18" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN1_BLOCK_DONE_IRQ" width="1" begin="17" end="17" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CHAN0_BLOCK_DONE_IRQ" width="1" begin="16" end="16" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_w" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="OCP_ERR_0_w" description="No action"/>
      <bitenum value="0" id="0" token="OCP_ERR_0_r" description="No event pending"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_w" description="Set event (debug)"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_IRQSTATUS_j_0" acronym="SIMCOP_DMA_IRQSTATUS_j_0" offset="0x24" width="32" description="Per-event 'enabled' interrupt status vector Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="CHAN7_FRAME_DONE_IRQ" width="1" begin="31" end="31" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN6_FRAME_DONE_IRQ" width="1" begin="30" end="30" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN5_FRAME_DONE_IRQ" width="1" begin="29" end="29" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN4_FRAME_DONE_IRQ" width="1" begin="28" end="28" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN3_FRAME_DONE_IRQ" width="1" begin="27" end="27" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN2_FRAME_DONE_IRQ" width="1" begin="26" end="26" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN1_FRAME_DONE_IRQ" width="1" begin="25" end="25" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN0_FRAME_DONE_IRQ" width="1" begin="24" end="24" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN7_BLOCK_DONE_IRQ" width="1" begin="23" end="23" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN6_BLOCK_DONE_IRQ" width="1" begin="22" end="22" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN5_BLOCK_DONE_IRQ" width="1" begin="21" end="21" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN4_BLOCK_DONE_IRQ" width="1" begin="20" end="20" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN3_BLOCK_DONE_IRQ" width="1" begin="19" end="19" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN2_BLOCK_DONE_IRQ" width="1" begin="18" end="18" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN1_BLOCK_DONE_IRQ" width="1" begin="17" end="17" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN0_BLOCK_DONE_IRQ" width="1" begin="16" end="16" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="BUS_ERR" width="1" begin="0" end="0" resetval="0" description="BUS error" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="BUS_ERR_0_w" description="No action"/>
      <bitenum value="0" id="0" token="BUS_ERR_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="BUS_ERR_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="BUS_ERR_1_w" description="Clear (raw) event"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_IRQSTATUS_j_1" acronym="SIMCOP_DMA_IRQSTATUS_j_1" offset="0x34" width="32" description="Per-event 'enabled' interrupt status vector Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="CHAN7_FRAME_DONE_IRQ" width="1" begin="31" end="31" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN6_FRAME_DONE_IRQ" width="1" begin="30" end="30" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN5_FRAME_DONE_IRQ" width="1" begin="29" end="29" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN4_FRAME_DONE_IRQ" width="1" begin="28" end="28" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN3_FRAME_DONE_IRQ" width="1" begin="27" end="27" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN2_FRAME_DONE_IRQ" width="1" begin="26" end="26" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN1_FRAME_DONE_IRQ" width="1" begin="25" end="25" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN0_FRAME_DONE_IRQ" width="1" begin="24" end="24" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN7_BLOCK_DONE_IRQ" width="1" begin="23" end="23" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN6_BLOCK_DONE_IRQ" width="1" begin="22" end="22" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN5_BLOCK_DONE_IRQ" width="1" begin="21" end="21" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN4_BLOCK_DONE_IRQ" width="1" begin="20" end="20" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN3_BLOCK_DONE_IRQ" width="1" begin="19" end="19" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN2_BLOCK_DONE_IRQ" width="1" begin="18" end="18" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN1_BLOCK_DONE_IRQ" width="1" begin="17" end="17" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CHAN0_BLOCK_DONE_IRQ" width="1" begin="16" end="16" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_w" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="BUS_ERR" width="1" begin="0" end="0" resetval="0" description="BUS error" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="BUS_ERR_0_w" description="No action"/>
      <bitenum value="0" id="0" token="BUS_ERR_0_r" description="No (enabled) event pending"/>
      <bitenum value="1" id="1" token="BUS_ERR_1_r" description="Event pending"/>
      <bitenum value="1" id="1" token="BUS_ERR_1_w" description="Clear (raw) event"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_IRQENABLE_SET_j_0" acronym="SIMCOP_DMA_IRQENABLE_SET_j_0" offset="0x28" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="CHAN7_FRAME_DONE_IRQ" width="1" begin="31" end="31" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN6_FRAME_DONE_IRQ" width="1" begin="30" end="30" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN5_FRAME_DONE_IRQ" width="1" begin="29" end="29" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN4_FRAME_DONE_IRQ" width="1" begin="28" end="28" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN3_FRAME_DONE_IRQ" width="1" begin="27" end="27" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN2_FRAME_DONE_IRQ" width="1" begin="26" end="26" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN1_FRAME_DONE_IRQ" width="1" begin="25" end="25" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN0_FRAME_DONE_IRQ" width="1" begin="24" end="24" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN7_BLOCK_DONE_IRQ" width="1" begin="23" end="23" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN6_BLOCK_DONE_IRQ" width="1" begin="22" end="22" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN5_BLOCK_DONE_IRQ" width="1" begin="21" end="21" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN4_BLOCK_DONE_IRQ" width="1" begin="20" end="20" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN3_BLOCK_DONE_IRQ" width="1" begin="19" end="19" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN2_BLOCK_DONE_IRQ" width="1" begin="18" end="18" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN1_BLOCK_DONE_IRQ" width="1" begin="17" end="17" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN0_BLOCK_DONE_IRQ" width="1" begin="16" end="16" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="OCP_ERR_0_w" description="No action"/>
      <bitenum value="0" id="0" token="OCP_ERR_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_w" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_IRQENABLE_SET_j_1" acronym="SIMCOP_DMA_IRQENABLE_SET_j_1" offset="0x38" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="CHAN7_FRAME_DONE_IRQ" width="1" begin="31" end="31" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN6_FRAME_DONE_IRQ" width="1" begin="30" end="30" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN5_FRAME_DONE_IRQ" width="1" begin="29" end="29" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN4_FRAME_DONE_IRQ" width="1" begin="28" end="28" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN3_FRAME_DONE_IRQ" width="1" begin="27" end="27" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN2_FRAME_DONE_IRQ" width="1" begin="26" end="26" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN1_FRAME_DONE_IRQ" width="1" begin="25" end="25" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN0_FRAME_DONE_IRQ" width="1" begin="24" end="24" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN7_BLOCK_DONE_IRQ" width="1" begin="23" end="23" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN6_BLOCK_DONE_IRQ" width="1" begin="22" end="22" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN5_BLOCK_DONE_IRQ" width="1" begin="21" end="21" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN4_BLOCK_DONE_IRQ" width="1" begin="20" end="20" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN3_BLOCK_DONE_IRQ" width="1" begin="19" end="19" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN2_BLOCK_DONE_IRQ" width="1" begin="18" end="18" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN1_BLOCK_DONE_IRQ" width="1" begin="17" end="17" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CHAN0_BLOCK_DONE_IRQ" width="1" begin="16" end="16" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_w" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="OCP_ERR_0_w" description="No action"/>
      <bitenum value="0" id="0" token="OCP_ERR_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_w" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_IRQENABLE_CLR_j_0" acronym="SIMCOP_DMA_IRQENABLE_CLR_j_0" offset="0x2C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="CHAN7_FRAME_DONE_IRQ" width="1" begin="31" end="31" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN6_FRAME_DONE_IRQ" width="1" begin="30" end="30" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN5_FRAME_DONE_IRQ" width="1" begin="29" end="29" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN4_FRAME_DONE_IRQ" width="1" begin="28" end="28" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN3_FRAME_DONE_IRQ" width="1" begin="27" end="27" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN2_FRAME_DONE_IRQ" width="1" begin="26" end="26" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN1_FRAME_DONE_IRQ" width="1" begin="25" end="25" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN0_FRAME_DONE_IRQ" width="1" begin="24" end="24" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN7_BLOCK_DONE_IRQ" width="1" begin="23" end="23" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN6_BLOCK_DONE_IRQ" width="1" begin="22" end="22" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN5_BLOCK_DONE_IRQ" width="1" begin="21" end="21" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN4_BLOCK_DONE_IRQ" width="1" begin="20" end="20" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN3_BLOCK_DONE_IRQ" width="1" begin="19" end="19" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN2_BLOCK_DONE_IRQ" width="1" begin="18" end="18" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN1_BLOCK_DONE_IRQ" width="1" begin="17" end="17" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN0_BLOCK_DONE_IRQ" width="1" begin="16" end="16" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="OCP_ERR_0_w" description="No action"/>
      <bitenum value="0" id="0" token="OCP_ERR_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_w" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_IRQENABLE_CLR_j_1" acronym="SIMCOP_DMA_IRQENABLE_CLR_j_1" offset="0x3C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="CHAN7_FRAME_DONE_IRQ" width="1" begin="31" end="31" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN7_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN6_FRAME_DONE_IRQ" width="1" begin="30" end="30" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN6_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN5_FRAME_DONE_IRQ" width="1" begin="29" end="29" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN5_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN4_FRAME_DONE_IRQ" width="1" begin="28" end="28" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN4_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN3_FRAME_DONE_IRQ" width="1" begin="27" end="27" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN3_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN2_FRAME_DONE_IRQ" width="1" begin="26" end="26" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN2_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN1_FRAME_DONE_IRQ" width="1" begin="25" end="25" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN1_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN0_FRAME_DONE_IRQ" width="1" begin="24" end="24" resetval="0" description="Channel has completed transfer of the full frame" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_FRAME_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN0_FRAME_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN7_BLOCK_DONE_IRQ" width="1" begin="23" end="23" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN7_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN7_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN6_BLOCK_DONE_IRQ" width="1" begin="22" end="22" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN6_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN6_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN5_BLOCK_DONE_IRQ" width="1" begin="21" end="21" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN5_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN5_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN4_BLOCK_DONE_IRQ" width="1" begin="20" end="20" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN4_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN4_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN3_BLOCK_DONE_IRQ" width="1" begin="19" end="19" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN3_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN3_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN2_BLOCK_DONE_IRQ" width="1" begin="18" end="18" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN2_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN2_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN1_BLOCK_DONE_IRQ" width="1" begin="17" end="17" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN1_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN1_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CHAN0_BLOCK_DONE_IRQ" width="1" begin="16" end="16" resetval="0" description="Channel has completed transfer of one 2D block" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_w" description="No action"/>
      <bitenum value="0" id="0" token="CHAN0_BLOCK_DONE_IRQ_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="CHAN0_BLOCK_DONE_IRQ_1_w" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_ERR" width="1" begin="0" end="0" resetval="0" description="OCP error" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="OCP_ERR_0_w" description="No action"/>
      <bitenum value="0" id="0" token="OCP_ERR_0_r" description="Interrupt disabled (masked)"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="1" id="1" token="OCP_ERR_1_w" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_CHAN_CTRL_i_0" acronym="SIMCOP_DMA_CHAN_CTRL_i_0" offset="0x80" width="32" description="Logical channel control register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="HWSTOP" width="3" begin="22" end="20" resetval="0x0" description="DMA logical channel hardware synchronization. Controls generation of the DONE pulse for the logical channel Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTOP_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTOP_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTOP_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTOP_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTOP_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="HWSTART" width="3" begin="19" end="17" resetval="0x0" description="DMA logical channel hardware synchronization. Controls sensitivity of the logical channel on a START pulse Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTART_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTART_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTART_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTART_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTART_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="LINKED" width="5" begin="16" end="12" resetval="0x00" description="DMA logical channel linking. Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINKED_0" description="Disabled."/>
      <bitenum value="16" id="16" token="LINKED_16" description="Start channel 0 when this channel has completed transfer of one 2D block"/>
      <bitenum value="17" id="17" token="LINKED_17" description="Start channel 1 when this channel has completed transfer of one 2D block"/>
      <bitenum value="18" id="18" token="LINKED_18" description="Start channel 2 when this channel has completed transfer of one 2D block"/>
      <bitenum value="19" id="19" token="LINKED_19" description="Start channel 3 when this channel has completed transfer of one 2D block"/>
      <bitenum value="20" id="20" token="LINKED_20" description="Start channel 4 when this channel has completed transfer of one 2D block"/>
      <bitenum value="21" id="21" token="LINKED_21" description="Start channel 5 when this channel has completed transfer of one 2D block"/>
      <bitenum value="22" id="22" token="LINKED_22" description="Start channel 6 when this channel has completed transfer of one 2D block"/>
      <bitenum value="23" id="23" token="LINKED_23" description="Start channel 7 when this channel has completed transfer of one 2D block"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TILERMODE" width="1" begin="6" end="6" resetval="-" description="Selects OCP transaction breakdown algorithm" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TILERMODE_0" description="Regular mode. INCR burst are used. ADDR[32]=0 for OCP transactions"/>
      <bitenum value="1" id="1" token="TILERMODE_1" description="Tiler mode. BLCK burst are used. ADDR[32]=1 for OCP transactions"/>
    </bitfield>
    <bitfield id="DIR" width="1" begin="5" end="5" resetval="0" description="Transfer direction" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DIR_0" description="System memory - SIMCOP buffers"/>
      <bitenum value="1" id="1" token="DIR_1" description="SIMCOP buffers - system memory"/>
    </bitfield>
    <bitfield id="STATUS" width="2" begin="4" end="3" resetval="0x0" description="SW could poll this bit to know the state of the channel" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STATUS_0_r" description="Idle"/>
      <bitenum value="1" id="1" token="STATUS_1_r" description="Active"/>
      <bitenum value="2" id="2" token="STATUS_2_r" description="Pending"/>
      <bitenum value="3" id="3" token="STATUS_3_r" description="Running"/>
    </bitfield>
    <bitfield id="SWTRIGGER" width="1" begin="2" end="2" resetval="0" description="Software trigger of the DMA channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="SWTRIGGER_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="SWTRIGGER_1_w" description="Change the logical channel state to PENDING if it is in ACTIVE state. No effect if the channel is in RUNNING, PENDING or IDLE state"/>
    </bitfield>
    <bitfield id="DISABLE" width="1" begin="1" end="1" resetval="0" description="Disable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="DISABLE_0_w" description="No effect."/>
      <bitenum value="1" id="1" token="DISABLE_1_w" description="Disable the channel. Changes the logical channel state to IDLE when it is in ACTIVE state. Memorize a disable request when the channel is in RUNNING or PENDING state."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="ENABLE_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="ENABLE_1_w" description="Enable the channel. Changes the state of the logical channel from IDLE to ACTIVE."/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_CHAN_CTRL_i_1" acronym="SIMCOP_DMA_CHAN_CTRL_i_1" offset="0xB0" width="32" description="Logical channel control register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="HWSTOP" width="3" begin="22" end="20" resetval="0x0" description="DMA logical channel hardware synchronization. Controls generation of the DONE pulse for the logical channel Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTOP_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTOP_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTOP_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTOP_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTOP_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="HWSTART" width="3" begin="19" end="17" resetval="0x0" description="DMA logical channel hardware synchronization. Controls sensitivity of the logical channel on a START pulse Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTART_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTART_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTART_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTART_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTART_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="LINKED" width="5" begin="16" end="12" resetval="0x00" description="DMA logical channel linking. Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINKED_0" description="Disabled."/>
      <bitenum value="16" id="16" token="LINKED_16" description="Start channel 0 when this channel has completed transfer of one 2D block"/>
      <bitenum value="17" id="17" token="LINKED_17" description="Start channel 1 when this channel has completed transfer of one 2D block"/>
      <bitenum value="18" id="18" token="LINKED_18" description="Start channel 2 when this channel has completed transfer of one 2D block"/>
      <bitenum value="19" id="19" token="LINKED_19" description="Start channel 3 when this channel has completed transfer of one 2D block"/>
      <bitenum value="20" id="20" token="LINKED_20" description="Start channel 4 when this channel has completed transfer of one 2D block"/>
      <bitenum value="21" id="21" token="LINKED_21" description="Start channel 5 when this channel has completed transfer of one 2D block"/>
      <bitenum value="22" id="22" token="LINKED_22" description="Start channel 6 when this channel has completed transfer of one 2D block"/>
      <bitenum value="23" id="23" token="LINKED_23" description="Start channel 7 when this channel has completed transfer of one 2D block"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TILERMODE" width="1" begin="6" end="6" resetval="-" description="Selects OCP transaction breakdown algorithm" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TILERMODE_0" description="Regular mode. INCR burst are used. ADDR[32]=0 for OCP transactions"/>
      <bitenum value="1" id="1" token="TILERMODE_1" description="Tiler mode. BLCK burst are used. ADDR[32]=1 for OCP transactions"/>
    </bitfield>
    <bitfield id="DIR" width="1" begin="5" end="5" resetval="0" description="Transfer direction" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DIR_0" description="System memory - SIMCOP buffers"/>
      <bitenum value="1" id="1" token="DIR_1" description="SIMCOP buffers - system memory"/>
    </bitfield>
    <bitfield id="STATUS" width="2" begin="4" end="3" resetval="0x0" description="SW could poll this bit to know the state of the channel" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STATUS_0_r" description="Idle"/>
      <bitenum value="1" id="1" token="STATUS_1_r" description="Active"/>
      <bitenum value="2" id="2" token="STATUS_2_r" description="Pending"/>
      <bitenum value="3" id="3" token="STATUS_3_r" description="Running"/>
    </bitfield>
    <bitfield id="SWTRIGGER" width="1" begin="2" end="2" resetval="0" description="Software trigger of the DMA channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="SWTRIGGER_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="SWTRIGGER_1_w" description="Change the logical channel state to PENDING if it is in ACTIVE state. No effect if the channel is in RUNNING, PENDING or IDLE state"/>
    </bitfield>
    <bitfield id="DISABLE" width="1" begin="1" end="1" resetval="0" description="Disable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="DISABLE_0_w" description="No effect."/>
      <bitenum value="1" id="1" token="DISABLE_1_w" description="Disable the channel. Changes the logical channel state to IDLE when it is in ACTIVE state. Memorize a disable request when the channel is in RUNNING or PENDING state."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="ENABLE_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="ENABLE_1_w" description="Enable the channel. Changes the state of the logical channel from IDLE to ACTIVE."/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_CHAN_CTRL_i_2" acronym="SIMCOP_DMA_CHAN_CTRL_i_2" offset="0xE0" width="32" description="Logical channel control register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="HWSTOP" width="3" begin="22" end="20" resetval="0x0" description="DMA logical channel hardware synchronization. Controls generation of the DONE pulse for the logical channel Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTOP_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTOP_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTOP_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTOP_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTOP_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="HWSTART" width="3" begin="19" end="17" resetval="0x0" description="DMA logical channel hardware synchronization. Controls sensitivity of the logical channel on a START pulse Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTART_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTART_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTART_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTART_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTART_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="LINKED" width="5" begin="16" end="12" resetval="0x00" description="DMA logical channel linking. Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINKED_0" description="Disabled."/>
      <bitenum value="16" id="16" token="LINKED_16" description="Start channel 0 when this channel has completed transfer of one 2D block"/>
      <bitenum value="17" id="17" token="LINKED_17" description="Start channel 1 when this channel has completed transfer of one 2D block"/>
      <bitenum value="18" id="18" token="LINKED_18" description="Start channel 2 when this channel has completed transfer of one 2D block"/>
      <bitenum value="19" id="19" token="LINKED_19" description="Start channel 3 when this channel has completed transfer of one 2D block"/>
      <bitenum value="20" id="20" token="LINKED_20" description="Start channel 4 when this channel has completed transfer of one 2D block"/>
      <bitenum value="21" id="21" token="LINKED_21" description="Start channel 5 when this channel has completed transfer of one 2D block"/>
      <bitenum value="22" id="22" token="LINKED_22" description="Start channel 6 when this channel has completed transfer of one 2D block"/>
      <bitenum value="23" id="23" token="LINKED_23" description="Start channel 7 when this channel has completed transfer of one 2D block"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TILERMODE" width="1" begin="6" end="6" resetval="-" description="Selects OCP transaction breakdown algorithm" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TILERMODE_0" description="Regular mode. INCR burst are used. ADDR[32]=0 for OCP transactions"/>
      <bitenum value="1" id="1" token="TILERMODE_1" description="Tiler mode. BLCK burst are used. ADDR[32]=1 for OCP transactions"/>
    </bitfield>
    <bitfield id="DIR" width="1" begin="5" end="5" resetval="0" description="Transfer direction" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DIR_0" description="System memory - SIMCOP buffers"/>
      <bitenum value="1" id="1" token="DIR_1" description="SIMCOP buffers - system memory"/>
    </bitfield>
    <bitfield id="STATUS" width="2" begin="4" end="3" resetval="0x0" description="SW could poll this bit to know the state of the channel" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STATUS_0_r" description="Idle"/>
      <bitenum value="1" id="1" token="STATUS_1_r" description="Active"/>
      <bitenum value="2" id="2" token="STATUS_2_r" description="Pending"/>
      <bitenum value="3" id="3" token="STATUS_3_r" description="Running"/>
    </bitfield>
    <bitfield id="SWTRIGGER" width="1" begin="2" end="2" resetval="0" description="Software trigger of the DMA channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="SWTRIGGER_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="SWTRIGGER_1_w" description="Change the logical channel state to PENDING if it is in ACTIVE state. No effect if the channel is in RUNNING, PENDING or IDLE state"/>
    </bitfield>
    <bitfield id="DISABLE" width="1" begin="1" end="1" resetval="0" description="Disable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="DISABLE_0_w" description="No effect."/>
      <bitenum value="1" id="1" token="DISABLE_1_w" description="Disable the channel. Changes the logical channel state to IDLE when it is in ACTIVE state. Memorize a disable request when the channel is in RUNNING or PENDING state."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="ENABLE_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="ENABLE_1_w" description="Enable the channel. Changes the state of the logical channel from IDLE to ACTIVE."/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_CHAN_CTRL_i_3" acronym="SIMCOP_DMA_CHAN_CTRL_i_3" offset="0x110" width="32" description="Logical channel control register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="HWSTOP" width="3" begin="22" end="20" resetval="0x0" description="DMA logical channel hardware synchronization. Controls generation of the DONE pulse for the logical channel Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTOP_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTOP_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTOP_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTOP_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTOP_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="HWSTART" width="3" begin="19" end="17" resetval="0x0" description="DMA logical channel hardware synchronization. Controls sensitivity of the logical channel on a START pulse Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTART_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTART_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTART_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTART_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTART_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="LINKED" width="5" begin="16" end="12" resetval="0x00" description="DMA logical channel linking. Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINKED_0" description="Disabled."/>
      <bitenum value="16" id="16" token="LINKED_16" description="Start channel 0 when this channel has completed transfer of one 2D block"/>
      <bitenum value="17" id="17" token="LINKED_17" description="Start channel 1 when this channel has completed transfer of one 2D block"/>
      <bitenum value="18" id="18" token="LINKED_18" description="Start channel 2 when this channel has completed transfer of one 2D block"/>
      <bitenum value="19" id="19" token="LINKED_19" description="Start channel 3 when this channel has completed transfer of one 2D block"/>
      <bitenum value="20" id="20" token="LINKED_20" description="Start channel 4 when this channel has completed transfer of one 2D block"/>
      <bitenum value="21" id="21" token="LINKED_21" description="Start channel 5 when this channel has completed transfer of one 2D block"/>
      <bitenum value="22" id="22" token="LINKED_22" description="Start channel 6 when this channel has completed transfer of one 2D block"/>
      <bitenum value="23" id="23" token="LINKED_23" description="Start channel 7 when this channel has completed transfer of one 2D block"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TILERMODE" width="1" begin="6" end="6" resetval="-" description="Selects OCP transaction breakdown algorithm" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TILERMODE_0" description="Regular mode. INCR burst are used. ADDR[32]=0 for OCP transactions"/>
      <bitenum value="1" id="1" token="TILERMODE_1" description="Tiler mode. BLCK burst are used. ADDR[32]=1 for OCP transactions"/>
    </bitfield>
    <bitfield id="DIR" width="1" begin="5" end="5" resetval="0" description="Transfer direction" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DIR_0" description="System memory - SIMCOP buffers"/>
      <bitenum value="1" id="1" token="DIR_1" description="SIMCOP buffers - system memory"/>
    </bitfield>
    <bitfield id="STATUS" width="2" begin="4" end="3" resetval="0x0" description="SW could poll this bit to know the state of the channel" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STATUS_0_r" description="Idle"/>
      <bitenum value="1" id="1" token="STATUS_1_r" description="Active"/>
      <bitenum value="2" id="2" token="STATUS_2_r" description="Pending"/>
      <bitenum value="3" id="3" token="STATUS_3_r" description="Running"/>
    </bitfield>
    <bitfield id="SWTRIGGER" width="1" begin="2" end="2" resetval="0" description="Software trigger of the DMA channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="SWTRIGGER_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="SWTRIGGER_1_w" description="Change the logical channel state to PENDING if it is in ACTIVE state. No effect if the channel is in RUNNING, PENDING or IDLE state"/>
    </bitfield>
    <bitfield id="DISABLE" width="1" begin="1" end="1" resetval="0" description="Disable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="DISABLE_0_w" description="No effect."/>
      <bitenum value="1" id="1" token="DISABLE_1_w" description="Disable the channel. Changes the logical channel state to IDLE when it is in ACTIVE state. Memorize a disable request when the channel is in RUNNING or PENDING state."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="ENABLE_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="ENABLE_1_w" description="Enable the channel. Changes the state of the logical channel from IDLE to ACTIVE."/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_CHAN_CTRL_i_4" acronym="SIMCOP_DMA_CHAN_CTRL_i_4" offset="0x140" width="32" description="Logical channel control register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="HWSTOP" width="3" begin="22" end="20" resetval="0x0" description="DMA logical channel hardware synchronization. Controls generation of the DONE pulse for the logical channel Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTOP_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTOP_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTOP_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTOP_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTOP_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="HWSTART" width="3" begin="19" end="17" resetval="0x0" description="DMA logical channel hardware synchronization. Controls sensitivity of the logical channel on a START pulse Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTART_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTART_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTART_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTART_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTART_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="LINKED" width="5" begin="16" end="12" resetval="0x00" description="DMA logical channel linking. Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINKED_0" description="Disabled."/>
      <bitenum value="16" id="16" token="LINKED_16" description="Start channel 0 when this channel has completed transfer of one 2D block"/>
      <bitenum value="17" id="17" token="LINKED_17" description="Start channel 1 when this channel has completed transfer of one 2D block"/>
      <bitenum value="18" id="18" token="LINKED_18" description="Start channel 2 when this channel has completed transfer of one 2D block"/>
      <bitenum value="19" id="19" token="LINKED_19" description="Start channel 3 when this channel has completed transfer of one 2D block"/>
      <bitenum value="20" id="20" token="LINKED_20" description="Start channel 4 when this channel has completed transfer of one 2D block"/>
      <bitenum value="21" id="21" token="LINKED_21" description="Start channel 5 when this channel has completed transfer of one 2D block"/>
      <bitenum value="22" id="22" token="LINKED_22" description="Start channel 6 when this channel has completed transfer of one 2D block"/>
      <bitenum value="23" id="23" token="LINKED_23" description="Start channel 7 when this channel has completed transfer of one 2D block"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TILERMODE" width="1" begin="6" end="6" resetval="-" description="Selects OCP transaction breakdown algorithm" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TILERMODE_0" description="Regular mode. INCR burst are used. ADDR[32]=0 for OCP transactions"/>
      <bitenum value="1" id="1" token="TILERMODE_1" description="Tiler mode. BLCK burst are used. ADDR[32]=1 for OCP transactions"/>
    </bitfield>
    <bitfield id="DIR" width="1" begin="5" end="5" resetval="0" description="Transfer direction" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DIR_0" description="System memory - SIMCOP buffers"/>
      <bitenum value="1" id="1" token="DIR_1" description="SIMCOP buffers - system memory"/>
    </bitfield>
    <bitfield id="STATUS" width="2" begin="4" end="3" resetval="0x0" description="SW could poll this bit to know the state of the channel" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STATUS_0_r" description="Idle"/>
      <bitenum value="1" id="1" token="STATUS_1_r" description="Active"/>
      <bitenum value="2" id="2" token="STATUS_2_r" description="Pending"/>
      <bitenum value="3" id="3" token="STATUS_3_r" description="Running"/>
    </bitfield>
    <bitfield id="SWTRIGGER" width="1" begin="2" end="2" resetval="0" description="Software trigger of the DMA channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="SWTRIGGER_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="SWTRIGGER_1_w" description="Change the logical channel state to PENDING if it is in ACTIVE state. No effect if the channel is in RUNNING, PENDING or IDLE state"/>
    </bitfield>
    <bitfield id="DISABLE" width="1" begin="1" end="1" resetval="0" description="Disable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="DISABLE_0_w" description="No effect."/>
      <bitenum value="1" id="1" token="DISABLE_1_w" description="Disable the channel. Changes the logical channel state to IDLE when it is in ACTIVE state. Memorize a disable request when the channel is in RUNNING or PENDING state."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="ENABLE_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="ENABLE_1_w" description="Enable the channel. Changes the state of the logical channel from IDLE to ACTIVE."/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_CHAN_CTRL_i_5" acronym="SIMCOP_DMA_CHAN_CTRL_i_5" offset="0x170" width="32" description="Logical channel control register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="HWSTOP" width="3" begin="22" end="20" resetval="0x0" description="DMA logical channel hardware synchronization. Controls generation of the DONE pulse for the logical channel Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTOP_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTOP_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTOP_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTOP_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTOP_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="HWSTART" width="3" begin="19" end="17" resetval="0x0" description="DMA logical channel hardware synchronization. Controls sensitivity of the logical channel on a START pulse Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTART_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTART_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTART_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTART_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTART_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="LINKED" width="5" begin="16" end="12" resetval="0x00" description="DMA logical channel linking. Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINKED_0" description="Disabled."/>
      <bitenum value="16" id="16" token="LINKED_16" description="Start channel 0 when this channel has completed transfer of one 2D block"/>
      <bitenum value="17" id="17" token="LINKED_17" description="Start channel 1 when this channel has completed transfer of one 2D block"/>
      <bitenum value="18" id="18" token="LINKED_18" description="Start channel 2 when this channel has completed transfer of one 2D block"/>
      <bitenum value="19" id="19" token="LINKED_19" description="Start channel 3 when this channel has completed transfer of one 2D block"/>
      <bitenum value="20" id="20" token="LINKED_20" description="Start channel 4 when this channel has completed transfer of one 2D block"/>
      <bitenum value="21" id="21" token="LINKED_21" description="Start channel 5 when this channel has completed transfer of one 2D block"/>
      <bitenum value="22" id="22" token="LINKED_22" description="Start channel 6 when this channel has completed transfer of one 2D block"/>
      <bitenum value="23" id="23" token="LINKED_23" description="Start channel 7 when this channel has completed transfer of one 2D block"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TILERMODE" width="1" begin="6" end="6" resetval="-" description="Selects OCP transaction breakdown algorithm" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TILERMODE_0" description="Regular mode. INCR burst are used. ADDR[32]=0 for OCP transactions"/>
      <bitenum value="1" id="1" token="TILERMODE_1" description="Tiler mode. BLCK burst are used. ADDR[32]=1 for OCP transactions"/>
    </bitfield>
    <bitfield id="DIR" width="1" begin="5" end="5" resetval="0" description="Transfer direction" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DIR_0" description="System memory - SIMCOP buffers"/>
      <bitenum value="1" id="1" token="DIR_1" description="SIMCOP buffers - system memory"/>
    </bitfield>
    <bitfield id="STATUS" width="2" begin="4" end="3" resetval="0x0" description="SW could poll this bit to know the state of the channel" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STATUS_0_r" description="Idle"/>
      <bitenum value="1" id="1" token="STATUS_1_r" description="Active"/>
      <bitenum value="2" id="2" token="STATUS_2_r" description="Pending"/>
      <bitenum value="3" id="3" token="STATUS_3_r" description="Running"/>
    </bitfield>
    <bitfield id="SWTRIGGER" width="1" begin="2" end="2" resetval="0" description="Software trigger of the DMA channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="SWTRIGGER_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="SWTRIGGER_1_w" description="Change the logical channel state to PENDING if it is in ACTIVE state. No effect if the channel is in RUNNING, PENDING or IDLE state"/>
    </bitfield>
    <bitfield id="DISABLE" width="1" begin="1" end="1" resetval="0" description="Disable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="DISABLE_0_w" description="No effect."/>
      <bitenum value="1" id="1" token="DISABLE_1_w" description="Disable the channel. Changes the logical channel state to IDLE when it is in ACTIVE state. Memorize a disable request when the channel is in RUNNING or PENDING state."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="ENABLE_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="ENABLE_1_w" description="Enable the channel. Changes the state of the logical channel from IDLE to ACTIVE."/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_CHAN_CTRL_i_6" acronym="SIMCOP_DMA_CHAN_CTRL_i_6" offset="0x1A0" width="32" description="Logical channel control register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="HWSTOP" width="3" begin="22" end="20" resetval="0x0" description="DMA logical channel hardware synchronization. Controls generation of the DONE pulse for the logical channel Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTOP_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTOP_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTOP_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTOP_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTOP_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="HWSTART" width="3" begin="19" end="17" resetval="0x0" description="DMA logical channel hardware synchronization. Controls sensitivity of the logical channel on a START pulse Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTART_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTART_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTART_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTART_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTART_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="LINKED" width="5" begin="16" end="12" resetval="0x00" description="DMA logical channel linking. Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINKED_0" description="Disabled."/>
      <bitenum value="16" id="16" token="LINKED_16" description="Start channel 0 when this channel has completed transfer of one 2D block"/>
      <bitenum value="17" id="17" token="LINKED_17" description="Start channel 1 when this channel has completed transfer of one 2D block"/>
      <bitenum value="18" id="18" token="LINKED_18" description="Start channel 2 when this channel has completed transfer of one 2D block"/>
      <bitenum value="19" id="19" token="LINKED_19" description="Start channel 3 when this channel has completed transfer of one 2D block"/>
      <bitenum value="20" id="20" token="LINKED_20" description="Start channel 4 when this channel has completed transfer of one 2D block"/>
      <bitenum value="21" id="21" token="LINKED_21" description="Start channel 5 when this channel has completed transfer of one 2D block"/>
      <bitenum value="22" id="22" token="LINKED_22" description="Start channel 6 when this channel has completed transfer of one 2D block"/>
      <bitenum value="23" id="23" token="LINKED_23" description="Start channel 7 when this channel has completed transfer of one 2D block"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TILERMODE" width="1" begin="6" end="6" resetval="-" description="Selects OCP transaction breakdown algorithm" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TILERMODE_0" description="Regular mode. INCR burst are used. ADDR[32]=0 for OCP transactions"/>
      <bitenum value="1" id="1" token="TILERMODE_1" description="Tiler mode. BLCK burst are used. ADDR[32]=1 for OCP transactions"/>
    </bitfield>
    <bitfield id="DIR" width="1" begin="5" end="5" resetval="0" description="Transfer direction" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DIR_0" description="System memory - SIMCOP buffers"/>
      <bitenum value="1" id="1" token="DIR_1" description="SIMCOP buffers - system memory"/>
    </bitfield>
    <bitfield id="STATUS" width="2" begin="4" end="3" resetval="0x0" description="SW could poll this bit to know the state of the channel" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STATUS_0_r" description="Idle"/>
      <bitenum value="1" id="1" token="STATUS_1_r" description="Active"/>
      <bitenum value="2" id="2" token="STATUS_2_r" description="Pending"/>
      <bitenum value="3" id="3" token="STATUS_3_r" description="Running"/>
    </bitfield>
    <bitfield id="SWTRIGGER" width="1" begin="2" end="2" resetval="0" description="Software trigger of the DMA channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="SWTRIGGER_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="SWTRIGGER_1_w" description="Change the logical channel state to PENDING if it is in ACTIVE state. No effect if the channel is in RUNNING, PENDING or IDLE state"/>
    </bitfield>
    <bitfield id="DISABLE" width="1" begin="1" end="1" resetval="0" description="Disable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="DISABLE_0_w" description="No effect."/>
      <bitenum value="1" id="1" token="DISABLE_1_w" description="Disable the channel. Changes the logical channel state to IDLE when it is in ACTIVE state. Memorize a disable request when the channel is in RUNNING or PENDING state."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="ENABLE_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="ENABLE_1_w" description="Enable the channel. Changes the state of the logical channel from IDLE to ACTIVE."/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_CHAN_CTRL_i_7" acronym="SIMCOP_DMA_CHAN_CTRL_i_7" offset="0x1D0" width="32" description="Logical channel control register">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="HWSTOP" width="3" begin="22" end="20" resetval="0x0" description="DMA logical channel hardware synchronization. Controls generation of the DONE pulse for the logical channel Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTOP_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTOP_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTOP_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTOP_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTOP_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="HWSTART" width="3" begin="19" end="17" resetval="0x0" description="DMA logical channel hardware synchronization. Controls sensitivity of the logical channel on a START pulse Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWSTART_0" description="Disabled."/>
      <bitenum value="4" id="4" token="HWSTART_4" description="Use hardware synchronization channel 0"/>
      <bitenum value="5" id="5" token="HWSTART_5" description="Use hardware synchronization channel 1"/>
      <bitenum value="6" id="6" token="HWSTART_6" description="Use hardware synchronization channel 2"/>
      <bitenum value="7" id="7" token="HWSTART_7" description="Use hardware synchronization channel 3"/>
    </bitfield>
    <bitfield id="LINKED" width="5" begin="16" end="12" resetval="0x00" description="DMA logical channel linking. Only the values listed below are allowed. Other values lead to undefined behavior." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINKED_0" description="Disabled."/>
      <bitenum value="16" id="16" token="LINKED_16" description="Start channel 0 when this channel has completed transfer of one 2D block"/>
      <bitenum value="17" id="17" token="LINKED_17" description="Start channel 1 when this channel has completed transfer of one 2D block"/>
      <bitenum value="18" id="18" token="LINKED_18" description="Start channel 2 when this channel has completed transfer of one 2D block"/>
      <bitenum value="19" id="19" token="LINKED_19" description="Start channel 3 when this channel has completed transfer of one 2D block"/>
      <bitenum value="20" id="20" token="LINKED_20" description="Start channel 4 when this channel has completed transfer of one 2D block"/>
      <bitenum value="21" id="21" token="LINKED_21" description="Start channel 5 when this channel has completed transfer of one 2D block"/>
      <bitenum value="22" id="22" token="LINKED_22" description="Start channel 6 when this channel has completed transfer of one 2D block"/>
      <bitenum value="23" id="23" token="LINKED_23" description="Start channel 7 when this channel has completed transfer of one 2D block"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TILERMODE" width="1" begin="6" end="6" resetval="-" description="Selects OCP transaction breakdown algorithm" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TILERMODE_0" description="Regular mode. INCR burst are used. ADDR[32]=0 for OCP transactions"/>
      <bitenum value="1" id="1" token="TILERMODE_1" description="Tiler mode. BLCK burst are used. ADDR[32]=1 for OCP transactions"/>
    </bitfield>
    <bitfield id="DIR" width="1" begin="5" end="5" resetval="0" description="Transfer direction" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DIR_0" description="System memory - SIMCOP buffers"/>
      <bitenum value="1" id="1" token="DIR_1" description="SIMCOP buffers - system memory"/>
    </bitfield>
    <bitfield id="STATUS" width="2" begin="4" end="3" resetval="0x0" description="SW could poll this bit to know the state of the channel" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STATUS_0_r" description="Idle"/>
      <bitenum value="1" id="1" token="STATUS_1_r" description="Active"/>
      <bitenum value="2" id="2" token="STATUS_2_r" description="Pending"/>
      <bitenum value="3" id="3" token="STATUS_3_r" description="Running"/>
    </bitfield>
    <bitfield id="SWTRIGGER" width="1" begin="2" end="2" resetval="0" description="Software trigger of the DMA channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="SWTRIGGER_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="SWTRIGGER_1_w" description="Change the logical channel state to PENDING if it is in ACTIVE state. No effect if the channel is in RUNNING, PENDING or IDLE state"/>
    </bitfield>
    <bitfield id="DISABLE" width="1" begin="1" end="1" resetval="0" description="Disable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="DISABLE_0_w" description="No effect."/>
      <bitenum value="1" id="1" token="DISABLE_1_w" description="Disable the channel. Changes the logical channel state to IDLE when it is in ACTIVE state. Memorize a disable request when the channel is in RUNNING or PENDING state."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable control of the logical channel. Read of this register always returns 0." range="" rwaccess="W">
      <bitenum value="0" id="0" token="ENABLE_0_w" description="No effect"/>
      <bitenum value="1" id="1" token="ENABLE_1_w" description="Enable the channel. Changes the state of the logical channel from IDLE to ACTIVE."/>
    </bitfield>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_ADDR_i_0" acronym="SIMCOP_DMA_CHAN_SMEM_ADDR_i_0" offset="0x84" width="32" description="System memory address">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x-------" description="Address in 128-bit words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_ADDR_i_1" acronym="SIMCOP_DMA_CHAN_SMEM_ADDR_i_1" offset="0xB4" width="32" description="System memory address">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x-------" description="Address in 128-bit words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_ADDR_i_2" acronym="SIMCOP_DMA_CHAN_SMEM_ADDR_i_2" offset="0xE4" width="32" description="System memory address">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x-------" description="Address in 128-bit words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_ADDR_i_3" acronym="SIMCOP_DMA_CHAN_SMEM_ADDR_i_3" offset="0x114" width="32" description="System memory address">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x-------" description="Address in 128-bit words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_ADDR_i_4" acronym="SIMCOP_DMA_CHAN_SMEM_ADDR_i_4" offset="0x144" width="32" description="System memory address">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x-------" description="Address in 128-bit words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_ADDR_i_5" acronym="SIMCOP_DMA_CHAN_SMEM_ADDR_i_5" offset="0x174" width="32" description="System memory address">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x-------" description="Address in 128-bit words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_ADDR_i_6" acronym="SIMCOP_DMA_CHAN_SMEM_ADDR_i_6" offset="0x1A4" width="32" description="System memory address">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x-------" description="Address in 128-bit words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_ADDR_i_7" acronym="SIMCOP_DMA_CHAN_SMEM_ADDR_i_7" offset="0x1D4" width="32" description="System memory address">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x-------" description="Address in 128-bit words" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_OFST_i_0" acronym="SIMCOP_DMA_CHAN_SMEM_OFST_i_0" offset="0x88" width="32" description="System memory line offset in 128-bit words. Maximum stride = 1MB">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="16" begin="19" end="4" resetval="0x----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_OFST_i_1" acronym="SIMCOP_DMA_CHAN_SMEM_OFST_i_1" offset="0xB8" width="32" description="System memory line offset in 128-bit words. Maximum stride = 1MB">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="16" begin="19" end="4" resetval="0x----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_OFST_i_2" acronym="SIMCOP_DMA_CHAN_SMEM_OFST_i_2" offset="0xE8" width="32" description="System memory line offset in 128-bit words. Maximum stride = 1MB">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="16" begin="19" end="4" resetval="0x----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_OFST_i_3" acronym="SIMCOP_DMA_CHAN_SMEM_OFST_i_3" offset="0x118" width="32" description="System memory line offset in 128-bit words. Maximum stride = 1MB">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="16" begin="19" end="4" resetval="0x----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_OFST_i_4" acronym="SIMCOP_DMA_CHAN_SMEM_OFST_i_4" offset="0x148" width="32" description="System memory line offset in 128-bit words. Maximum stride = 1MB">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="16" begin="19" end="4" resetval="0x----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_OFST_i_5" acronym="SIMCOP_DMA_CHAN_SMEM_OFST_i_5" offset="0x178" width="32" description="System memory line offset in 128-bit words. Maximum stride = 1MB">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="16" begin="19" end="4" resetval="0x----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_OFST_i_6" acronym="SIMCOP_DMA_CHAN_SMEM_OFST_i_6" offset="0x1A8" width="32" description="System memory line offset in 128-bit words. Maximum stride = 1MB">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="16" begin="19" end="4" resetval="0x----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_SMEM_OFST_i_7" acronym="SIMCOP_DMA_CHAN_SMEM_OFST_i_7" offset="0x1D8" width="32" description="System memory line offset in 128-bit words. Maximum stride = 1MB">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="16" begin="19" end="4" resetval="0x----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_OFST_i_0" acronym="SIMCOP_DMA_CHAN_BUF_OFST_i_0" offset="0x8C" width="32" description="SIMCOP memory line offset">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="20" begin="23" end="4" resetval="0x-----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_OFST_i_1" acronym="SIMCOP_DMA_CHAN_BUF_OFST_i_1" offset="0xBC" width="32" description="SIMCOP memory line offset">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="20" begin="23" end="4" resetval="0x-----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_OFST_i_2" acronym="SIMCOP_DMA_CHAN_BUF_OFST_i_2" offset="0xEC" width="32" description="SIMCOP memory line offset">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="20" begin="23" end="4" resetval="0x-----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_OFST_i_3" acronym="SIMCOP_DMA_CHAN_BUF_OFST_i_3" offset="0x11C" width="32" description="SIMCOP memory line offset">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="20" begin="23" end="4" resetval="0x-----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_OFST_i_4" acronym="SIMCOP_DMA_CHAN_BUF_OFST_i_4" offset="0x14C" width="32" description="SIMCOP memory line offset">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="20" begin="23" end="4" resetval="0x-----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_OFST_i_5" acronym="SIMCOP_DMA_CHAN_BUF_OFST_i_5" offset="0x17C" width="32" description="SIMCOP memory line offset">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="20" begin="23" end="4" resetval="0x-----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_OFST_i_6" acronym="SIMCOP_DMA_CHAN_BUF_OFST_i_6" offset="0x1AC" width="32" description="SIMCOP memory line offset">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="20" begin="23" end="4" resetval="0x-----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_OFST_i_7" acronym="SIMCOP_DMA_CHAN_BUF_OFST_i_7" offset="0x1DC" width="32" description="SIMCOP memory line offset">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OFST" width="20" begin="23" end="4" resetval="0x-----" description="Line offset. In 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_ADDR_i_0" acronym="SIMCOP_DMA_CHAN_BUF_ADDR_i_0" offset="0x90" width="32" description="SIMCOP memory address">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x-----" description="Address in 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_ADDR_i_1" acronym="SIMCOP_DMA_CHAN_BUF_ADDR_i_1" offset="0xC0" width="32" description="SIMCOP memory address">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x-----" description="Address in 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_ADDR_i_2" acronym="SIMCOP_DMA_CHAN_BUF_ADDR_i_2" offset="0xF0" width="32" description="SIMCOP memory address">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x-----" description="Address in 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_ADDR_i_3" acronym="SIMCOP_DMA_CHAN_BUF_ADDR_i_3" offset="0x120" width="32" description="SIMCOP memory address">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x-----" description="Address in 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_ADDR_i_4" acronym="SIMCOP_DMA_CHAN_BUF_ADDR_i_4" offset="0x150" width="32" description="SIMCOP memory address">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x-----" description="Address in 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_ADDR_i_5" acronym="SIMCOP_DMA_CHAN_BUF_ADDR_i_5" offset="0x180" width="32" description="SIMCOP memory address">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x-----" description="Address in 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_ADDR_i_6" acronym="SIMCOP_DMA_CHAN_BUF_ADDR_i_6" offset="0x1B0" width="32" description="SIMCOP memory address">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x-----" description="Address in 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BUF_ADDR_i_7" acronym="SIMCOP_DMA_CHAN_BUF_ADDR_i_7" offset="0x1E0" width="32" description="SIMCOP memory address">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x-----" description="Address in 128-bit words." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_0" acronym="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_0" offset="0x94" width="32" description="2D block size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YNUM" width="13" begin="28" end="16" resetval="0bxxxxxxxxxxxxx" description="Height, in lines, per 2D block Valid values are 1- 8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XNUM" width="10" begin="13" end="4" resetval="0bxxxxxxxxxx" description="Width, in 128-bit words, per 2D block. Valid values are 1-1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_1" acronym="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_1" offset="0xC4" width="32" description="2D block size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YNUM" width="13" begin="28" end="16" resetval="0bxxxxxxxxxxxxx" description="Height, in lines, per 2D block Valid values are 1- 8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XNUM" width="10" begin="13" end="4" resetval="0bxxxxxxxxxx" description="Width, in 128-bit words, per 2D block. Valid values are 1-1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_2" acronym="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_2" offset="0xF4" width="32" description="2D block size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YNUM" width="13" begin="28" end="16" resetval="0bxxxxxxxxxxxxx" description="Height, in lines, per 2D block Valid values are 1- 8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XNUM" width="10" begin="13" end="4" resetval="0bxxxxxxxxxx" description="Width, in 128-bit words, per 2D block. Valid values are 1-1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_3" acronym="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_3" offset="0x124" width="32" description="2D block size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YNUM" width="13" begin="28" end="16" resetval="0bxxxxxxxxxxxxx" description="Height, in lines, per 2D block Valid values are 1- 8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XNUM" width="10" begin="13" end="4" resetval="0bxxxxxxxxxx" description="Width, in 128-bit words, per 2D block. Valid values are 1-1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_4" acronym="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_4" offset="0x154" width="32" description="2D block size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YNUM" width="13" begin="28" end="16" resetval="0bxxxxxxxxxxxxx" description="Height, in lines, per 2D block Valid values are 1- 8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XNUM" width="10" begin="13" end="4" resetval="0bxxxxxxxxxx" description="Width, in 128-bit words, per 2D block. Valid values are 1-1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_5" acronym="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_5" offset="0x184" width="32" description="2D block size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YNUM" width="13" begin="28" end="16" resetval="0bxxxxxxxxxxxxx" description="Height, in lines, per 2D block Valid values are 1- 8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XNUM" width="10" begin="13" end="4" resetval="0bxxxxxxxxxx" description="Width, in 128-bit words, per 2D block. Valid values are 1-1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_6" acronym="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_6" offset="0x1B4" width="32" description="2D block size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YNUM" width="13" begin="28" end="16" resetval="0bxxxxxxxxxxxxx" description="Height, in lines, per 2D block Valid values are 1- 8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XNUM" width="10" begin="13" end="4" resetval="0bxxxxxxxxxx" description="Width, in 128-bit words, per 2D block. Valid values are 1-1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_7" acronym="SIMCOP_DMA_CHAN_BLOCK_SIZE_i_7" offset="0x1E4" width="32" description="2D block size">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YNUM" width="13" begin="28" end="16" resetval="0bxxxxxxxxxxxxx" description="Height, in lines, per 2D block Valid values are 1- 8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XNUM" width="10" begin="13" end="4" resetval="0bxxxxxxxxxx" description="Width, in 128-bit words, per 2D block. Valid values are 1-1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_FRAME_i_0" acronym="SIMCOP_DMA_CHAN_FRAME_i_0" offset="0x98" width="32" description="Defines a frame. A frame is composed of 2D blocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="YCNT" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XCNT" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_FRAME_i_1" acronym="SIMCOP_DMA_CHAN_FRAME_i_1" offset="0xC8" width="32" description="Defines a frame. A frame is composed of 2D blocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="YCNT" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XCNT" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_FRAME_i_2" acronym="SIMCOP_DMA_CHAN_FRAME_i_2" offset="0xF8" width="32" description="Defines a frame. A frame is composed of 2D blocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="YCNT" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XCNT" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_FRAME_i_3" acronym="SIMCOP_DMA_CHAN_FRAME_i_3" offset="0x128" width="32" description="Defines a frame. A frame is composed of 2D blocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="YCNT" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XCNT" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_FRAME_i_4" acronym="SIMCOP_DMA_CHAN_FRAME_i_4" offset="0x158" width="32" description="Defines a frame. A frame is composed of 2D blocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="YCNT" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XCNT" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_FRAME_i_5" acronym="SIMCOP_DMA_CHAN_FRAME_i_5" offset="0x188" width="32" description="Defines a frame. A frame is composed of 2D blocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="YCNT" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XCNT" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_FRAME_i_6" acronym="SIMCOP_DMA_CHAN_FRAME_i_6" offset="0x1B8" width="32" description="Defines a frame. A frame is composed of 2D blocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="YCNT" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XCNT" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_FRAME_i_7" acronym="SIMCOP_DMA_CHAN_FRAME_i_7" offset="0x1E8" width="32" description="Defines a frame. A frame is composed of 2D blocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="YCNT" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XCNT" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal count of 2D blocks per frame. Valid values are 1-1023" range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_0" acronym="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_0" offset="0xA0" width="32" description="SW could read the coordinates of the last transferred block. The status is reset when the channel is enabled (change the state of CTRL.ENABLE from 0 to 1).">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BY" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BX" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_1" acronym="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_1" offset="0xD0" width="32" description="SW could read the coordinates of the last transferred block. The status is reset when the channel is enabled (change the state of CTRL.ENABLE from 0 to 1).">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BY" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BX" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_2" acronym="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_2" offset="0x100" width="32" description="SW could read the coordinates of the last transferred block. The status is reset when the channel is enabled (change the state of CTRL.ENABLE from 0 to 1).">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BY" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BX" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_3" acronym="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_3" offset="0x130" width="32" description="SW could read the coordinates of the last transferred block. The status is reset when the channel is enabled (change the state of CTRL.ENABLE from 0 to 1).">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BY" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BX" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_4" acronym="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_4" offset="0x160" width="32" description="SW could read the coordinates of the last transferred block. The status is reset when the channel is enabled (change the state of CTRL.ENABLE from 0 to 1).">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BY" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BX" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_5" acronym="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_5" offset="0x190" width="32" description="SW could read the coordinates of the last transferred block. The status is reset when the channel is enabled (change the state of CTRL.ENABLE from 0 to 1).">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BY" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BX" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_6" acronym="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_6" offset="0x1C0" width="32" description="SW could read the coordinates of the last transferred block. The status is reset when the channel is enabled (change the state of CTRL.ENABLE from 0 to 1).">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BY" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BX" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_7" acronym="SIMCOP_DMA_CHAN_CURRENT_BLOCK_i_7" offset="0x1F0" width="32" description="SW could read the coordinates of the last transferred block. The status is reset when the channel is enabled (change the state of CTRL.ENABLE from 0 to 1).">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BY" width="10" begin="25" end="16" resetval="0bxxxxxxxxxx" description="Vertical position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BX" width="10" begin="9" end="0" resetval="0bxxxxxxxxxx" description="Horizontal position of the last transferred 2D block in the frame." range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_STEP_i_0" acronym="SIMCOP_DMA_CHAN_BLOCK_STEP_i_0" offset="0xA4" width="32" description="Offset between 2D blocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YSTEP" width="14" begin="29" end="16" resetval="0b0xxxxxxxxxxxxx" description="Vertical offset, in lines, between rows of 2D blocks. For contiguous 2D blocks YSTEP=YNUM Valid values are -8192 to +8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="XSTEP" width="11" begin="14" end="4" resetval="0bxxxxxxxxxxx" description="Horizontal offset, in 128-bit words, between 2D block columns. For contiguous 2D blocks XSTEP=XNUM Valid values are -1024 to +1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_STEP_i_1" acronym="SIMCOP_DMA_CHAN_BLOCK_STEP_i_1" offset="0xD4" width="32" description="Offset between 2D blocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YSTEP" width="14" begin="29" end="16" resetval="0b0xxxxxxxxxxxxx" description="Vertical offset, in lines, between rows of 2D blocks. For contiguous 2D blocks YSTEP=YNUM Valid values are -8192 to +8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="XSTEP" width="11" begin="14" end="4" resetval="0bxxxxxxxxxxx" description="Horizontal offset, in 128-bit words, between 2D block columns. For contiguous 2D blocks XSTEP=XNUM Valid values are -1024 to +1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_STEP_i_2" acronym="SIMCOP_DMA_CHAN_BLOCK_STEP_i_2" offset="0x104" width="32" description="Offset between 2D blocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YSTEP" width="14" begin="29" end="16" resetval="0b0xxxxxxxxxxxxx" description="Vertical offset, in lines, between rows of 2D blocks. For contiguous 2D blocks YSTEP=YNUM Valid values are -8192 to +8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="XSTEP" width="11" begin="14" end="4" resetval="0bxxxxxxxxxxx" description="Horizontal offset, in 128-bit words, between 2D block columns. For contiguous 2D blocks XSTEP=XNUM Valid values are -1024 to +1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_STEP_i_3" acronym="SIMCOP_DMA_CHAN_BLOCK_STEP_i_3" offset="0x134" width="32" description="Offset between 2D blocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YSTEP" width="14" begin="29" end="16" resetval="0b0xxxxxxxxxxxxx" description="Vertical offset, in lines, between rows of 2D blocks. For contiguous 2D blocks YSTEP=YNUM Valid values are -8192 to +8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="XSTEP" width="11" begin="14" end="4" resetval="0bxxxxxxxxxxx" description="Horizontal offset, in 128-bit words, between 2D block columns. For contiguous 2D blocks XSTEP=XNUM Valid values are -1024 to +1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_STEP_i_4" acronym="SIMCOP_DMA_CHAN_BLOCK_STEP_i_4" offset="0x164" width="32" description="Offset between 2D blocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YSTEP" width="14" begin="29" end="16" resetval="0b0xxxxxxxxxxxxx" description="Vertical offset, in lines, between rows of 2D blocks. For contiguous 2D blocks YSTEP=YNUM Valid values are -8192 to +8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="XSTEP" width="11" begin="14" end="4" resetval="0bxxxxxxxxxxx" description="Horizontal offset, in 128-bit words, between 2D block columns. For contiguous 2D blocks XSTEP=XNUM Valid values are -1024 to +1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_STEP_i_5" acronym="SIMCOP_DMA_CHAN_BLOCK_STEP_i_5" offset="0x194" width="32" description="Offset between 2D blocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YSTEP" width="14" begin="29" end="16" resetval="0b0xxxxxxxxxxxxx" description="Vertical offset, in lines, between rows of 2D blocks. For contiguous 2D blocks YSTEP=YNUM Valid values are -8192 to +8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="XSTEP" width="11" begin="14" end="4" resetval="0bxxxxxxxxxxx" description="Horizontal offset, in 128-bit words, between 2D block columns. For contiguous 2D blocks XSTEP=XNUM Valid values are -1024 to +1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_STEP_i_6" acronym="SIMCOP_DMA_CHAN_BLOCK_STEP_i_6" offset="0x1C4" width="32" description="Offset between 2D blocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YSTEP" width="14" begin="29" end="16" resetval="0b0xxxxxxxxxxxxx" description="Vertical offset, in lines, between rows of 2D blocks. For contiguous 2D blocks YSTEP=YNUM Valid values are -8192 to +8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="XSTEP" width="11" begin="14" end="4" resetval="0bxxxxxxxxxxx" description="Horizontal offset, in 128-bit words, between 2D block columns. For contiguous 2D blocks XSTEP=XNUM Valid values are -1024 to +1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="SIMCOP_DMA_CHAN_BLOCK_STEP_i_7" acronym="SIMCOP_DMA_CHAN_BLOCK_STEP_i_7" offset="0x1F4" width="32" description="Offset between 2D blocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="YSTEP" width="14" begin="29" end="16" resetval="0b0xxxxxxxxxxxxx" description="Vertical offset, in lines, between rows of 2D blocks. For contiguous 2D blocks YSTEP=YNUM Valid values are -8192 to +8191." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="XSTEP" width="11" begin="14" end="4" resetval="0bxxxxxxxxxxx" description="Horizontal offset, in 128-bit words, between 2D block columns. For contiguous 2D blocks XSTEP=XNUM Valid values are -1024 to +1023, that corresponds to 16 bytes to 16KB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
</module>
