{"sha": "5332c89ea0526bc309a2af95badd3ab9add48734", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTMzMmM4OWVhMDUyNmJjMzA5YTJhZjk1YmFkZDNhYjlhZGQ0ODczNA==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2017-01-25T16:23:48Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2017-01-25T16:23:48Z"}, "message": "rs6000-c (altivec_overloaded_builtins): Fix order of entries for ALTIVEC_BUILTIN_VEC_PACKS and P8V_BUILTIN_VEC_VGBBD.\n\n\ngcc/ChangeLog:\n\n2017-01-25  Carl Love  <cel@us.ibm.com>\n\n        * config/rs6000/rs6000-c (altivec_overloaded_builtins): Fix order\n        of entries for ALTIVEC_BUILTIN_VEC_PACKS and P8V_BUILTIN_VEC_VGBBD.\n\ngcc/testsuite/ChangeLog:\n\n2017-01-25  Carl Love  <cel@us.ibm.com>\n        * gcc.target/powerpc/builtins-3-p8.c:  Add missing tests for the\n        vec_packs built-ins\n\nFrom-SVN: r244904", "tree": {"sha": "8dbeac4e2b0eae0433b8d706876b69df17707689", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8dbeac4e2b0eae0433b8d706876b69df17707689"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5332c89ea0526bc309a2af95badd3ab9add48734", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5332c89ea0526bc309a2af95badd3ab9add48734", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5332c89ea0526bc309a2af95badd3ab9add48734", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5332c89ea0526bc309a2af95badd3ab9add48734/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "ed4e59f46f0958eb6ea88c2840688a354826b931", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ed4e59f46f0958eb6ea88c2840688a354826b931", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ed4e59f46f0958eb6ea88c2840688a354826b931"}], "stats": {"total": 46, "additions": 36, "deletions": 10}, "files": [{"sha": "4712d7c40d93fb09a813e2c4a14c7b5c63da9421", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5332c89ea0526bc309a2af95badd3ab9add48734/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5332c89ea0526bc309a2af95badd3ab9add48734/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5332c89ea0526bc309a2af95badd3ab9add48734", "patch": "@@ -1,3 +1,8 @@\n+2017-01-25  Carl Love  <cel@us.ibm.com>\n+\n+\t* config/rs6000/rs6000-c (altivec_overloaded_builtins): Fix order\n+\tof entries for ALTIVEC_BUILTIN_VEC_PACKS and P8V_BUILTIN_VEC_VGBBD.\n+\n 2017-01-25  Jonathan Wakely  <jwakely@redhat.com>\n \n \t* doc/invoke.texi (C++ Dialect Options): Fix typo."}, {"sha": "ed4d8ff0eeb8aa6d1dfe36bb2f89189d09b74a42", "filename": "gcc/config/rs6000/rs6000-c.c", "status": "modified", "additions": 8, "deletions": 9, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5332c89ea0526bc309a2af95badd3ab9add48734/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5332c89ea0526bc309a2af95badd3ab9add48734/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-c.c?ref=5332c89ea0526bc309a2af95badd3ab9add48734", "patch": "@@ -2154,14 +2154,14 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n   { ALTIVEC_BUILTIN_VEC_PACKS, ALTIVEC_BUILTIN_VPKSWSS,\n     RS6000_BTI_V8HI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_VPKSWSS, ALTIVEC_BUILTIN_VPKSWSS,\n-    RS6000_BTI_V8HI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_VPKUWUS, ALTIVEC_BUILTIN_VPKUWUS,\n-    RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n   { ALTIVEC_BUILTIN_VEC_PACKS, P8V_BUILTIN_VPKUDUS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n   { ALTIVEC_BUILTIN_VEC_PACKS, P8V_BUILTIN_VPKSDSS,\n     RS6000_BTI_V4SI, RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0 },\n+  { ALTIVEC_BUILTIN_VEC_VPKSWSS, ALTIVEC_BUILTIN_VPKSWSS,\n+    RS6000_BTI_V8HI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n+  { ALTIVEC_BUILTIN_VEC_VPKUWUS, ALTIVEC_BUILTIN_VPKUWUS,\n+    RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n   { ALTIVEC_BUILTIN_VEC_VPKSHSS, ALTIVEC_BUILTIN_VPKSHSS,\n     RS6000_BTI_V16QI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n   { ALTIVEC_BUILTIN_VEC_VPKUHUS, ALTIVEC_BUILTIN_VPKUHUS,\n@@ -4789,6 +4789,10 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0, 0 },\n   { P8V_BUILTIN_VEC_VGBBD, P8V_BUILTIN_VGBBD,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0, 0 },\n+  { P8V_BUILTIN_VEC_VGBBD, P8V_BUILTIN_VGBBD,\n+    RS6000_BTI_V16QI, 0, 0, 0 },\n+  { P8V_BUILTIN_VEC_VGBBD, P8V_BUILTIN_VGBBD,\n+    RS6000_BTI_unsigned_V16QI, 0, 0, 0 },\n \n   { P9V_BUILTIN_VEC_VINSERT4B, P9V_BUILTIN_VINSERT4B,\n     RS6000_BTI_V16QI, RS6000_BTI_V4SI,\n@@ -5050,11 +5054,6 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n   { P8V_BUILTIN_VEC_VUPKLSW, P8V_BUILTIN_VUPKLSW,\n     RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V4SI, 0, 0 },\n \n-  { P8V_BUILTIN_VEC_VGBBD, P8V_BUILTIN_VGBBD,\n-    RS6000_BTI_V16QI, 0, 0, 0 },\n-  { P8V_BUILTIN_VEC_VGBBD, P8V_BUILTIN_VGBBD,\n-    RS6000_BTI_unsigned_V16QI, 0, 0, 0 },\n-\n   { P9V_BUILTIN_VEC_VSLV, P9V_BUILTIN_VSLV,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, 0 },"}, {"sha": "1fee6c813edad8a053e7da08ad43a7c49a6cc26d", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5332c89ea0526bc309a2af95badd3ab9add48734/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5332c89ea0526bc309a2af95badd3ab9add48734/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=5332c89ea0526bc309a2af95badd3ab9add48734", "patch": "@@ -1,3 +1,7 @@\n+2017-01-25  Carl Love  <cel@us.ibm.com>\n+\t* gcc.target/powerpc/builtins-3-p8.c:  Add missing tests for the\n+\tvec_packs built-ins\n+\n 2017-01-25  Christophe Lyon  <christophe.lyon@linaro.org>\n \n \t* gcc.target/arm/vseleqdf.c: Require arm_arch_v8a_ok, add"}, {"sha": "90e573d2654c587b9e9cc03d86bc0fb6080ee0b3", "filename": "gcc/testsuite/gcc.target/powerpc/builtins-3-p8.c", "status": "modified", "additions": 19, "deletions": 1, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5332c89ea0526bc309a2af95badd3ab9add48734/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3-p8.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5332c89ea0526bc309a2af95badd3ab9add48734/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3-p8.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3-p8.c?ref=5332c89ea0526bc309a2af95badd3ab9add48734", "patch": "@@ -22,14 +22,32 @@ test_nabs_long_long (vector long long x)\n   return vec_nabs (x);\n }\n \n+vector signed int\n+test_vsi_packs_vsll_vsll (vector signed long long x,\n+                          vector signed long long y)\n+{\n+  return vec_packs (x, y);\n+}\n+\n+vector unsigned int\n+test_vui_packs_vull_vull (vector unsigned long long x,\n+                          vector unsigned long long y)\n+{\n+  return vec_packs (x, y);\n+}\n+\n /* Expected test results:\n \n      test_eq_long_long          1 vcmpequd inst\n      test_pack_float            1 vpkudum inst\n-     test_nabs_long_long        1 vspltisw, 1 vsubudm, 1 vminsd */\n+     test_nabs_long_long        1 vspltisw, 1 vsubudm, 1 vminsd\n+     test_vsi_packs_vsll_vsll   1 vpksdss\n+     test_vui_packs_vull_vull   1 vpkudus */\n \n /* { dg-final { scan-assembler-times \"vcmpequd\" 1 } } */\n /* { dg-final { scan-assembler-times \"vpkudum\"  1 } } */\n /* { dg-final { scan-assembler-times \"vspltisw\" 1 } } */\n /* { dg-final { scan-assembler-times \"vsubudm\"  1 } } */\n /* { dg-final { scan-assembler-times \"vminsd\"   1 } } */\n+/* { dg-final { scan-assembler-times \"vpksdss\"  1 } } */\n+/* { dg-final { scan-assembler-times \"vpkudus\"  1 } } */  "}]}