Binary up-counter using cascade multiple 74163 (std logic device)

Test environment
Verilog RTL -> Verilated and tested with SystemC Testbench
![Counter8_3](https://github.com/GoodKook/ETRI-0.5u-CMOS-MPW-DK-Example--Counter8/assets/162967523/a6b7eefd-b4be-4788-825e-9f549308f299)
![Counter8_2](https://github.com/GoodKook/ETRI-0.5u-CMOS-MPW-DK-Example--Counter8/assets/162967523/bbb77907-e107-44e7-acd1-5299bf051735)
![Counter8_1](https://github.com/GoodKook/ETRI-0.5u-CMOS-MPW-DK-Example--Counter8/assets/162967523/92bc5f12-b0ad-4bb0-b633-d6d457aea137)
![74163_2](https://github.com/GoodKook/ETRI-0.5u-CMOS-MPW-DK-Example--Counter8/assets/162967523/c7473371-2e23-4f6d-adaf-e1769e2bd3ba)
![74163_1](https://github.com/GoodKook/ETRI-0.5u-CMOS-MPW-DK-Example--Counter8/assets/162967523/7996fe8a-976f-411d-8095-53e2ba5e88b8)
