<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab66.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab66.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab66.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab66.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab66.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab66.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab66.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab66.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab66.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab66.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab66.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab66_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab66_lab66_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab66_lab66_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab66_lab66_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab66_lab66_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab66_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab66_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1632155233" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1632155233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632166703" xil_pn:in_ck="135973005550" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1632166703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="final.v"/>
    </transform>
    <transform xil_pn:end_ts="1632155233" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7564036658884999625" xil_pn:start_ts="1632155233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633269743" xil_pn:in_ck="156154862732423" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1110688663488302987" xil_pn:start_ts="1633269742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="lab66.vf"/>
    </transform>
    <transform xil_pn:end_ts="1632155235" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1716128949040038144" xil_pn:start_ts="1632155235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633269743" xil_pn:in_ck="-3788953763631828077" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1633269743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="final.v"/>
      <outfile xil_pn:name="lab66.vf"/>
    </transform>
    <transform xil_pn:end_ts="1633269746" xil_pn:in_ck="-3788953763631828077" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5798049549761642996" xil_pn:start_ts="1633269743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab66_lab66_sch_tb_beh.prj"/>
      <outfile xil_pn:name="lab66_lab66_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1633269855" xil_pn:in_ck="5595425190201084150" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6849249337829598089" xil_pn:start_ts="1633269855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab66_lab66_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1632166504" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1632166504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632166506" xil_pn:in_ck="156154862732423" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-841543341890674967" xil_pn:start_ts="1632166504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="lab66.vf"/>
    </transform>
    <transform xil_pn:end_ts="1632166506" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1716128949040038144" xil_pn:start_ts="1632166506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632166506" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1632166506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632166506" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2269999172979104171" xil_pn:start_ts="1632166506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1632166506" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1632166506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1632166506" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8578009394086352630" xil_pn:start_ts="1632166506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1632166518" xil_pn:in_ck="4731965537445" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4943008909177272088" xil_pn:start_ts="1632166506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab66.jhd"/>
      <outfile xil_pn:name="lab66.lso"/>
      <outfile xil_pn:name="lab66.ngc"/>
      <outfile xil_pn:name="lab66.ngr"/>
      <outfile xil_pn:name="lab66.prj"/>
      <outfile xil_pn:name="lab66.stx"/>
      <outfile xil_pn:name="lab66.syr"/>
      <outfile xil_pn:name="lab66.xst"/>
      <outfile xil_pn:name="lab66_lab66_sch_tb_beh.prj"/>
      <outfile xil_pn:name="lab66_lab66_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="lab66_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
