( ( nil
  version "2.1"
  mapType "incremental"
  blockName "TB_TCA"
  repList "spectre veriloga ahdl cmos_sch schematic"
  stopList "spectre veriloga ahdl"
  globalList "gnd!"
  hierDelim "."
  netlistDir "/home/ykhuang/research/Sim/TB_TCA/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "Stimulator_TestBench/TB_TCA/schematic" "TB_TCA" )
 )
( "TB_TCA" "ihnl/cds0/map" )
 )
