

================================================================
== Vitis HLS Report for 'lshiftWordByOctet_64_12_s'
================================================================
* Date:           Tue Aug 15 18:30:17 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.539 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     105|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      62|    -|
|Register         |        -|     -|     189|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     189|     167|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_124                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_127                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_131                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_153                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_158_i_nbreadreq_fu_78_p3      |       and|   0|  0|   2|           1|           0|
    |sendWord_last_V_fu_188_p2         |      icmp|   0|  0|   9|           4|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln600_fu_264_p3            |    select|   0|  0|   8|           1|           8|
    |sendWord_data_V_2_fu_256_p3       |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln901_fu_206_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 105|          18|          86|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                           |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_ls_firstWord_new_0_i_reg_99  |  13|          3|    1|          3|
    |ls_writeRemainder                                 |   9|          2|    1|          2|
    |tx_aethShift2payFifo_blk_n                        |   9|          2|    1|          2|
    |tx_aethShift2payFifo_din                          |  13|          3|  128|        384|
    |tx_split2aethShift_blk_n                          |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  62|         14|  133|        395|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ls_firstWord_new_0_i_reg_99  |   1|   0|    1|          0|
    |ls_firstWord                                      |   1|   0|    1|          0|
    |ls_writeRemainder                                 |   1|   0|    1|          0|
    |ls_writeRemainder_load_reg_311                    |   1|   0|    1|          0|
    |p_Val2_12_reg_320                                 |   8|   0|    8|          0|
    |p_Val2_s_reg_315                                  |  64|   0|   64|          0|
    |prevWord_data_V_6                                 |  64|   0|   64|          0|
    |prevWord_keep_V_5                                 |   8|   0|    8|          0|
    |sendWord_last_V_reg_344                           |   1|   0|    1|          0|
    |tmp_158_i_reg_325                                 |   1|   0|    1|          0|
    |tmp_160_i7_reg_338                                |   4|   0|    4|          0|
    |trunc_ln628_reg_332                               |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 189|   0|  189|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  lshiftWordByOctet<64, 12>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  lshiftWordByOctet<64, 12>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  lshiftWordByOctet<64, 12>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  lshiftWordByOctet<64, 12>|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|  lshiftWordByOctet<64, 12>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  lshiftWordByOctet<64, 12>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  lshiftWordByOctet<64, 12>|  return value|
|tx_split2aethShift_dout              |   in|  128|     ap_fifo|         tx_split2aethShift|       pointer|
|tx_split2aethShift_num_data_valid    |   in|    3|     ap_fifo|         tx_split2aethShift|       pointer|
|tx_split2aethShift_fifo_cap          |   in|    3|     ap_fifo|         tx_split2aethShift|       pointer|
|tx_split2aethShift_empty_n           |   in|    1|     ap_fifo|         tx_split2aethShift|       pointer|
|tx_split2aethShift_read              |  out|    1|     ap_fifo|         tx_split2aethShift|       pointer|
|tx_aethShift2payFifo_din             |  out|  128|     ap_fifo|       tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_num_data_valid  |   in|    2|     ap_fifo|       tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_fifo_cap        |   in|    2|     ap_fifo|       tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_full_n          |   in|    1|     ap_fifo|       tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_write           |  out|    1|     ap_fifo|       tx_aethShift2payFifo|       pointer|
+-------------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.53>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln564 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:564]   --->   Operation 11 'specpipeline' 'specpipeline_ln564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ls_writeRemainder_load = load i1 %ls_writeRemainder" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:578]   --->   Operation 12 'load' 'ls_writeRemainder_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %prevWord_data_V_6"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_12 = load i8 %prevWord_keep_V_5"   --->   Operation 14 'load' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %ls_writeRemainder_load, void %if.else.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:578]   --->   Operation 15 'br' 'br_ln578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_158_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_split2aethShift, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:589]   --->   Operation 16 'nbreadreq' 'tmp_158_i' <Predicate = (!ls_writeRemainder_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln589 = br i1 %tmp_158_i, void %if.end114.i, void %if.then22.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:589]   --->   Operation 17 'br' 'br_ln589' <Predicate = (!ls_writeRemainder_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.33ns)   --->   "%tx_split2aethShift_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_split2aethShift" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:591]   --->   Operation 18 'read' 'tx_split2aethShift_read' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %tx_split2aethShift_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:591]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tx_split2aethShift_read, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:591]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_split2aethShift_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:591]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %tx_split2aethShift_read"   --->   Operation 22 'trunc' 'trunc_ln628' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_160_i7 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tx_split2aethShift_read, i32 64, i32 67"   --->   Operation 23 'partselect' 'tmp_160_i7' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_161_i8 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tx_split2aethShift_read, i32 68, i32 71"   --->   Operation 24 'partselect' 'tmp_161_i8' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "%sendWord_last_V = icmp_eq  i4 %tmp_161_i8, i4 0"   --->   Operation 25 'icmp' 'sendWord_last_V' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln621 = store i64 %currWord_data_V, i64 %prevWord_data_V_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:621]   --->   Operation 26 'store' 'store_ln621' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln621 = store i8 %currWord_keep_V, i8 %prevWord_keep_V_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:621]   --->   Operation 27 'store' 'store_ln621' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%br_ln623 = br i1 %currWord_last_V, void %mergeST.i, void %if.then109.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:623]   --->   Operation 28 'br' 'br_ln623' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%xor_ln901 = xor i1 %sendWord_last_V, i1 1"   --->   Operation 29 'xor' 'xor_ln901' <Predicate = (!ls_writeRemainder_load & tmp_158_i & currWord_last_V)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%store_ln626 = store i1 %xor_ln901, i1 %ls_writeRemainder" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:626]   --->   Operation 30 'store' 'store_ln626' <Predicate = (!ls_writeRemainder_load & tmp_158_i & currWord_last_V)> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%br_ln627 = br void %mergeST.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:627]   --->   Operation 31 'br' 'br_ln627' <Predicate = (!ls_writeRemainder_load & tmp_158_i & currWord_last_V)> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lshiftWordByOctet<64, 12>.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!ls_writeRemainder_load)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln587 = store i1 0, i1 %ls_writeRemainder" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:587]   --->   Operation 33 'store' 'store_ln587' <Predicate = (ls_writeRemainder_load)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ls_firstWord_load = load i1 %ls_firstWord" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:600]   --->   Operation 34 'load' 'ls_firstWord_load' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln628, i32 0"   --->   Operation 35 'bitconcatenate' 'p_Result_s' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_160_i7, i4 15"   --->   Operation 36 'bitconcatenate' 'p_Result_15' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_162_i9 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 37 'partselect' 'tmp_162_i9' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln628, i32 %tmp_162_i9"   --->   Operation 38 'bitconcatenate' 'p_Result_16' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_163_i = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_12, i32 4, i32 7"   --->   Operation 39 'partselect' 'tmp_163_i' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_160_i7, i4 %tmp_163_i"   --->   Operation 40 'bitconcatenate' 'p_Result_17' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%sendWord_data_V_2 = select i1 %ls_firstWord_load, i64 %p_Result_s, i64 %p_Result_16" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:600]   --->   Operation 41 'select' 'sendWord_data_V_2' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.37ns)   --->   "%select_ln600 = select i1 %ls_firstWord_load, i8 %p_Result_15, i8 %p_Result_17" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:600]   --->   Operation 42 'select' 'select_ln600' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln619_1_i = bitconcatenate i74 @_ssdm_op_BitConcatenate.i74.i1.i1.i8.i64, i1 0, i1 %sendWord_last_V, i8 %select_ln600, i64 %sendWord_data_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:619]   --->   Operation 43 'bitconcatenate' 'or_ln619_1_i' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln619 = zext i74 %or_ln619_1_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:619]   --->   Operation 44 'zext' 'zext_ln619' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.33ns)   --->   "%write_ln619 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_aethShift2payFifo, i128 %zext_ln619" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:619]   --->   Operation 45 'write' 'write_ln619' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ls_firstWord_new_0_i = phi i1 1, void %if.then109.i, i1 0, void %if.then22.i_ifconv"   --->   Operation 46 'phi' 'ls_firstWord_new_0_i' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln622 = store i1 %ls_firstWord_new_0_i, i1 %ls_firstWord" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:622]   --->   Operation 47 'store' 'store_ln622' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln629 = br void %if.end114.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:629]   --->   Operation 48 'br' 'br_ln629' <Predicate = (!ls_writeRemainder_load & tmp_158_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_i4 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 49 'partselect' 'tmp_i4' <Predicate = (ls_writeRemainder_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_12, i32 4, i32 7"   --->   Operation 50 'partselect' 'tmp_i5' <Predicate = (ls_writeRemainder_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln586_cast = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i5.i4.i32.i32, i5 16, i4 %tmp_i5, i32 0, i32 %tmp_i4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:586]   --->   Operation 51 'bitconcatenate' 'zext_ln586_cast' <Predicate = (ls_writeRemainder_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i73 %zext_ln586_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:586]   --->   Operation 52 'zext' 'zext_ln586' <Predicate = (ls_writeRemainder_load)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.33ns)   --->   "%write_ln586 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_aethShift2payFifo, i128 %zext_ln586" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:586]   --->   Operation 53 'write' 'write_ln586' <Predicate = (ls_writeRemainder_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln588 = br void %lshiftWordByOctet<64, 12>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:588]   --->   Operation 54 'br' 'br_ln588' <Predicate = (ls_writeRemainder_load)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ls_writeRemainder]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_aethShift2payFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_split2aethShift]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ls_firstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specpipeline_ln564      (specpipeline  ) [ 000]
ls_writeRemainder_load  (load          ) [ 011]
p_Val2_s                (load          ) [ 011]
p_Val2_12               (load          ) [ 011]
br_ln578                (br            ) [ 000]
tmp_158_i               (nbreadreq     ) [ 011]
br_ln589                (br            ) [ 000]
tx_split2aethShift_read (read          ) [ 000]
currWord_data_V         (trunc         ) [ 000]
currWord_keep_V         (partselect    ) [ 000]
currWord_last_V         (bitselect     ) [ 010]
trunc_ln628             (trunc         ) [ 011]
tmp_160_i7              (partselect    ) [ 011]
tmp_161_i8              (partselect    ) [ 000]
sendWord_last_V         (icmp          ) [ 011]
store_ln621             (store         ) [ 000]
store_ln621             (store         ) [ 000]
br_ln623                (br            ) [ 011]
xor_ln901               (xor           ) [ 000]
store_ln626             (store         ) [ 000]
br_ln627                (br            ) [ 011]
br_ln0                  (br            ) [ 000]
store_ln587             (store         ) [ 000]
ls_firstWord_load       (load          ) [ 000]
p_Result_s              (bitconcatenate) [ 000]
p_Result_15             (bitconcatenate) [ 000]
tmp_162_i9              (partselect    ) [ 000]
p_Result_16             (bitconcatenate) [ 000]
tmp_163_i               (partselect    ) [ 000]
p_Result_17             (bitconcatenate) [ 000]
sendWord_data_V_2       (select        ) [ 000]
select_ln600            (select        ) [ 000]
or_ln619_1_i            (bitconcatenate) [ 000]
zext_ln619              (zext          ) [ 000]
write_ln619             (write         ) [ 000]
ls_firstWord_new_0_i    (phi           ) [ 011]
store_ln622             (store         ) [ 000]
br_ln629                (br            ) [ 000]
tmp_i4                  (partselect    ) [ 000]
tmp_i5                  (partselect    ) [ 000]
zext_ln586_cast         (bitconcatenate) [ 000]
zext_ln586              (zext          ) [ 000]
write_ln586             (write         ) [ 000]
br_ln588                (br            ) [ 000]
ret_ln0                 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ls_writeRemainder">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_writeRemainder"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_aethShift2payFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_aethShift2payFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_split2aethShift">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_split2aethShift"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ls_firstWord">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_firstWord"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i74.i1.i1.i8.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i5.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_158_i_nbreadreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_158_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tx_split2aethShift_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_split2aethShift_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="0" index="2" bw="74" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln619/2 write_ln586/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="ls_firstWord_new_0_i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ls_firstWord_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="ls_firstWord_new_0_i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ls_firstWord_new_0_i/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="1"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="0" index="3" bw="7" slack="0"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_162_i9/2 tmp_i4/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="1"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="0" index="3" bw="4" slack="0"/>
<pin id="126" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_163_i/2 tmp_i5/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ls_writeRemainder_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_writeRemainder_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Val2_s_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Val2_12_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_12/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="currWord_data_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="128" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="currWord_keep_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="0" index="3" bw="8" slack="0"/>
<pin id="151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="currWord_last_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln628_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="128" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_160_i7_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="128" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="0" index="3" bw="8" slack="0"/>
<pin id="173" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_160_i7/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_161_i8_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="128" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="0" index="3" bw="8" slack="0"/>
<pin id="183" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_161_i8/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sendWord_last_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln621_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln621/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln621_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln621/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="xor_ln901_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln901/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln626_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln626/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln587_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="ls_firstWord_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_firstWord_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_Result_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Result_15_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="1"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_Result_16_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Result_17_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="1"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sendWord_data_V_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="64" slack="0"/>
<pin id="260" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_data_V_2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln600_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln600/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln619_1_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="74" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="8" slack="0"/>
<pin id="277" dir="0" index="4" bw="64" slack="0"/>
<pin id="278" dir="1" index="5" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln619_1_i/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln619_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="74" slack="0"/>
<pin id="285" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln619/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln622_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln622/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln586_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="73" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="0" index="3" bw="1" slack="0"/>
<pin id="299" dir="0" index="4" bw="32" slack="0"/>
<pin id="300" dir="1" index="5" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln586_cast/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln586_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="73" slack="0"/>
<pin id="308" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="ls_writeRemainder_load_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ls_writeRemainder_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="p_Val2_s_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_Val2_12_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="1"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_158_i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_158_i "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln628_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_160_i7_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_160_i7 "/>
</bind>
</comp>

<comp id="344" class="1005" name="sendWord_last_V_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="72" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="99" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="99" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="86" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="86" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="86" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="86" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="86" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="86" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="142" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="146" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="188" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="112" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="121" pin="4"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="224" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="228" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="242" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="224" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="235" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="249" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="264" pin="3"/><net_sink comp="272" pin=3"/></net>

<net id="282"><net_src comp="256" pin="3"/><net_sink comp="272" pin=4"/></net>

<net id="286"><net_src comp="272" pin="5"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="292"><net_src comp="104" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="10" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="76" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="121" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="305"><net_src comp="112" pin="4"/><net_sink comp="294" pin=4"/></net>

<net id="309"><net_src comp="294" pin="5"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="314"><net_src comp="130" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="134" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="323"><net_src comp="138" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="328"><net_src comp="78" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="164" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="341"><net_src comp="168" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="347"><net_src comp="188" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="272" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ls_writeRemainder | {1 }
	Port: prevWord_data_V_6 | {1 }
	Port: prevWord_keep_V_5 | {1 }
	Port: tx_aethShift2payFifo | {2 }
	Port: tx_split2aethShift | {}
	Port: ls_firstWord | {2 }
 - Input state : 
	Port: lshiftWordByOctet<64, 12> : ls_writeRemainder | {1 }
	Port: lshiftWordByOctet<64, 12> : prevWord_data_V_6 | {1 }
	Port: lshiftWordByOctet<64, 12> : prevWord_keep_V_5 | {1 }
	Port: lshiftWordByOctet<64, 12> : tx_aethShift2payFifo | {}
	Port: lshiftWordByOctet<64, 12> : tx_split2aethShift | {1 }
	Port: lshiftWordByOctet<64, 12> : ls_firstWord | {2 }
  - Chain level:
	State 1
		br_ln578 : 1
		sendWord_last_V : 1
		store_ln621 : 1
		store_ln621 : 1
		br_ln623 : 1
		xor_ln901 : 2
		store_ln626 : 2
	State 2
		p_Result_16 : 1
		p_Result_17 : 1
		sendWord_data_V_2 : 2
		select_ln600 : 2
		or_ln619_1_i : 3
		zext_ln619 : 4
		write_ln619 : 5
		store_ln622 : 1
		zext_ln586_cast : 1
		zext_ln586 : 2
		write_ln586 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|  select  |      sendWord_data_V_2_fu_256      |    0    |    64   |
|          |         select_ln600_fu_264        |    0    |    8    |
|----------|------------------------------------|---------|---------|
|   icmp   |       sendWord_last_V_fu_188       |    0    |    9    |
|----------|------------------------------------|---------|---------|
|    xor   |          xor_ln901_fu_206          |    0    |    2    |
|----------|------------------------------------|---------|---------|
| nbreadreq|      tmp_158_i_nbreadreq_fu_78     |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   read   | tx_split2aethShift_read_read_fu_86 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |           grp_write_fu_92          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             grp_fu_112             |    0    |    0    |
|          |             grp_fu_121             |    0    |    0    |
|partselect|       currWord_keep_V_fu_146       |    0    |    0    |
|          |          tmp_160_i7_fu_168         |    0    |    0    |
|          |          tmp_161_i8_fu_178         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |       currWord_data_V_fu_142       |    0    |    0    |
|          |         trunc_ln628_fu_164         |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|       currWord_last_V_fu_156       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          p_Result_s_fu_228         |    0    |    0    |
|          |         p_Result_15_fu_235         |    0    |    0    |
|bitconcatenate|         p_Result_16_fu_242         |    0    |    0    |
|          |         p_Result_17_fu_249         |    0    |    0    |
|          |         or_ln619_1_i_fu_272        |    0    |    0    |
|          |       zext_ln586_cast_fu_294       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |          zext_ln619_fu_283         |    0    |    0    |
|          |          zext_ln586_fu_306         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    83   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  ls_firstWord_new_0_i_reg_99 |    1   |
|ls_writeRemainder_load_reg_311|    1   |
|       p_Val2_12_reg_320      |    8   |
|       p_Val2_s_reg_315       |   64   |
|    sendWord_last_V_reg_344   |    1   |
|       tmp_158_i_reg_325      |    1   |
|      tmp_160_i7_reg_338      |    4   |
|      trunc_ln628_reg_332     |   32   |
+------------------------------+--------+
|             Total            |   112  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_92       |  p2  |   2  |  74  |   148  ||    9    |
| ls_firstWord_new_0_i_reg_99 |  p0  |   2  |   1  |    2   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   150  ||  1.688  ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   83   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   112  |   92   |
+-----------+--------+--------+--------+
