# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../time_trip-speed_avg.srcs/sources_1/new/time_trip.vhd" \
"../../../../time_trip-speed_avg.srcs/sim_1/new/tb_time_trip.vhd" \

# Do not sort compile order
nosort
