[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ExtendClassMember/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 116
LIB: work
FILE: ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv
n<> u<115> t<Top_level_rule> c<1> l<1:1> el<27:1>
  n<> u<1> t<Null_rule> p<115> s<114> l<1:1>
  n<> u<114> t<Source_text> p<115> c<113> l<1:1> el<26:11>
    n<> u<113> t<Description> p<114> c<112> l<1:1> el<26:11>
      n<> u<112> t<Package_declaration> p<113> c<2> l<1:1> el<26:11>
        n<> u<2> t<PACKAGE> p<112> s<3> l<1:1> el<1:8>
        n<pkg> u<3> t<STRING_CONST> p<112> s<22> l<1:9> el<1:12>
        n<> u<22> t<Package_item> p<112> c<21> s<47> l<3:1> el<7:9>
          n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<3:1> el<7:9>
            n<> u<20> t<Class_declaration> p<21> c<18> l<3:1> el<7:9>
              n<> u<18> t<CLASS> p<20> s<4> l<3:1> el<3:6>
              n<uvm_tlm_fifo> u<4> t<STRING_CONST> p<20> s<17> l<3:7> el<3:19>
              n<> u<17> t<Class_item> p<20> c<16> s<19> l<5:2> el<5:24>
                n<> u<16> t<Class_property> p<17> c<15> l<5:2> el<5:24>
                  n<> u<15> t<Data_declaration> p<16> c<14> l<5:2> el<5:24>
                    n<> u<14> t<Variable_declaration> p<15> c<6> l<5:2> el<5:24>
                      n<> u<6> t<Data_type> p<14> c<5> s<13> l<5:2> el<5:5>
                        n<> u<5> t<IntVec_TypeBit> p<6> l<5:2> el<5:5>
                      n<> u<13> t<Variable_decl_assignment_list> p<14> c<12> l<5:6> el<5:23>
                        n<> u<12> t<Variable_decl_assignment> p<13> c<7> l<5:6> el<5:23>
                          n<print_enabled> u<7> t<STRING_CONST> p<12> s<11> l<5:6> el<5:19>
                          n<> u<11> t<Expression> p<12> c<10> l<5:22> el<5:23>
                            n<> u<10> t<Primary> p<11> c<9> l<5:22> el<5:23>
                              n<> u<9> t<Primary_literal> p<10> c<8> l<5:22> el<5:23>
                                n<1> u<8> t<INT_CONST> p<9> l<5:22> el<5:23>
              n<> u<19> t<ENDCLASS> p<20> l<7:1> el<7:9>
        n<> u<47> t<Package_item> p<112> c<46> s<87> l<9:1> el<10:9>
          n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<9:1> el<10:9>
            n<> u<45> t<Class_declaration> p<46> c<42> l<9:1> el<10:9>
              n<> u<42> t<CLASS> p<45> s<23> l<9:1> el<9:6>
              n<uvm_sequencer_analysis_fifo> u<23> t<STRING_CONST> p<45> s<30> l<9:7> el<9:34>
              n<> u<30> t<Parameter_port_list> p<45> c<29> s<43> l<9:35> el<9:66>
                n<> u<29> t<Parameter_port_declaration> p<30> c<28> l<9:37> el<9:65>
                  n<> u<28> t<Type_assignment_list> p<29> c<27> l<9:42> el<9:65>
                    n<> u<27> t<Type_assignment> p<28> c<24> l<9:42> el<9:65>
                      n<RSP> u<24> t<STRING_CONST> p<27> s<26> l<9:42> el<9:45>
                      n<uvm_sequence_item> u<26> t<Data_type> p<27> c<25> l<9:48> el<9:65>
                        n<uvm_sequence_item> u<25> t<STRING_CONST> p<26> l<9:48> el<9:65>
              n<> u<43> t<EXTENDS> p<45> s<41> l<9:67> el<9:74>
              n<> u<41> t<Class_type> p<45> c<40> s<44> l<9:75> el<9:94>
                n<uvm_tlm_fifo> u<40> t<STRING_CONST> p<41> s<39> l<9:75> el<9:87>
                n<> u<39> t<Parameter_value_assignment> p<41> c<38> l<9:88> el<9:94>
                  n<> u<38> t<Parameter_assignment_list> p<39> c<37> l<9:90> el<9:93>
                    n<> u<37> t<Ordered_parameter_assignment> p<38> c<36> l<9:90> el<9:93>
                      n<> u<36> t<Param_expression> p<37> c<35> l<9:90> el<9:93>
                        n<> u<35> t<Mintypmax_expression> p<36> c<34> l<9:90> el<9:93>
                          n<> u<34> t<Expression> p<35> c<33> l<9:90> el<9:93>
                            n<> u<33> t<Primary> p<34> c<32> l<9:90> el<9:93>
                              n<> u<32> t<Primary_literal> p<33> c<31> l<9:90> el<9:93>
                                n<RSP> u<31> t<STRING_CONST> p<32> l<9:90> el<9:93>
              n<> u<44> t<ENDCLASS> p<45> l<10:1> el<10:9>
        n<> u<87> t<Package_item> p<112> c<86> s<110> l<12:1> el<16:9>
          n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<12:1> el<16:9>
            n<> u<85> t<Class_declaration> p<86> c<82> l<12:1> el<16:9>
              n<> u<82> t<CLASS> p<85> s<48> l<12:1> el<12:6>
              n<uvm_sequencer_param_base> u<48> t<STRING_CONST> p<85> s<61> l<12:7> el<12:31>
              n<> u<61> t<Parameter_port_list> p<85> c<54> s<83> l<12:32> el<13:49>
                n<> u<54> t<Parameter_port_declaration> p<61> c<53> s<60> l<12:34> el<12:62>
                  n<> u<53> t<Type_assignment_list> p<54> c<52> l<12:39> el<12:62>
                    n<> u<52> t<Type_assignment> p<53> c<49> l<12:39> el<12:62>
                      n<REQ> u<49> t<STRING_CONST> p<52> s<51> l<12:39> el<12:42>
                      n<uvm_sequence_item> u<51> t<Data_type> p<52> c<50> l<12:45> el<12:62>
                        n<uvm_sequence_item> u<50> t<STRING_CONST> p<51> l<12:45> el<12:62>
                n<> u<60> t<Parameter_port_declaration> p<61> c<59> l<13:34> el<13:48>
                  n<> u<59> t<Type_assignment_list> p<60> c<58> l<13:39> el<13:48>
                    n<> u<58> t<Type_assignment> p<59> c<55> l<13:39> el<13:48>
                      n<RSP> u<55> t<STRING_CONST> p<58> s<57> l<13:39> el<13:42>
                      n<REQ> u<57> t<Data_type> p<58> c<56> l<13:45> el<13:48>
                        n<REQ> u<56> t<STRING_CONST> p<57> l<13:45> el<13:48>
              n<> u<83> t<EXTENDS> p<85> s<63> l<13:50> el<13:57>
              n<> u<63> t<Class_type> p<85> c<62> s<81> l<13:58> el<13:76>
                n<uvm_sequencer_base> u<62> t<STRING_CONST> p<63> l<13:58> el<13:76>
              n<> u<81> t<Class_item> p<85> c<80> s<84> l<15:3> el<15:60>
                n<> u<80> t<Class_property> p<81> c<79> l<15:3> el<15:60>
                  n<> u<79> t<Data_declaration> p<80> c<78> l<15:3> el<15:60>
                    n<> u<78> t<Variable_declaration> p<79> c<74> l<15:3> el<15:60>
                      n<uvm_sequencer_analysis_fifo> u<74> t<Data_type> p<78> c<64> s<77> l<15:3> el<15:37>
                        n<uvm_sequencer_analysis_fifo> u<64> t<STRING_CONST> p<74> s<73> l<15:3> el<15:30>
                        n<> u<73> t<Parameter_value_assignment> p<74> c<72> l<15:31> el<15:37>
                          n<> u<72> t<Parameter_assignment_list> p<73> c<71> l<15:33> el<15:36>
                            n<> u<71> t<Ordered_parameter_assignment> p<72> c<70> l<15:33> el<15:36>
                              n<> u<70> t<Param_expression> p<71> c<69> l<15:33> el<15:36>
                                n<> u<69> t<Mintypmax_expression> p<70> c<68> l<15:33> el<15:36>
                                  n<> u<68> t<Expression> p<69> c<67> l<15:33> el<15:36>
                                    n<> u<67> t<Primary> p<68> c<66> l<15:33> el<15:36>
                                      n<> u<66> t<Primary_literal> p<67> c<65> l<15:33> el<15:36>
                                        n<RSP> u<65> t<STRING_CONST> p<66> l<15:33> el<15:36>
                      n<> u<77> t<Variable_decl_assignment_list> p<78> c<76> l<15:38> el<15:59>
                        n<> u<76> t<Variable_decl_assignment> p<77> c<75> l<15:38> el<15:59>
                          n<sqr_rsp_analysis_fifo> u<75> t<STRING_CONST> p<76> l<15:38> el<15:59>
              n<> u<84> t<ENDCLASS> p<85> l<16:1> el<16:9>
        n<> u<110> t<Package_item> p<112> c<109> s<111> l<19:1> el<23:12>
          n<> u<109> t<Package_or_generate_item_declaration> p<110> c<108> l<19:1> el<23:12>
            n<> u<108> t<Class_constructor_declaration> p<109> c<90> l<19:1> el<23:12>
              n<> u<90> t<Class_scope> p<108> c<89> s<106> l<19:10> el<19:36>
                n<> u<89> t<Class_type> p<90> c<88> l<19:10> el<19:34>
                  n<uvm_sequencer_param_base> u<88> t<STRING_CONST> p<89> l<19:10> el<19:34>
              n<> u<106> t<Function_statement_or_null> p<108> c<105> s<107> l<21:3> el<21:43>
                n<> u<105> t<Statement> p<106> c<104> l<21:3> el<21:43>
                  n<> u<104> t<Statement_item> p<105> c<103> l<21:3> el<21:43>
                    n<> u<103> t<Blocking_assignment> p<104> c<102> l<21:3> el<21:42>
                      n<> u<102> t<Operator_assignment> p<103> c<96> l<21:3> el<21:42>
                        n<> u<96> t<Variable_lvalue> p<102> c<92> s<97> l<21:3> el<21:38>
                          n<> u<92> t<Ps_or_hierarchical_identifier> p<96> c<91> s<95> l<21:3> el<21:24>
                            n<sqr_rsp_analysis_fifo> u<91> t<STRING_CONST> p<92> l<21:3> el<21:24>
                          n<> u<95> t<Select> p<96> c<93> l<21:24> el<21:38>
                            n<print_enabled> u<93> t<STRING_CONST> p<95> s<94> l<21:25> el<21:38>
                            n<> u<94> t<Bit_select> p<95> l<21:39> el<21:39>
                        n<> u<97> t<AssignOp_Assign> p<102> s<101> l<21:39> el<21:40>
                        n<> u<101> t<Expression> p<102> c<100> l<21:41> el<21:42>
                          n<> u<100> t<Primary> p<101> c<99> l<21:41> el<21:42>
                            n<> u<99> t<Primary_literal> p<100> c<98> l<21:41> el<21:42>
                              n<0> u<98> t<INT_CONST> p<99> l<21:41> el<21:42>
              n<> u<107> t<ENDFUNCTION> p<108> l<23:1> el<23:12>
        n<> u<111> t<ENDPACKAGE> p<112> l<26:1> el<26:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:1:1: No timescale set for "pkg".
[INF:CP0300] Compilation...
[INF:CP0302] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:9:1: Compile class "pkg::uvm_sequencer_analysis_fifo".
[INF:CP0302] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:12:1: Compile class "pkg::uvm_sequencer_param_base".
[INF:CP0302] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:3:1: Compile class "pkg::uvm_tlm_fifo".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
BitTypespec                                            1
BitVar                                                 1
ClassDefn                                              3
ClassTypespec                                          3
ClassVar                                               1
Constant                                               2
Design                                                 1
Extends                                                2
Function                                               1
HierPath                                               1
Identifier                                             5
Package                                                1
RefObj                                                 2
RefTypespec                                            7
SourceFile                                             1
TypeParameter                                          3
UnsupportedTypespec                                    2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ExtendClassMember/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pkg)
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:pkg
  |vpiInternalScope:
  \_ClassDefn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:
    \_Identifier: (uvm_tlm_fifo)
      |vpiParent:
      \_ClassDefn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
      |vpiName:uvm_tlm_fifo
    |vpiFullName:pkg::uvm_tlm_fifo
    |vpiVariables:
    \_BitVar: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
      |vpiParent:
      \_ClassDefn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
      |vpiTypespec:
      \_RefTypespec: (pkg::uvm_tlm_fifo::print_enabled), line:5:2, endln:5:5
        |vpiParent:
        \_BitVar: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
        |vpiFullName:pkg::uvm_tlm_fifo::print_enabled
        |vpiActual:
        \_BitTypespec: 
      |vpiName:print_enabled
      |vpiFullName:pkg::uvm_tlm_fifo::print_enabled
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:1
      |vpiExpr:
      \_Constant: , line:5:22, endln:5:23
        |vpiParent:
        \_BitVar: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiTypedef:
    \_BitTypespec: 
      |vpiParent:
      \_ClassDefn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
    |vpiImportTypespec:
    \_BitTypespec: 
    |vpiImportTypespec:
    \_BitVar: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
    |vpiDerivedClasses:
    \_ClassDefn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
      |vpiParent:
      \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
      |vpiName:
      \_Identifier: (uvm_sequencer_analysis_fifo)
        |vpiParent:
        \_ClassDefn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
        |vpiName:uvm_sequencer_analysis_fifo
      |vpiFullName:pkg::uvm_sequencer_analysis_fifo
      |vpiParameter:
      \_TypeParameter: (pkg::uvm_sequencer_analysis_fifo::RSP), line:9:42, endln:9:45
        |vpiParent:
        \_ClassDefn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
        |vpiName:RSP
        |vpiFullName:pkg::uvm_sequencer_analysis_fifo::RSP
        |vpiTypespec:
        \_RefTypespec: (pkg::uvm_sequencer_analysis_fifo::RSP::uvm_sequence_item), line:9:48, endln:9:65
          |vpiParent:
          \_TypeParameter: (pkg::uvm_sequencer_analysis_fifo::RSP), line:9:42, endln:9:45
          |vpiName:uvm_sequence_item
          |vpiFullName:pkg::uvm_sequencer_analysis_fifo::RSP::uvm_sequence_item
          |vpiActual:
          \_UnsupportedTypespec: (uvm_sequence_item)
      |vpiTypedef:
      \_UnsupportedTypespec: (uvm_sequence_item)
        |vpiParent:
        \_ClassDefn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
        |vpiName:uvm_sequence_item
      |vpiTypedef:
      \_TypeParameter: (pkg::uvm_sequencer_analysis_fifo::RSP), line:9:42, endln:9:45
      |vpiImportTypespec:
      \_UnsupportedTypespec: (uvm_sequence_item)
      |vpiImportTypespec:
      \_TypeParameter: (pkg::uvm_sequencer_analysis_fifo::RSP), line:9:42, endln:9:45
      |vpiExtends:
      \_Extends: , line:9:75, endln:9:87
        |vpiParent:
        \_ClassDefn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
        |vpiClassTypespec:
        \_RefTypespec: (pkg::uvm_sequencer_analysis_fifo::uvm_tlm_fifo), line:9:75, endln:9:87
          |vpiParent:
          \_Extends: , line:9:75, endln:9:87
          |vpiName:uvm_tlm_fifo
          |vpiFullName:pkg::uvm_sequencer_analysis_fifo::uvm_tlm_fifo
          |vpiActual:
          \_ClassTypespec: (uvm_tlm_fifo)
  |vpiInternalScope:
  \_ClassDefn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
  |vpiInternalScope:
  \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:
    \_Identifier: (uvm_sequencer_param_base)
      |vpiParent:
      \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiName:uvm_sequencer_param_base
    |vpiFullName:pkg::uvm_sequencer_param_base
    |vpiVariables:
    \_ClassVar: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
      |vpiParent:
      \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiTypespec:
      \_RefTypespec: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo::uvm_sequencer_analysis_fifo), line:15:3, endln:15:37
        |vpiParent:
        \_ClassVar: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
        |vpiName:uvm_sequencer_analysis_fifo
        |vpiFullName:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo::uvm_sequencer_analysis_fifo
        |vpiActual:
        \_ClassTypespec: (uvm_sequencer_analysis_fifo)
      |vpiName:sqr_rsp_analysis_fifo
      |vpiFullName:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:1
    |vpiParameter:
    \_TypeParameter: (pkg::uvm_sequencer_param_base::REQ), line:12:39, endln:12:42
      |vpiParent:
      \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiName:REQ
      |vpiFullName:pkg::uvm_sequencer_param_base::REQ
      |vpiTypespec:
      \_RefTypespec: (pkg::uvm_sequencer_param_base::REQ::uvm_sequence_item), line:12:45, endln:12:62
        |vpiParent:
        \_TypeParameter: (pkg::uvm_sequencer_param_base::REQ), line:12:39, endln:12:42
        |vpiName:uvm_sequence_item
        |vpiFullName:pkg::uvm_sequencer_param_base::REQ::uvm_sequence_item
        |vpiActual:
        \_UnsupportedTypespec: (uvm_sequence_item)
    |vpiParameter:
    \_TypeParameter: (pkg::uvm_sequencer_param_base::RSP), line:13:39, endln:13:42
      |vpiParent:
      \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiName:RSP
      |vpiFullName:pkg::uvm_sequencer_param_base::RSP
      |vpiTypespec:
      \_RefTypespec: (pkg::uvm_sequencer_param_base::RSP::REQ), line:13:45, endln:13:48
        |vpiParent:
        \_TypeParameter: (pkg::uvm_sequencer_param_base::RSP), line:13:39, endln:13:42
        |vpiName:REQ
        |vpiFullName:pkg::uvm_sequencer_param_base::RSP::REQ
        |vpiActual:
        \_TypeParameter: (pkg::uvm_sequencer_param_base::REQ), line:12:39, endln:12:42
    |vpiInternalScope:
    \_Function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:21:42
      |vpiParent:
      \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:21:42
        |vpiName:new
      |vpiFullName:pkg::uvm_sequencer_param_base::new
      |vpiMethod:1
      |vpiStmt:
      \_Assignment: , line:21:3, endln:21:42
        |vpiParent:
        \_Function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:21:42
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:21:41, endln:21:42
          |vpiParent:
          \_Assignment: , line:21:3, endln:21:42
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_HierPath: (sqr_rsp_analysis_fifo.print_enabled), line:21:24, endln:21:38
          |vpiParent:
          \_Assignment: , line:21:3, endln:21:42
          |vpiActual:
          \_RefObj: (sqr_rsp_analysis_fifo), line:21:24, endln:21:38
            |vpiParent:
            \_HierPath: (sqr_rsp_analysis_fifo.print_enabled), line:21:24, endln:21:38
            |vpiName:sqr_rsp_analysis_fifo
            |vpiActual:
            \_ClassVar: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
          |vpiActual:
          \_RefObj: (print_enabled), line:21:25, endln:21:38
            |vpiParent:
            \_HierPath: (sqr_rsp_analysis_fifo.print_enabled), line:21:24, endln:21:38
            |vpiName:print_enabled
            |vpiActual:
            \_BitVar: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
          |vpiName:sqr_rsp_analysis_fifo.print_enabled
      |vpiInstance:
      \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiTypedef:
    \_UnsupportedTypespec: (uvm_sequence_item)
      |vpiParent:
      \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiName:uvm_sequence_item
    |vpiTypedef:
    \_TypeParameter: (pkg::uvm_sequencer_param_base::REQ), line:12:39, endln:12:42
    |vpiTypedef:
    \_TypeParameter: (pkg::uvm_sequencer_param_base::RSP), line:13:39, endln:13:42
    |vpiImportTypespec:
    \_UnsupportedTypespec: (uvm_sequence_item)
    |vpiImportTypespec:
    \_TypeParameter: (pkg::uvm_sequencer_param_base::REQ), line:12:39, endln:12:42
    |vpiImportTypespec:
    \_TypeParameter: (pkg::uvm_sequencer_param_base::RSP), line:13:39, endln:13:42
    |vpiImportTypespec:
    \_ClassVar: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
    |vpiImportTypespec:
    \_Function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:21:42
    |vpiExtends:
    \_Extends: , line:13:58, endln:13:76
      |vpiParent:
      \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiClassTypespec:
      \_RefTypespec: (pkg::uvm_sequencer_param_base::uvm_sequencer_base), line:13:58, endln:13:76
        |vpiParent:
        \_Extends: , line:13:58, endln:13:76
        |vpiName:uvm_sequencer_base
        |vpiFullName:pkg::uvm_sequencer_param_base::uvm_sequencer_base
    |vpiMethod:
    \_Function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:21:42
  |vpiTypedef:
  \_ClassTypespec: (uvm_tlm_fifo)
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:uvm_tlm_fifo
    |vpiClassDefn:
    \_ClassDefn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
  |vpiTypedef:
  \_ClassTypespec: (uvm_sequencer_analysis_fifo)
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:uvm_sequencer_analysis_fifo
    |vpiClassDefn:
    \_ClassDefn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
  |vpiTypedef:
  \_ClassTypespec: (uvm_sequencer_param_base)
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:uvm_sequencer_param_base
    |vpiClassDefn:
    \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
  |vpiImportTypespec:
  \_ClassDefn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_tlm_fifo)
  |vpiImportTypespec:
  \_ClassDefn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_sequencer_analysis_fifo)
  |vpiImportTypespec:
  \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_sequencer_param_base)
  |vpiDefName:pkg
  |vpiClassDefn:
  \_ClassDefn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
  |vpiClassDefn:
  \_ClassDefn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
  |vpiClassDefn:
  \_ClassDefn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
