0.6
2018.3
Dec  7 2018
00:33:28
D:/vivado projects/BCD_adder_subtractor_lab/BCD_adder_subtractor_lab.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/vivado projects/BCD_adder_subtractor_lab/BCD_adder_subtractor_lab.srcs/sim_1/new/tb.v,1676911122,verilog,,,,tb,,,,,,,,
D:/vivado projects/BCD_adder_subtractor_lab/BCD_adder_subtractor_lab.srcs/sources_1/new/BCD_adder_subtractor.v,1676963384,verilog,,D:/vivado projects/BCD_adder_subtractor_lab/BCD_adder_subtractor_lab.srcs/sim_1/new/tb.v,,BCD_adder;BCD_adder_subtractor_module;full_adder;full_adder_4bit;full_adder_subtractor_4bit,,,,,,,,
