

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lprd_2'
================================================================
* Date:           Mon Dec  2 12:52:38 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_2  |       32|       32|         2|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/gesummv.c:6]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i"   --->   Operation 10 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/gesummv.c:6]   --->   Operation 11 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [src/gesummv.c:19]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1, i32 6" [src/gesummv.c:19]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %tmp, void %for.inc.split, void %for.inc28.exitStub" [src/gesummv.c:19]   --->   Operation 15 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln6_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_1, i32 1, i32 5" [src/gesummv.c:6]   --->   Operation 16 'partselect' 'lshr_ln6_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln6_3" [src/gesummv.c:20]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i11 %tmp_s" [src/gesummv.c:20]   --->   Operation 18 'zext' 'zext_ln20' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln20" [src/gesummv.c:20]   --->   Operation 19 'getelementptr' 'A_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln20" [src/gesummv.c:20]   --->   Operation 20 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln20" [src/gesummv.c:21]   --->   Operation 21 'getelementptr' 'B_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln20" [src/gesummv.c:21]   --->   Operation 22 'getelementptr' 'B_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%A_0_load = load i11 %A_0_addr" [src/gesummv.c:20]   --->   Operation 23 'load' 'A_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%B_0_load = load i11 %B_0_addr" [src/gesummv.c:21]   --->   Operation 24 'load' 'B_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%A_1_load = load i11 %A_1_addr" [src/gesummv.c:20]   --->   Operation 25 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%B_1_load = load i11 %B_1_addr" [src/gesummv.c:21]   --->   Operation 26 'load' 'B_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%add_ln19 = add i7 %j_1, i7 2" [src/gesummv.c:19]   --->   Operation 27 'add' 'add_ln19' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln19, i7 %j" [src/gesummv.c:6]   --->   Operation 28 'store' 'store_ln6' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gesummv_opt_276e73a4ccb847bc906f1cf17237d69d/opt.tcl:5]   --->   Operation 29 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/gesummv.c:6]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/gesummv.c:19]   --->   Operation 31 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln20" [src/gesummv.c:20]   --->   Operation 32 'getelementptr' 'buff_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln20" [src/gesummv.c:20]   --->   Operation 33 'getelementptr' 'buff_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln20" [src/gesummv.c:21]   --->   Operation 34 'getelementptr' 'buff_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln20" [src/gesummv.c:21]   --->   Operation 35 'getelementptr' 'buff_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%A_0_load = load i11 %A_0_addr" [src/gesummv.c:20]   --->   Operation 36 'load' 'A_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %A_0_load" [src/gesummv.c:20]   --->   Operation 37 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%B_0_load = load i11 %B_0_addr" [src/gesummv.c:21]   --->   Operation 38 'load' 'B_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %B_0_load" [src/gesummv.c:21]   --->   Operation 39 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%A_1_load = load i11 %A_1_addr" [src/gesummv.c:20]   --->   Operation 40 'load' 'A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %A_1_load" [src/gesummv.c:20]   --->   Operation 41 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %bitcast_ln20, i11 %buff_A_addr" [src/gesummv.c:20]   --->   Operation 42 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_1, i11 %buff_A_1_addr" [src/gesummv.c:20]   --->   Operation 43 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%B_1_load = load i11 %B_1_addr" [src/gesummv.c:21]   --->   Operation 44 'load' 'B_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %B_1_load" [src/gesummv.c:21]   --->   Operation 45 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln21 = store i32 %bitcast_ln21, i11 %buff_B_addr" [src/gesummv.c:21]   --->   Operation 46 'store' 'store_ln21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_1, i11 %buff_B_1_addr" [src/gesummv.c:21]   --->   Operation 47 'store' 'store_ln21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [src/gesummv.c:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ buff_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
i_read                (read             ) [ 000]
store_ln6             (store            ) [ 000]
br_ln0                (br               ) [ 000]
j_1                   (load             ) [ 000]
tmp                   (bitselect        ) [ 010]
br_ln19               (br               ) [ 000]
lshr_ln6_3            (partselect       ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
zext_ln20             (zext             ) [ 011]
A_0_addr              (getelementptr    ) [ 011]
A_1_addr              (getelementptr    ) [ 011]
B_0_addr              (getelementptr    ) [ 011]
B_1_addr              (getelementptr    ) [ 011]
add_ln19              (add              ) [ 000]
store_ln6             (store            ) [ 000]
specpipeline_ln5      (specpipeline     ) [ 000]
speclooptripcount_ln6 (speclooptripcount) [ 000]
specloopname_ln19     (specloopname     ) [ 000]
buff_A_addr           (getelementptr    ) [ 000]
buff_A_1_addr         (getelementptr    ) [ 000]
buff_B_addr           (getelementptr    ) [ 000]
buff_B_1_addr         (getelementptr    ) [ 000]
A_0_load              (load             ) [ 000]
bitcast_ln20          (bitcast          ) [ 000]
B_0_load              (load             ) [ 000]
bitcast_ln21          (bitcast          ) [ 000]
A_1_load              (load             ) [ 000]
bitcast_ln20_1        (bitcast          ) [ 000]
store_ln20            (store            ) [ 000]
store_ln20            (store            ) [ 000]
B_1_load              (load             ) [ 000]
bitcast_ln21_1        (bitcast          ) [ 000]
store_ln21            (store            ) [ 000]
store_ln21            (store            ) [ 000]
br_ln19               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_A">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_A_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buff_B">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buff_B_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_0_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="A_1_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="11" slack="0"/>
<pin id="79" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="B_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="B_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buff_A_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="1"/>
<pin id="124" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buff_A_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="11" slack="1"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buff_B_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="11" slack="1"/>
<pin id="138" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buff_B_1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="11" slack="1"/>
<pin id="145" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_1_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln20_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln20_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln21_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln21_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln6_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_1_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="lshr_ln6_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="4" slack="0"/>
<pin id="193" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln20_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln19_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln6_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bitcast_ln20_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="bitcast_ln21_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="bitcast_ln20_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bitcast_ln21_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_1/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="j_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="255" class="1005" name="zext_ln20_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="263" class="1005" name="A_0_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="A_1_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="1"/>
<pin id="270" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="B_0_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="1"/>
<pin id="275" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="B_1_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="1"/>
<pin id="280" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="44" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="68" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="82" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="75" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="89" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="120" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="127" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="134" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="141" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="177" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="62" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="188" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="218"><net_src comp="177" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="96" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="233"><net_src comp="102" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="238"><net_src comp="108" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="243"><net_src comp="114" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="248"><net_src comp="58" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="258"><net_src comp="206" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="266"><net_src comp="68" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="271"><net_src comp="75" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="276"><net_src comp="82" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="281"><net_src comp="89" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_A | {2 }
	Port: buff_A_1 | {2 }
	Port: buff_B | {2 }
	Port: buff_B_1 | {2 }
 - Input state : 
	Port: gesummv_Pipeline_lprd_2 : i | {1 }
	Port: gesummv_Pipeline_lprd_2 : A_0 | {1 2 }
	Port: gesummv_Pipeline_lprd_2 : A_1 | {1 2 }
	Port: gesummv_Pipeline_lprd_2 : B_0 | {1 2 }
	Port: gesummv_Pipeline_lprd_2 : B_1 | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		j_1 : 1
		tmp : 2
		br_ln19 : 3
		lshr_ln6_3 : 2
		tmp_s : 3
		zext_ln20 : 4
		A_0_addr : 5
		A_1_addr : 5
		B_0_addr : 5
		B_1_addr : 5
		A_0_load : 6
		B_0_load : 6
		A_1_load : 6
		B_1_load : 6
		add_ln19 : 2
		store_ln6 : 3
	State 2
		bitcast_ln20 : 1
		bitcast_ln21 : 1
		bitcast_ln20_1 : 1
		store_ln20 : 2
		store_ln20 : 2
		bitcast_ln21_1 : 1
		store_ln21 : 2
		store_ln21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln19_fu_214  |    0    |    14   |
|----------|-------------------|---------|---------|
|   read   | i_read_read_fu_62 |    0    |    0    |
|----------|-------------------|---------|---------|
| bitselect|     tmp_fu_180    |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect| lshr_ln6_3_fu_188 |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate|    tmp_s_fu_198   |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln20_fu_206 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    14   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| A_0_addr_reg_263|   11   |
| A_1_addr_reg_268|   11   |
| B_0_addr_reg_273|   11   |
| B_1_addr_reg_278|   11   |
|    j_reg_245    |    7   |
|zext_ln20_reg_255|   64   |
+-----------------+--------+
|      Total      |   115  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_102 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   115  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   115  |   50   |
+-----------+--------+--------+--------+
