// Seed: 724560019
module module_0 (
    output wor id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    output tri id_5,
    output wand id_6
);
  assign id_3 = id_2;
endmodule
module module_0 (
    output tri1 id_0
    , id_15, id_16,
    output logic id_1,
    input logic id_2,
    output tri1 id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wire id_13
);
  wire id_17;
  module_0(
      id_0, id_11, id_6, id_0, id_4, id_13, id_13
  );
  always @(posedge id_2 or 1'h0) begin
    module_1 <= id_2;
    if (1 / 1) begin
      if (1'b0 < 1'b0) id_17 = (1 && 1 && 1);
      assert (1)
      else;
      id_3 = 1'b0;
      id_1 <= "";
    end
  end
  id_18(
      .id_0(id_5),
      .id_1(id_16),
      .id_2(id_2),
      .id_3(id_2),
      .id_4(id_3),
      .id_5(1),
      .id_6(1),
      .id_7(id_16),
      .id_8(id_0 == ~id_5)
  );
  xnor (id_13, id_10, id_11, id_16, id_17, id_6, id_9, id_5, id_12, id_15, id_4, id_2);
endmodule
