{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 00:31:00 2016 " "Info: Processing started: Mon Apr 18 00:31:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FirstASM -c FirstASM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FirstASM -c FirstASM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COUNT:inst2\|TMP\[1\] register MUL:inst3\|TMPOUT\[7\] 399.52 MHz 2.503 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 399.52 MHz between source register \"COUNT:inst2\|TMP\[1\]\" and destination register \"MUL:inst3\|TMPOUT\[7\]\" (period= 2.503 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.321 ns + Longest register register " "Info: + Longest register to register delay is 2.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT:inst2\|TMP\[1\] 1 REG LCFF_X30_Y2_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y2_N3; Fanout = 7; REG Node = 'COUNT:inst2\|TMP\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT:inst2|TMP[1] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.357 ns) 0.731 ns FirstASM:inst\|EnAddSub~1 2 COMB LCCOMB_X31_Y2_N28 9 " "Info: 2: + IC(0.374 ns) + CELL(0.357 ns) = 0.731 ns; Loc. = LCCOMB_X31_Y2_N28; Fanout = 9; COMB Node = 'FirstASM:inst\|EnAddSub~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { COUNT:inst2|TMP[1] FirstASM:inst|EnAddSub~1 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.436 ns) 1.440 ns ADDSUB:inst1\|Add0~7 3 COMB LCCOMB_X31_Y2_N2 2 " "Info: 3: + IC(0.273 ns) + CELL(0.436 ns) = 1.440 ns; Loc. = LCCOMB_X31_Y2_N2; Fanout = 2; COMB Node = 'ADDSUB:inst1\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { FirstASM:inst|EnAddSub~1 ADDSUB:inst1|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.475 ns ADDSUB:inst1\|Add0~11 4 COMB LCCOMB_X31_Y2_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.475 ns; Loc. = LCCOMB_X31_Y2_N4; Fanout = 2; COMB Node = 'ADDSUB:inst1\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst1|Add0~7 ADDSUB:inst1|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.510 ns ADDSUB:inst1\|Add0~15 5 COMB LCCOMB_X31_Y2_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.510 ns; Loc. = LCCOMB_X31_Y2_N6; Fanout = 2; COMB Node = 'ADDSUB:inst1\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst1|Add0~11 ADDSUB:inst1|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.545 ns ADDSUB:inst1\|Add0~19 6 COMB LCCOMB_X31_Y2_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.545 ns; Loc. = LCCOMB_X31_Y2_N8; Fanout = 2; COMB Node = 'ADDSUB:inst1\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst1|Add0~15 ADDSUB:inst1|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.580 ns ADDSUB:inst1\|Add0~23 7 COMB LCCOMB_X31_Y2_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.580 ns; Loc. = LCCOMB_X31_Y2_N10; Fanout = 2; COMB Node = 'ADDSUB:inst1\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst1|Add0~19 ADDSUB:inst1|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.615 ns ADDSUB:inst1\|Add0~27 8 COMB LCCOMB_X31_Y2_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.615 ns; Loc. = LCCOMB_X31_Y2_N12; Fanout = 2; COMB Node = 'ADDSUB:inst1\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst1|Add0~23 ADDSUB:inst1|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.739 ns ADDSUB:inst1\|Add0~31 9 COMB LCCOMB_X31_Y2_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 1.739 ns; Loc. = LCCOMB_X31_Y2_N14; Fanout = 1; COMB Node = 'ADDSUB:inst1\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { ADDSUB:inst1|Add0~27 ADDSUB:inst1|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.864 ns ADDSUB:inst1\|Add0~34 10 COMB LCCOMB_X31_Y2_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 1.864 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'ADDSUB:inst1\|Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDSUB:inst1|Add0~31 ADDSUB:inst1|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.053 ns) 2.166 ns MUL:inst3\|TMPOUT~0 11 COMB LCCOMB_X31_Y2_N22 1 " "Info: 11: + IC(0.249 ns) + CELL(0.053 ns) = 2.166 ns; Loc. = LCCOMB_X31_Y2_N22; Fanout = 1; COMB Node = 'MUL:inst3\|TMPOUT~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.302 ns" { ADDSUB:inst1|Add0~34 MUL:inst3|TMPOUT~0 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.321 ns MUL:inst3\|TMPOUT\[7\] 12 REG LCFF_X31_Y2_N23 2 " "Info: 12: + IC(0.000 ns) + CELL(0.155 ns) = 2.321 ns; Loc. = LCFF_X31_Y2_N23; Fanout = 2; REG Node = 'MUL:inst3\|TMPOUT\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { MUL:inst3|TMPOUT~0 MUL:inst3|TMPOUT[7] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 61.40 % ) " "Info: Total cell delay = 1.425 ns ( 61.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.896 ns ( 38.60 % ) " "Info: Total interconnect delay = 0.896 ns ( 38.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { COUNT:inst2|TMP[1] FirstASM:inst|EnAddSub~1 ADDSUB:inst1|Add0~7 ADDSUB:inst1|Add0~11 ADDSUB:inst1|Add0~15 ADDSUB:inst1|Add0~19 ADDSUB:inst1|Add0~23 ADDSUB:inst1|Add0~27 ADDSUB:inst1|Add0~31 ADDSUB:inst1|Add0~34 MUL:inst3|TMPOUT~0 MUL:inst3|TMPOUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { COUNT:inst2|TMP[1] {} FirstASM:inst|EnAddSub~1 {} ADDSUB:inst1|Add0~7 {} ADDSUB:inst1|Add0~11 {} ADDSUB:inst1|Add0~15 {} ADDSUB:inst1|Add0~19 {} ADDSUB:inst1|Add0~23 {} ADDSUB:inst1|Add0~27 {} ADDSUB:inst1|Add0~31 {} ADDSUB:inst1|Add0~34 {} MUL:inst3|TMPOUT~0 {} MUL:inst3|TMPOUT[7] {} } { 0.000ns 0.374ns 0.273ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.000ns } { 0.000ns 0.357ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns MUL:inst3\|TMPOUT\[7\] 3 REG LCFF_X31_Y2_N23 2 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X31_Y2_N23; Fanout = 2; REG Node = 'MUL:inst3\|TMPOUT\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { CLK~clkctrl MUL:inst3|TMPOUT[7] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[7] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.487 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns COUNT:inst2\|TMP\[1\] 3 REG LCFF_X30_Y2_N3 7 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N3; Fanout = 7; REG Node = 'COUNT:inst2\|TMP\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { CLK~clkctrl COUNT:inst2|TMP[1] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl COUNT:inst2|TMP[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT:inst2|TMP[1] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[7] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl COUNT:inst2|TMP[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT:inst2|TMP[1] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { COUNT:inst2|TMP[1] FirstASM:inst|EnAddSub~1 ADDSUB:inst1|Add0~7 ADDSUB:inst1|Add0~11 ADDSUB:inst1|Add0~15 ADDSUB:inst1|Add0~19 ADDSUB:inst1|Add0~23 ADDSUB:inst1|Add0~27 ADDSUB:inst1|Add0~31 ADDSUB:inst1|Add0~34 MUL:inst3|TMPOUT~0 MUL:inst3|TMPOUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { COUNT:inst2|TMP[1] {} FirstASM:inst|EnAddSub~1 {} ADDSUB:inst1|Add0~7 {} ADDSUB:inst1|Add0~11 {} ADDSUB:inst1|Add0~15 {} ADDSUB:inst1|Add0~19 {} ADDSUB:inst1|Add0~23 {} ADDSUB:inst1|Add0~27 {} ADDSUB:inst1|Add0~31 {} ADDSUB:inst1|Add0~34 {} MUL:inst3|TMPOUT~0 {} MUL:inst3|TMPOUT[7] {} } { 0.000ns 0.374ns 0.273ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.000ns } { 0.000ns 0.357ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[7] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl COUNT:inst2|TMP[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT:inst2|TMP[1] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MUL:inst3\|TMPOUT\[1\] ADD CLK 5.106 ns register " "Info: tsu for register \"MUL:inst3\|TMPOUT\[1\]\" (data pin = \"ADD\", clock pin = \"CLK\") is 5.106 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.512 ns + Longest pin register " "Info: + Longest pin to register delay is 7.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns ADD 1 PIN PIN_V6 21 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V6; Fanout = 21; PIN Node = 'ADD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 192 -72 96 208 "ADD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.964 ns) + CELL(0.366 ns) 5.157 ns FirstASM:inst\|EnMul~0 2 COMB LCCOMB_X37_Y2_N18 4 " "Info: 2: + IC(3.964 ns) + CELL(0.366 ns) = 5.157 ns; Loc. = LCCOMB_X37_Y2_N18; Fanout = 4; COMB Node = 'FirstASM:inst\|EnMul~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { ADD FirstASM:inst|EnMul~0 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.366 ns) 6.266 ns MUL:inst3\|TMPOUT\[7\]~1 3 COMB LCCOMB_X30_Y2_N30 7 " "Info: 3: + IC(0.743 ns) + CELL(0.366 ns) = 6.266 ns; Loc. = LCCOMB_X30_Y2_N30; Fanout = 7; COMB Node = 'MUL:inst3\|TMPOUT\[7\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { FirstASM:inst|EnMul~0 MUL:inst3|TMPOUT[7]~1 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.746 ns) 7.512 ns MUL:inst3\|TMPOUT\[1\] 4 REG LCFF_X33_Y2_N17 4 " "Info: 4: + IC(0.500 ns) + CELL(0.746 ns) = 7.512 ns; Loc. = LCFF_X33_Y2_N17; Fanout = 4; REG Node = 'MUL:inst3\|TMPOUT\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { MUL:inst3|TMPOUT[7]~1 MUL:inst3|TMPOUT[1] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.305 ns ( 30.68 % ) " "Info: Total cell delay = 2.305 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.207 ns ( 69.32 % ) " "Info: Total interconnect delay = 5.207 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.512 ns" { ADD FirstASM:inst|EnMul~0 MUL:inst3|TMPOUT[7]~1 MUL:inst3|TMPOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.512 ns" { ADD {} ADD~combout {} FirstASM:inst|EnMul~0 {} MUL:inst3|TMPOUT[7]~1 {} MUL:inst3|TMPOUT[1] {} } { 0.000ns 0.000ns 3.964ns 0.743ns 0.500ns } { 0.000ns 0.827ns 0.366ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.496 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns MUL:inst3\|TMPOUT\[1\] 3 REG LCFF_X33_Y2_N17 4 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X33_Y2_N17; Fanout = 4; REG Node = 'MUL:inst3\|TMPOUT\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK~clkctrl MUL:inst3|TMPOUT[1] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.512 ns" { ADD FirstASM:inst|EnMul~0 MUL:inst3|TMPOUT[7]~1 MUL:inst3|TMPOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.512 ns" { ADD {} ADD~combout {} FirstASM:inst|EnMul~0 {} MUL:inst3|TMPOUT[7]~1 {} MUL:inst3|TMPOUT[1] {} } { 0.000ns 0.000ns 3.964ns 0.743ns 0.500ns } { 0.000ns 0.827ns 0.366ns 0.366ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Result\[6\] MUL:inst3\|TMPOUT\[6\] 7.042 ns register " "Info: tco from clock \"CLK\" to destination pin \"Result\[6\]\" through register \"MUL:inst3\|TMPOUT\[6\]\" is 7.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.489 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns MUL:inst3\|TMPOUT\[6\] 3 REG LCFF_X31_Y2_N21 4 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X31_Y2_N21; Fanout = 4; REG Node = 'MUL:inst3\|TMPOUT\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { CLK~clkctrl MUL:inst3|TMPOUT[6] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[6] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.459 ns + Longest register pin " "Info: + Longest register to pin delay is 4.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MUL:inst3\|TMPOUT\[6\] 1 REG LCFF_X31_Y2_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N21; Fanout = 4; REG Node = 'MUL:inst3\|TMPOUT\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUL:inst3|TMPOUT[6] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.325 ns) + CELL(2.134 ns) 4.459 ns Result\[6\] 2 PIN PIN_T19 0 " "Info: 2: + IC(2.325 ns) + CELL(2.134 ns) = 4.459 ns; Loc. = PIN_T19; Fanout = 0; PIN Node = 'Result\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { MUL:inst3|TMPOUT[6] Result[6] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 312 792 968 328 "Result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 47.86 % ) " "Info: Total cell delay = 2.134 ns ( 47.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.325 ns ( 52.14 % ) " "Info: Total interconnect delay = 2.325 ns ( 52.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { MUL:inst3|TMPOUT[6] Result[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.459 ns" { MUL:inst3|TMPOUT[6] {} Result[6] {} } { 0.000ns 2.325ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[6] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { MUL:inst3|TMPOUT[6] Result[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.459 ns" { MUL:inst3|TMPOUT[6] {} Result[6] {} } { 0.000ns 2.325ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ADD EnMul 9.424 ns Longest " "Info: Longest tpd from source pin \"ADD\" to destination pin \"EnMul\" is 9.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns ADD 1 PIN PIN_V6 21 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V6; Fanout = 21; PIN Node = 'ADD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 192 -72 96 208 "ADD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.964 ns) + CELL(0.366 ns) 5.157 ns FirstASM:inst\|EnMul~0 2 COMB LCCOMB_X37_Y2_N18 4 " "Info: 2: + IC(3.964 ns) + CELL(0.366 ns) = 5.157 ns; Loc. = LCCOMB_X37_Y2_N18; Fanout = 4; COMB Node = 'FirstASM:inst\|EnMul~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { ADD FirstASM:inst|EnMul~0 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.366 ns) 6.264 ns FirstASM:inst\|EnMul~1 3 COMB LCCOMB_X30_Y2_N22 9 " "Info: 3: + IC(0.741 ns) + CELL(0.366 ns) = 6.264 ns; Loc. = LCCOMB_X30_Y2_N22; Fanout = 9; COMB Node = 'FirstASM:inst\|EnMul~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { FirstASM:inst|EnMul~0 FirstASM:inst|EnMul~1 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(1.998 ns) 9.424 ns EnMul 4 PIN PIN_Y12 0 " "Info: 4: + IC(1.162 ns) + CELL(1.998 ns) = 9.424 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'EnMul'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.160 ns" { FirstASM:inst|EnMul~1 EnMul } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 128 544 720 144 "EnMul" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.557 ns ( 37.74 % ) " "Info: Total cell delay = 3.557 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.867 ns ( 62.26 % ) " "Info: Total interconnect delay = 5.867 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.424 ns" { ADD FirstASM:inst|EnMul~0 FirstASM:inst|EnMul~1 EnMul } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.424 ns" { ADD {} ADD~combout {} FirstASM:inst|EnMul~0 {} FirstASM:inst|EnMul~1 {} EnMul {} } { 0.000ns 0.000ns 3.964ns 0.741ns 1.162ns } { 0.000ns 0.827ns 0.366ns 0.366ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FirstASM:inst\|y.S3 MUL CLK -2.541 ns register " "Info: th for register \"FirstASM:inst\|y.S3\" (data pin = \"MUL\", clock pin = \"CLK\") is -2.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.487 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns FirstASM:inst\|y.S3 3 REG LCFF_X30_Y2_N21 2 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 2; REG Node = 'FirstASM:inst\|y.S3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { CLK~clkctrl FirstASM:inst|y.S3 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl FirstASM:inst|y.S3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FirstASM:inst|y.S3 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.177 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns MUL 1 PIN PIN_AB7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 5; PIN Node = 'MUL'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUL } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 160 -72 96 176 "MUL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.819 ns) + CELL(0.346 ns) 5.022 ns FirstASM:inst\|Selector3~0 2 COMB LCCOMB_X30_Y2_N20 1 " "Info: 2: + IC(3.819 ns) + CELL(0.346 ns) = 5.022 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 1; COMB Node = 'FirstASM:inst\|Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.165 ns" { MUL FirstASM:inst|Selector3~0 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.177 ns FirstASM:inst\|y.S3 3 REG LCFF_X30_Y2_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.177 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 2; REG Node = 'FirstASM:inst\|y.S3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { FirstASM:inst|Selector3~0 FirstASM:inst|y.S3 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 26.23 % ) " "Info: Total cell delay = 1.358 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.819 ns ( 73.77 % ) " "Info: Total interconnect delay = 3.819 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { MUL FirstASM:inst|Selector3~0 FirstASM:inst|y.S3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { MUL {} MUL~combout {} FirstASM:inst|Selector3~0 {} FirstASM:inst|y.S3 {} } { 0.000ns 0.000ns 3.819ns 0.000ns } { 0.000ns 0.857ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl FirstASM:inst|y.S3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FirstASM:inst|y.S3 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { MUL FirstASM:inst|Selector3~0 FirstASM:inst|y.S3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { MUL {} MUL~combout {} FirstASM:inst|Selector3~0 {} FirstASM:inst|y.S3 {} } { 0.000ns 0.000ns 3.819ns 0.000ns } { 0.000ns 0.857ns 0.346ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 00:31:00 2016 " "Info: Processing ended: Mon Apr 18 00:31:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
