###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 18:09:14 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.007
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.056
= Required Time                -0.015
  Arrival Time                  0.084
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.232 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.231 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.189 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.185 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.185 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.148 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.148 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.097 |   0.048 |   -0.050 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40                      | 0.015 | 0.000 |   0.048 |   -0.050 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.016 | 0.014 |   0.062 |   -0.037 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.062 |   -0.037 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.025 | 0.022 |   0.084 |   -0.015 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.025 | 0.000 |   0.084 |   -0.015 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.068 |       |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |   -0.023 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.042 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.046 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.052 | 0.004 |  -0.052 |    0.046 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.058 | 0.060 |   0.007 |    0.106 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.058 | 0.000 |   0.007 |    0.106 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.007
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.056
= Required Time                -0.014
  Arrival Time                  0.085
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.233 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.231 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.190 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.148 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.148 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.097 |   0.048 |   -0.051 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40                      | 0.014 | 0.000 |   0.048 |   -0.051 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.018 | 0.015 |   0.063 |   -0.037 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.063 |   -0.037 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.025 | 0.022 |   0.085 |   -0.014 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.025 | 0.000 |   0.085 |   -0.014 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.068 |       |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |   -0.023 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.043 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.047 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.052 | 0.004 |  -0.052 |    0.047 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.058 | 0.060 |   0.007 |    0.106 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.058 | 0.000 |   0.007 |    0.106 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.007
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.056
= Required Time                -0.016
  Arrival Time                  0.094
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.243 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.242 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.201 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.197 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.197 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.159 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.159 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.097 |   0.048 |   -0.062 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40                      | 0.015 | 0.000 |   0.048 |   -0.062 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.019 |   0.067 |   -0.043 | 
     | test_pe/test_opt_reg_d/U10                |              | AOI22D0BWP40                    | 0.024 | 0.000 |   0.067 |   -0.043 | 
     | test_pe/test_opt_reg_d/U10                | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.032 | 0.027 |   0.094 |   -0.016 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.032 | 0.000 |   0.094 |   -0.016 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.068 |       |  -0.123 |   -0.013 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |   -0.012 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.054 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.058 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.052 | 0.004 |  -0.052 |    0.058 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.058 | 0.060 |   0.007 |    0.117 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.058 | 0.000 |   0.007 |    0.117 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_1_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.034
  Arrival Time                  0.289
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.389 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.387 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.346 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.343 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.036 | 0.003 |  -0.088 |   -0.343 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.051 | 0.052 |  -0.036 |   -0.291 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          |              | DFCNQD1BWP40                    | 0.051 | 0.001 |  -0.035 |   -0.290 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.035 | 0.112 |   0.077 |   -0.179 | 
     | test_pe/test_opt_reg_a/FE_RC_0_0                   |              | IOA21D2BWP40                    | 0.035 | 0.000 |   0.077 |   -0.179 | 
     | test_pe/test_opt_reg_a/FE_RC_0_0                   | A2 v -> ZN v | IOA21D2BWP40                    | 0.053 | 0.063 |   0.140 |   -0.115 | 
     | test_pe/test_pe_comp/U61                           |              | CKND1BWP40                      | 0.053 | 0.001 |   0.141 |   -0.114 | 
     | test_pe/test_pe_comp/U61                           | I v -> ZN ^  | CKND1BWP40                      | 0.028 | 0.025 |   0.167 |   -0.089 | 
     | test_pe/test_pe_comp/U232                          |              | OAI22D0BWP40                    | 0.028 | 0.000 |   0.167 |   -0.089 | 
     | test_pe/test_pe_comp/U232                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.060 | 0.032 |   0.199 |   -0.056 | 
     | test_pe/U57                                        |              | CKND1BWP40                      | 0.060 | 0.000 |   0.199 |   -0.056 | 
     | test_pe/U57                                        | I v -> ZN ^  | CKND1BWP40                      | 0.032 | 0.029 |   0.228 |   -0.028 | 
     | test_pe/U184                                       |              | OAI22D0BWP40                    | 0.032 | 0.000 |   0.228 |   -0.028 | 
     | test_pe/U184                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.020 |   0.248 |   -0.007 | 
     | test_pe/test_opt_reg_file/U5                       |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.248 |   -0.007 | 
     | test_pe/test_opt_reg_file/U5                       | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.041 |   0.289 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.289 |    0.034 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.132 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.133 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.199 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.203 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.203 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.283 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.074 | 0.000 |   0.028 |    0.283 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.035
  Arrival Time                  0.297
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.396 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.395 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.354 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.351 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.036 | 0.003 |  -0.088 |   -0.351 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.051 | 0.052 |  -0.036 |   -0.299 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          |              | DFCNQD1BWP40                    | 0.051 | 0.001 |  -0.035 |   -0.298 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.035 | 0.109 |   0.074 |   -0.189 | 
     | test_pe/test_opt_reg_a/U34                         |              | AO22D2BWP40                     | 0.035 | 0.000 |   0.074 |   -0.189 | 
     | test_pe/test_opt_reg_a/U34                         | B2 v -> Z v  | AO22D2BWP40                     | 0.035 | 0.064 |   0.138 |   -0.125 | 
     | test_pe/test_pe_comp/U225                          |              | CKND1BWP40                      | 0.035 | 0.001 |   0.140 |   -0.123 | 
     | test_pe/test_pe_comp/U225                          | I v -> ZN ^  | CKND1BWP40                      | 0.028 | 0.025 |   0.165 |   -0.098 | 
     | test_pe/test_pe_comp/U216                          |              | OAI22D0BWP40                    | 0.028 | 0.000 |   0.165 |   -0.098 | 
     | test_pe/test_pe_comp/U216                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.065 | 0.040 |   0.205 |   -0.058 | 
     | test_pe/U56                                        |              | CKND1BWP40                      | 0.065 | 0.000 |   0.205 |   -0.058 | 
     | test_pe/U56                                        | I v -> ZN ^  | CKND1BWP40                      | 0.033 | 0.030 |   0.234 |   -0.029 | 
     | test_pe/U192                                       |              | OAI22D0BWP40                    | 0.033 | 0.000 |   0.234 |   -0.029 | 
     | test_pe/U192                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.024 | 0.023 |   0.257 |   -0.006 | 
     | test_pe/test_opt_reg_file/U9                       |              | AO22D0BWP40                     | 0.024 | 0.000 |   0.257 |   -0.006 | 
     | test_pe/test_opt_reg_file/U9                       | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.040 |   0.297 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.297 |    0.035 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.140 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.141 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.207 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.211 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.211 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.290 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.291 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.034
  Arrival Time                  0.298
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.398 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.396 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.355 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.352 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.036 | 0.003 |  -0.088 |   -0.352 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.051 | 0.052 |  -0.036 |   -0.300 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |              | DFCNQD1BWP40                    | 0.051 | 0.000 |  -0.035 |   -0.299 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.029 | 0.107 |   0.072 |   -0.192 | 
     | test_pe/test_opt_reg_a/U29                         |              | AO22D1BWP40                     | 0.029 | 0.000 |   0.072 |   -0.192 | 
     | test_pe/test_opt_reg_a/U29                         | B2 v -> Z v  | AO22D1BWP40                     | 0.065 | 0.081 |   0.153 |   -0.111 | 
     | test_pe/test_pe_comp/FE_RC_72_0                    |              | MOAI22D0BWP40                   | 0.065 | 0.001 |   0.155 |   -0.110 | 
     | test_pe/test_pe_comp/FE_RC_72_0                    | B2 v -> ZN v | MOAI22D0BWP40                   | 0.030 | 0.054 |   0.209 |   -0.055 | 
     | test_pe/FE_OFC55_comp_res_13                       |              | INVD1BWP40                      | 0.030 | 0.000 |   0.209 |   -0.055 | 
     | test_pe/FE_OFC55_comp_res_13                       | I v -> ZN ^  | INVD1BWP40                      | 0.029 | 0.025 |   0.234 |   -0.030 | 
     | test_pe/U206                                       |              | OAI22D0BWP40                    | 0.029 | 0.000 |   0.234 |   -0.030 | 
     | test_pe/U206                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.021 |   0.255 |   -0.009 | 
     | test_pe/test_opt_reg_file/U16                      |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.255 |   -0.009 | 
     | test_pe/test_opt_reg_file/U16                      | A2 v -> Z v  | AO22D0BWP40                     | 0.022 | 0.043 |   0.298 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.298 |    0.034 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.141 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.142 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.208 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.212 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.212 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.292 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.292 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.033
  Arrival Time                  0.312
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.412 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.411 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.369 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.366 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.036 | 0.003 |  -0.088 |   -0.366 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.051 | 0.052 |  -0.036 |   -0.314 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          |              | DFCNQD1BWP40                    | 0.051 | 0.001 |  -0.035 |   -0.313 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.031 | 0.106 |   0.071 |   -0.207 | 
     | test_pe/test_opt_reg_a/U32                         |              | AO22D1BWP40                     | 0.031 | 0.000 |   0.071 |   -0.207 | 
     | test_pe/test_opt_reg_a/U32                         | B2 v -> Z v  | AO22D1BWP40                     | 0.059 | 0.077 |   0.149 |   -0.130 | 
     | test_pe/test_pe_comp/U185                          |              | CKND1BWP40                      | 0.059 | 0.001 |   0.150 |   -0.128 | 
     | test_pe/test_pe_comp/U185                          | I v -> ZN ^  | CKND1BWP40                      | 0.035 | 0.031 |   0.182 |   -0.097 | 
     | test_pe/test_pe_comp/U208                          |              | OAI22D0BWP40                    | 0.035 | 0.000 |   0.182 |   -0.097 | 
     | test_pe/test_pe_comp/U208                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.060 | 0.038 |   0.220 |   -0.059 | 
     | test_pe/U61                                        |              | CKND1BWP40                      | 0.060 | 0.000 |   0.220 |   -0.059 | 
     | test_pe/U61                                        | I v -> ZN ^  | CKND1BWP40                      | 0.031 | 0.028 |   0.248 |   -0.030 | 
     | test_pe/U182                                       |              | OAI22D0BWP40                    | 0.031 | 0.000 |   0.248 |   -0.030 | 
     | test_pe/U182                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.024 | 0.022 |   0.270 |   -0.008 | 
     | test_pe/test_opt_reg_file/U4                       |              | AO22D0BWP40                     | 0.024 | 0.000 |   0.270 |   -0.008 | 
     | test_pe/test_opt_reg_file/U4                       | A2 v -> Z v  | AO22D0BWP40                     | 0.023 | 0.042 |   0.312 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |              | DFCNQD1BWP40                    | 0.023 | 0.000 |   0.312 |    0.033 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.155 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.157 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.222 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.306 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.307 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_2_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.034
  Arrival Time                  0.313
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.412 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.411 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.369 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.367 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.036 | 0.003 |  -0.088 |   -0.367 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.051 | 0.052 |  -0.036 |   -0.314 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          |              | DFCNQD1BWP40                    | 0.051 | 0.001 |  -0.035 |   -0.313 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.033 | 0.110 |   0.076 |   -0.203 | 
     | test_pe/test_opt_reg_a/U8                          |              | AO22D2BWP40                     | 0.033 | 0.000 |   0.076 |   -0.203 | 
     | test_pe/test_opt_reg_a/U8                          | B2 v -> Z v  | AO22D2BWP40                     | 0.045 | 0.072 |   0.147 |   -0.131 | 
     | test_pe/test_pe_comp/FE_OFC43_op_a_2               |              | INVD4BWP40                      | 0.045 | 0.002 |   0.149 |   -0.129 | 
     | test_pe/test_pe_comp/FE_OFC43_op_a_2               | I v -> ZN ^  | INVD4BWP40                      | 0.035 | 0.032 |   0.181 |   -0.098 | 
     | test_pe/test_pe_comp/U224                          |              | OAI22D0BWP40                    | 0.035 | 0.000 |   0.181 |   -0.097 | 
     | test_pe/test_pe_comp/U224                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.066 | 0.037 |   0.218 |   -0.060 | 
     | test_pe/U55                                        |              | CKND1BWP40                      | 0.066 | 0.000 |   0.218 |   -0.060 | 
     | test_pe/U55                                        | I v -> ZN ^  | CKND1BWP40                      | 0.036 | 0.032 |   0.251 |   -0.028 | 
     | test_pe/U186                                       |              | OAI22D0BWP40                    | 0.036 | 0.000 |   0.251 |   -0.028 | 
     | test_pe/U186                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.021 |   0.272 |   -0.007 | 
     | test_pe/test_opt_reg_file/U6                       |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.272 |   -0.007 | 
     | test_pe/test_opt_reg_file/U6                       | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.041 |   0.313 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.313 |    0.034 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.155 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.157 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.222 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.306 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.307 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__11_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.035
  Arrival Time                  0.314
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.412 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.411 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.370 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.366 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.366 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.328 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.328 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.240 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.240 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.219 | 
     | test_pe/test_opt_reg_d/U5                        |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.219 | 
     | test_pe/test_opt_reg_d/U5                        | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.153 | 
     | test_pe/U11                                      |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.151 | 
     | test_pe/U11                                      | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.040 | 
     | test_pe/U202                                     |              | OAI22D0BWP40                    | 0.142 | 0.002 |   0.241 |   -0.038 | 
     | test_pe/U202                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.037 |   0.278 |   -0.001 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.278 |   -0.001 | 
     | test_pe/test_opt_reg_file/U14                    | A2 v -> Z v  | AO22D0BWP40                     | 0.015 | 0.037 |   0.314 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.015 | 0.000 |   0.314 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.156 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.157 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.223 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.227 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.306 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.307 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.035
  Arrival Time                  0.316
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.415 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.413 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.372 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.368 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.368 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.330 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.330 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.242 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.242 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.221 | 
     | test_pe/test_opt_reg_d/U5                       |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.221 | 
     | test_pe/test_opt_reg_d/U5                       | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.155 | 
     | test_pe/U11                                     |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.153 | 
     | test_pe/U11                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.042 | 
     | test_pe/U196                                    |              | OAI22D0BWP40                    | 0.142 | 0.002 |   0.241 |   -0.041 | 
     | test_pe/U196                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.036 |   0.277 |   -0.005 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.277 |   -0.005 | 
     | test_pe/test_opt_reg_file/U11                   | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.039 |   0.316 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.316 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.158 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.159 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.225 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.229 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.229 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.309 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.309 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.035
  Arrival Time                  0.317
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.416 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.415 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.373 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.369 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.369 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.331 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.331 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.243 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.243 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.222 | 
     | test_pe/test_opt_reg_d/U5                       |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.222 | 
     | test_pe/test_opt_reg_d/U5                       | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.156 | 
     | test_pe/U11                                     |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.155 | 
     | test_pe/U11                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.044 | 
     | test_pe/U190                                    |              | OAI22D0BWP40                    | 0.142 | 0.002 |   0.241 |   -0.042 | 
     | test_pe/U190                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.038 |   0.279 |   -0.004 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.279 |   -0.004 | 
     | test_pe/test_opt_reg_file/U8                    | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.039 |   0.317 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.317 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.159 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.161 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.226 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.230 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.230 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.310 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.311 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.034
  Arrival Time                  0.317
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.416 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.415 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.374 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.369 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.369 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.332 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.332 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.244 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.244 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.223 | 
     | test_pe/test_opt_reg_d/U5                        |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.223 | 
     | test_pe/test_opt_reg_d/U5                        | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.156 | 
     | test_pe/U11                                      |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.155 | 
     | test_pe/U11                                      | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.044 | 
     | test_pe/U200                                     |              | OAI22D0BWP40                    | 0.142 | 0.001 |   0.240 |   -0.043 | 
     | test_pe/U200                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.036 |   0.276 |   -0.006 | 
     | test_pe/test_opt_reg_file/U13                    |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.276 |   -0.006 | 
     | test_pe/test_opt_reg_file/U13                    | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.040 |   0.317 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.317 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.160 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.161 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.226 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.231 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.231 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.310 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.311 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.034
  Arrival Time                  0.320
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.419 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.418 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.376 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.372 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.372 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.334 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.334 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.246 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.246 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.225 | 
     | test_pe/test_opt_reg_d/U5                       |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.225 | 
     | test_pe/test_opt_reg_d/U5                       | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.159 | 
     | test_pe/U11                                     |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.158 | 
     | test_pe/U11                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.047 | 
     | test_pe/U194                                    |              | OAI22D0BWP40                    | 0.142 | 0.000 |   0.239 |   -0.046 | 
     | test_pe/U194                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.040 |   0.279 |   -0.006 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.279 |   -0.006 | 
     | test_pe/test_opt_reg_file/U10                   | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.040 |   0.320 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.320 |    0.034 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.162 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.164 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.229 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.233 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.233 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.313 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.074 | 0.000 |   0.028 |    0.313 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.034
  Arrival Time                  0.321
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.420 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.419 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.377 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.373 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.373 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.335 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.335 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.247 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.247 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.226 | 
     | test_pe/test_opt_reg_d/U5                        |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.226 | 
     | test_pe/test_opt_reg_d/U5                        | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.160 | 
     | test_pe/U11                                      |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.159 | 
     | test_pe/U11                                      | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.048 | 
     | test_pe/U208                                     |              | OAI22D0BWP40                    | 0.142 | 0.001 |   0.240 |   -0.047 | 
     | test_pe/U208                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.024 | 0.042 |   0.281 |   -0.005 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40                     | 0.024 | 0.000 |   0.281 |   -0.005 | 
     | test_pe/test_opt_reg_file/U18                    | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.040 |   0.321 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.321 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.163 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.165 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.230 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.234 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.234 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.314 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.074 | 0.000 |   0.028 |    0.314 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.035
  Arrival Time                  0.325
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.423 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.422 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.381 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.377 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.377 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.339 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.339 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.251 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.251 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.230 | 
     | test_pe/test_opt_reg_d/U5                       |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.230 | 
     | test_pe/test_opt_reg_d/U5                       | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.164 | 
     | test_pe/U11                                     |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.162 | 
     | test_pe/U11                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.051 | 
     | test_pe/U198                                    |              | OAI22D0BWP40                    | 0.142 | 0.002 |   0.241 |   -0.049 | 
     | test_pe/U198                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.028 | 0.046 |   0.286 |   -0.004 | 
     | test_pe/test_opt_reg_file/U12                   |              | AO22D0BWP40                     | 0.028 | 0.000 |   0.286 |   -0.004 | 
     | test_pe/test_opt_reg_file/U12                   | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.039 |   0.325 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.325 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.167 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.168 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.234 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.238 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.238 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.318 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.318 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
12_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.033
  Arrival Time                  0.324
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.424 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.423 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.382 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.378 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.378 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.340 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.340 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.252 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.252 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.231 | 
     | test_pe/test_opt_reg_d/U5                        |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.231 | 
     | test_pe/test_opt_reg_d/U5                        | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.164 | 
     | test_pe/U11                                      |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.163 | 
     | test_pe/U11                                      | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.052 | 
     | test_pe/U204                                     |              | OAI22D0BWP40                    | 0.142 | 0.001 |   0.240 |   -0.051 | 
     | test_pe/U204                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.024 | 0.040 |   0.280 |   -0.011 | 
     | test_pe/test_opt_reg_file/U15                    |              | AO22D0BWP40                     | 0.024 | 0.000 |   0.280 |   -0.011 | 
     | test_pe/test_opt_reg_file/U15                    | A2 v -> Z v  | AO22D0BWP40                     | 0.024 | 0.044 |   0.324 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40                    | 0.024 | 0.000 |   0.324 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.168 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.169 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.235 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.239 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.239 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.318 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.319 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.034
  Arrival Time                  0.325
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.424 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.423 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.382 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.378 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.378 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.340 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.340 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.252 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.252 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.231 | 
     | test_pe/test_opt_reg_d/U5                        |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.231 | 
     | test_pe/test_opt_reg_d/U5                        | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.165 | 
     | test_pe/U11                                      |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.163 | 
     | test_pe/U11                                      | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.052 | 
     | test_pe/U180                                     |              | OAI22D0BWP40                    | 0.142 | 0.001 |   0.240 |   -0.051 | 
     | test_pe/U180                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.024 | 0.043 |   0.283 |   -0.008 | 
     | test_pe/test_opt_reg_file/U3                     |              | AO22D0BWP40                     | 0.024 | 0.000 |   0.283 |   -0.008 | 
     | test_pe/test_opt_reg_file/U3                     | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.042 |   0.325 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.325 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.168 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.169 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.235 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.239 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.239 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.318 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.319 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.034
  Arrival Time                  0.325
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.425 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.423 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.382 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.378 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.378 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.340 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.340 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.252 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.252 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.231 | 
     | test_pe/test_opt_reg_d/U5                       |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.231 | 
     | test_pe/test_opt_reg_d/U5                       | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.165 | 
     | test_pe/U11                                     |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.163 | 
     | test_pe/U11                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.052 | 
     | test_pe/U13                                     |              | OAI22D0BWP40                    | 0.142 | 0.002 |   0.241 |   -0.051 | 
     | test_pe/U13                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.027 | 0.043 |   0.284 |   -0.008 | 
     | test_pe/test_opt_reg_file/U17                   |              | AO22D0BWP40                     | 0.027 | 0.000 |   0.284 |   -0.008 | 
     | test_pe/test_opt_reg_file/U17                   | A2 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.042 |   0.325 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.325 |    0.034 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.168 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.169 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.235 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.239 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.239 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.319 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.319 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.033
  Arrival Time                  0.327
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.427 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.425 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.384 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.380 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.036 | 0.004 |  -0.087 |   -0.380 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.039 | 0.038 |  -0.049 |   -0.342 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.039 | 0.000 |  -0.049 |   -0.342 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.024 | 0.088 |   0.039 |   -0.254 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.024 | 0.000 |   0.039 |   -0.254 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.023 | 0.021 |   0.060 |   -0.233 | 
     | test_pe/test_opt_reg_d/U5                       |              | OAI21D2BWP40                    | 0.023 | 0.000 |   0.060 |   -0.233 | 
     | test_pe/test_opt_reg_d/U5                       | A2 v -> ZN ^ | OAI21D2BWP40                    | 0.063 | 0.066 |   0.126 |   -0.167 | 
     | test_pe/U11                                     |              | IOA21D1BWP40                    | 0.063 | 0.001 |   0.128 |   -0.165 | 
     | test_pe/U11                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.142 | 0.111 |   0.239 |   -0.054 | 
     | test_pe/U188                                    |              | OAI22D0BWP40                    | 0.142 | 0.001 |   0.240 |   -0.053 | 
     | test_pe/U188                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.026 | 0.043 |   0.283 |   -0.010 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40                     | 0.026 | 0.000 |   0.283 |   -0.010 | 
     | test_pe/test_opt_reg_file/U7                    | A2 v -> Z v  | AO22D0BWP40                     | 0.023 | 0.043 |   0.326 |    0.033 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40                    | 0.023 | 0.000 |   0.327 |    0.033 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.068 |       |  -0.123 |    0.170 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.068 | 0.001 |  -0.122 |    0.171 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.065 |  -0.056 |    0.237 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.241 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.004 |  -0.052 |    0.241 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.074 | 0.080 |   0.027 |    0.321 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.074 | 0.001 |   0.028 |    0.321 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.063
  Arrival Time                  0.369
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.440 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.439 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.398 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.393 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.393 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.342 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.342 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.096 |   0.061 |   -0.246 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.061 |   -0.246 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.190 |  0.138 |   0.199 |   -0.108 | 
     | test_pe/FE_RC_36_0                                 |                  | NR2D1BWP40                      | 0.190 |  0.000 |   0.199 |   -0.107 | 
     | test_pe/FE_RC_36_0                                 | A2 ^ -> ZN v     | NR2D1BWP40                      | 0.052 |  0.037 |   0.236 |   -0.071 | 
     | test_pe/FE_RC_2_0                                  |                  | AOI21D3BWP40                    | 0.052 |  0.000 |   0.236 |   -0.071 | 
     | test_pe/FE_RC_2_0                                  | B v -> ZN ^      | AOI21D3BWP40                    | 0.028 |  0.033 |   0.270 |   -0.037 | 
     | test_pe/FE_OFC29_pe_out_res_15                     |                  | CKBD12BWP40                     | 0.028 |  0.000 |   0.270 |   -0.037 | 
     | test_pe/FE_OFC29_pe_out_res_15                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.114 |  0.064 |   0.334 |    0.027 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.342 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.098 |  0.008 |   0.342 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.034 |  0.038 |   0.380 |    0.073 | 
     | sb_wide/out_0_3_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.038 | -0.011 |   0.369 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.184 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.186 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.251 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.004 |  -0.052 |    0.255 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.086 |   0.034 |    0.341 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.098 | 0.000 |   0.034 |    0.341 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.061
  Arrival Time                  0.369
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.442 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.441 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.399 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.395 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.395 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.343 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.343 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.096 |   0.061 |   -0.248 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.061 |   -0.248 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.190 |  0.138 |   0.199 |   -0.109 | 
     | test_pe/FE_RC_36_0                                 |                  | NR2D1BWP40                      | 0.190 |  0.000 |   0.199 |   -0.109 | 
     | test_pe/FE_RC_36_0                                 | A2 ^ -> ZN v     | NR2D1BWP40                      | 0.052 |  0.037 |   0.236 |   -0.072 | 
     | test_pe/FE_RC_2_0                                  |                  | AOI21D3BWP40                    | 0.052 |  0.000 |   0.236 |   -0.072 | 
     | test_pe/FE_RC_2_0                                  | B v -> ZN ^      | AOI21D3BWP40                    | 0.028 |  0.033 |   0.270 |   -0.039 | 
     | test_pe/FE_OFC29_pe_out_res_15                     |                  | CKBD12BWP40                     | 0.028 |  0.000 |   0.270 |   -0.039 | 
     | test_pe/FE_OFC29_pe_out_res_15                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.114 |  0.064 |   0.334 |    0.025 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.335 |    0.026 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.099 |  0.001 |   0.335 |    0.026 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.037 |  0.044 |   0.378 |    0.070 | 
     | sb_wide/out_3_3_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.041 | -0.009 |   0.369 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.185 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.187 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.252 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.004 |  -0.053 |    0.256 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.086 |   0.033 |    0.341 | 
     | sb_wide/out_3_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.097 | 0.000 |   0.033 |    0.342 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.053
  Arrival Time                  0.364
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.445 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.444 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.402 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.398 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.398 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.346 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.346 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.096 |   0.061 |   -0.251 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.061 |   -0.251 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.190 |  0.138 |   0.199 |   -0.113 | 
     | test_pe/FE_RC_36_0                                 |                  | NR2D1BWP40                      | 0.190 |  0.000 |   0.199 |   -0.112 | 
     | test_pe/FE_RC_36_0                                 | A2 ^ -> ZN v     | NR2D1BWP40                      | 0.052 |  0.037 |   0.236 |   -0.075 | 
     | test_pe/FE_RC_2_0                                  |                  | AOI21D3BWP40                    | 0.052 |  0.000 |   0.236 |   -0.075 | 
     | test_pe/FE_RC_2_0                                  | B v -> ZN ^      | AOI21D3BWP40                    | 0.028 |  0.033 |   0.270 |   -0.042 | 
     | test_pe/FE_OFC29_pe_out_res_15                     |                  | CKBD12BWP40                     | 0.028 |  0.000 |   0.270 |   -0.042 | 
     | test_pe/FE_OFC29_pe_out_res_15                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.114 |  0.064 |   0.334 |    0.022 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.339 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.098 |  0.005 |   0.339 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.028 |  0.036 |   0.375 |    0.063 | 
     | sb_wide/out_1_3_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.031 | -0.011 |   0.364 |    0.053 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.188 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.191 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.255 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.002 |  -0.054 |    0.257 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.081 |   0.026 |    0.338 | 
     | sb_wide/out_1_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.077 | 0.001 |   0.027 |    0.339 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.059
  Arrival Time                  0.375
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.449 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.448 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.407 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.403 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.403 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.351 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.351 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.096 |   0.061 |   -0.255 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.061 |   -0.255 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.190 |  0.138 |   0.199 |   -0.117 | 
     | test_pe/FE_RC_36_0                                 |                  | NR2D1BWP40                      | 0.190 |  0.000 |   0.199 |   -0.117 | 
     | test_pe/FE_RC_36_0                                 | A2 ^ -> ZN v     | NR2D1BWP40                      | 0.052 |  0.037 |   0.236 |   -0.080 | 
     | test_pe/FE_RC_2_0                                  |                  | AOI21D3BWP40                    | 0.052 |  0.000 |   0.236 |   -0.080 | 
     | test_pe/FE_RC_2_0                                  | B v -> ZN ^      | AOI21D3BWP40                    | 0.028 |  0.033 |   0.270 |   -0.046 | 
     | test_pe/FE_OFC29_pe_out_res_15                     |                  | CKBD12BWP40                     | 0.028 |  0.000 |   0.270 |   -0.046 | 
     | test_pe/FE_OFC29_pe_out_res_15                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.114 |  0.064 |   0.334 |    0.018 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.344 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.098 |  0.010 |   0.344 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.034 |  0.041 |   0.385 |    0.069 | 
     | sb_wide/out_0_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.038 | -0.010 |   0.375 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.193 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.195 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.260 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.004 |  -0.052 |    0.264 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.092 | 0.083 |   0.031 |    0.347 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.092 | 0.001 |   0.032 |    0.348 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.063
  Arrival Time                  0.381
  Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.451 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.450 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.408 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.404 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.404 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.352 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.352 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.096 |   0.061 |   -0.257 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.061 |   -0.257 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.190 |  0.138 |   0.199 |   -0.119 | 
     | test_pe/FE_RC_36_0                                 |                  | NR2D1BWP40                      | 0.190 |  0.000 |   0.199 |   -0.118 | 
     | test_pe/FE_RC_36_0                                 | A2 ^ -> ZN v     | NR2D1BWP40                      | 0.052 |  0.037 |   0.236 |   -0.081 | 
     | test_pe/FE_RC_2_0                                  |                  | AOI21D3BWP40                    | 0.052 |  0.000 |   0.236 |   -0.081 | 
     | test_pe/FE_RC_2_0                                  | B v -> ZN ^      | AOI21D3BWP40                    | 0.028 |  0.033 |   0.270 |   -0.048 | 
     | test_pe/FE_OFC29_pe_out_res_15                     |                  | CKBD12BWP40                     | 0.028 |  0.000 |   0.270 |   -0.048 | 
     | test_pe/FE_OFC29_pe_out_res_15                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.114 |  0.064 |   0.334 |    0.016 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.346 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.098 |  0.012 |   0.346 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.034 |  0.044 |   0.390 |    0.072 | 
     | sb_wide/out_3_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.038 | -0.009 |   0.381 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.195 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.197 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.261 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.003 |  -0.053 |    0.264 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.087 |   0.034 |    0.352 | 
     | sb_wide/out_3_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.100 | 0.001 |   0.034 |    0.352 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.064
  Arrival Time                  0.384
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.452 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.411 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.407 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.407 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.355 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.034 |   -0.355 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.065 |   -0.256 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               |                  | AN2D0BWP40                      | 0.038 |  0.000 |   0.065 |   -0.256 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               | A2 ^ -> Z ^      | AN2D0BWP40                      | 0.023 |  0.039 |   0.104 |   -0.217 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               |                  | IND2D3BWP40                     | 0.023 |  0.000 |   0.104 |   -0.217 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               | A1 ^ -> ZN ^     | IND2D3BWP40                     | 0.058 |  0.051 |   0.155 |   -0.165 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.059 |  0.000 |   0.155 |   -0.165 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.055 |   0.210 |   -0.110 | 
     | test_pe/FE_OFC36_pe_out_res_1                      |                  | CKBD5BWP40                      | 0.046 |  0.000 |   0.210 |   -0.110 | 
     | test_pe/FE_OFC36_pe_out_res_1                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.250 |  0.122 |   0.332 |    0.012 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.342 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.215 |  0.009 |   0.342 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.031 |  0.053 |   0.395 |    0.074 | 
     | sb_wide/out_0_3_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.034 | -0.011 |   0.384 |    0.064 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.197 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.199 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.264 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.004 |  -0.052 |    0.268 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.086 |   0.034 |    0.354 | 
     | sb_wide/out_0_3_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.098 | 0.000 |   0.034 |    0.355 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.008
  Arrival Time                  0.329
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.453 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.411 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.407 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.407 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.367 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.367 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.269 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.269 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.247 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.247 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.224 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.224 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.175 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.175 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.150 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.150 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.122 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.122 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.061 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.266 |   -0.055 | 
     | sb_1b/U44                                          |              | AOI22D0BWP40                    | 0.044 | 0.006 |   0.266 |   -0.055 | 
     | sb_1b/U44                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.033 |   0.299 |   -0.022 | 
     | sb_1b/FE_RC_86_0                                   |              | AOI22D1BWP40                    | 0.032 | 0.000 |   0.299 |   -0.022 | 
     | sb_1b/FE_RC_86_0                                   | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.037 | 0.030 |   0.329 |    0.008 | 
     | sb_1b/out_0_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.037 | 0.000 |   0.329 |    0.008 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.198 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.200 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.264 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.267 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.344 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.346 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.063
  Arrival Time                  0.385
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.455 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.453 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.412 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.408 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.408 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.356 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.356 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.041 |  0.101 |   0.067 |   -0.255 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D2BWP40                     | 0.041 |  0.000 |   0.067 |   -0.254 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.121 |  0.091 |   0.158 |   -0.163 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.121 |  0.000 |   0.159 |   -0.163 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.036 |  0.057 |   0.216 |   -0.106 | 
     | test_pe/FE_OFC37_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.036 |  0.000 |   0.216 |   -0.106 | 
     | test_pe/FE_OFC37_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.240 |  0.139 |   0.354 |    0.033 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.353 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.206 | -0.001 |   0.353 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd4_4i_8b           | 0.033 |  0.042 |   0.395 |    0.074 | 
     | sb_wide/out_0_3_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.036 | -0.011 |   0.385 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.198 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.200 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.265 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.004 |  -0.052 |    0.269 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.086 |   0.034 |    0.355 | 
     | sb_wide/out_0_3_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.098 | 0.000 |   0.034 |    0.356 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.050
  Arrival Time                  0.372
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.413 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.409 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.409 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.357 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.357 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.096 |   0.061 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.061 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.190 |  0.138 |   0.199 |   -0.123 | 
     | test_pe/FE_RC_36_0                                 |                  | NR2D1BWP40                      | 0.190 |  0.000 |   0.199 |   -0.123 | 
     | test_pe/FE_RC_36_0                                 | A2 ^ -> ZN v     | NR2D1BWP40                      | 0.052 |  0.037 |   0.236 |   -0.086 | 
     | test_pe/FE_RC_2_0                                  |                  | AOI21D3BWP40                    | 0.052 |  0.000 |   0.236 |   -0.086 | 
     | test_pe/FE_RC_2_0                                  | B v -> ZN ^      | AOI21D3BWP40                    | 0.028 |  0.033 |   0.270 |   -0.053 | 
     | test_pe/FE_OFC29_pe_out_res_15                     |                  | CKBD12BWP40                     | 0.028 |  0.000 |   0.270 |   -0.053 | 
     | test_pe/FE_OFC29_pe_out_res_15                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.114 |  0.064 |   0.334 |    0.011 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.346 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.098 |  0.012 |   0.346 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.028 |  0.037 |   0.383 |    0.060 | 
     | sb_wide/out_1_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.031 | -0.011 |   0.372 |    0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.199 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.201 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.266 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.054 |    0.269 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.025 |    0.347 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.072 | 0.001 |   0.025 |    0.348 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_3_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.063
  Arrival Time                  0.386
  Slack Time                    0.323
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.455 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.414 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.409 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.409 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.358 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |                  | DFCNQD1BWP40                    | 0.050 |  0.001 |  -0.034 |   -0.357 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.042 |  0.098 |   0.064 |   -0.259 | 
     | test_pe/test_opt_reg_file/U25                      |                  | AO22D2BWP40                     | 0.042 |  0.000 |   0.064 |   -0.259 | 
     | test_pe/test_opt_reg_file/U25                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.103 |  0.085 |   0.150 |   -0.173 | 
     | test_pe/U105                                       |                  | MAOI22D0BWP40                   | 0.104 |  0.002 |   0.152 |   -0.171 | 
     | test_pe/U105                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.061 |   0.213 |   -0.110 | 
     | test_pe/FE_OFC34_pe_out_res_3                      |                  | CKBD5BWP40                      | 0.046 |  0.000 |   0.213 |   -0.110 | 
     | test_pe/FE_OFC34_pe_out_res_3                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.243 |  0.130 |   0.342 |    0.019 | 
     | test_pe                                            | res[3] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.350 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.209 |  0.008 |   0.350 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7                   | I3_3 ^ -> ZN_3 v | nem_ohmux_invd4_4i_8b           | 0.032 |  0.046 |   0.396 |    0.073 | 
     | sb_wide/out_0_3_id1_bar_reg_3_                     |                  | DFQD0BWP40                      | 0.036 | -0.011 |   0.386 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.200 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.202 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.266 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.004 |  -0.052 |    0.271 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.086 |   0.034 |    0.357 | 
     | sb_wide/out_0_3_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.098 | 0.000 |   0.034 |    0.357 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.065
  Arrival Time                  0.388
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.414 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.410 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.410 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.358 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.034 |   -0.358 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.065 |   -0.259 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               |                  | AN2D0BWP40                      | 0.038 |  0.000 |   0.065 |   -0.259 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               | A2 ^ -> Z ^      | AN2D0BWP40                      | 0.023 |  0.039 |   0.104 |   -0.220 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               |                  | IND2D3BWP40                     | 0.023 |  0.000 |   0.104 |   -0.220 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               | A1 ^ -> ZN ^     | IND2D3BWP40                     | 0.058 |  0.051 |   0.155 |   -0.169 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.059 |  0.000 |   0.155 |   -0.168 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.055 |   0.210 |   -0.113 | 
     | test_pe/FE_OFC36_pe_out_res_1                      |                  | CKBD5BWP40                      | 0.046 |  0.000 |   0.210 |   -0.113 | 
     | test_pe/FE_OFC36_pe_out_res_1                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.250 |  0.122 |   0.332 |    0.009 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.345 |    0.021 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.215 |  0.013 |   0.345 |    0.021 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.028 |  0.054 |   0.399 |    0.075 | 
     | sb_wide/out_3_4_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.031 | -0.011 |   0.388 |    0.065 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.200 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.203 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.267 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.003 |  -0.053 |    0.270 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.087 |   0.034 |    0.358 | 
     | sb_wide/out_3_4_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.100 | 0.000 |   0.034 |    0.358 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.006
  Arrival Time                  0.330
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.414 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.410 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.410 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.370 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.370 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.272 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.272 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.250 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.250 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.227 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.227 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.178 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.178 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.153 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.153 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.125 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.125 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.064 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.265 |   -0.059 | 
     | sb_1b/U45                                          |              | AOI22D0BWP40                    | 0.044 | 0.006 |   0.265 |   -0.059 | 
     | sb_1b/U45                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.033 | 0.032 |   0.298 |   -0.026 | 
     | sb_1b/FE_RC_34_0                                   |              | AOI22D1BWP40                    | 0.033 | 0.000 |   0.298 |   -0.026 | 
     | sb_1b/FE_RC_34_0                                   | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.043 | 0.032 |   0.330 |    0.006 | 
     | sb_1b/out_2_1_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.043 | 0.000 |   0.330 |    0.006 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.201 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.203 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.267 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.270 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.347 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.349 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.038
  Arrival Time                  0.362
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.414 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.410 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.410 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.358 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.358 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.096 |   0.061 |   -0.263 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.061 |   -0.263 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.190 |  0.138 |   0.199 |   -0.125 | 
     | test_pe/FE_RC_36_0                                 |                  | NR2D1BWP40                      | 0.190 |  0.000 |   0.199 |   -0.124 | 
     | test_pe/FE_RC_36_0                                 | A2 ^ -> ZN v     | NR2D1BWP40                      | 0.052 |  0.037 |   0.236 |   -0.087 | 
     | test_pe/FE_RC_2_0                                  |                  | AOI21D3BWP40                    | 0.052 |  0.000 |   0.236 |   -0.087 | 
     | test_pe/FE_RC_2_0                                  | B v -> ZN ^      | AOI21D3BWP40                    | 0.028 |  0.033 |   0.270 |   -0.054 | 
     | test_pe/FE_OFC29_pe_out_res_15                     |                  | CKBD12BWP40                     | 0.028 |  0.000 |   0.270 |   -0.054 | 
     | test_pe/FE_OFC29_pe_out_res_15                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.114 |  0.064 |   0.334 |    0.010 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.333 |    0.009 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.098 | -0.001 |   0.333 |    0.009 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.032 |  0.039 |   0.372 |    0.048 | 
     | sb_wide/out_2_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.036 | -0.010 |   0.362 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.201 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.068 | 0.001 |  -0.122 |    0.202 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.065 |  -0.056 |    0.267 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.002 |  -0.055 |    0.269 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.087 |   0.032 |    0.356 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.099 | 0.001 |   0.033 |    0.357 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.007
  Arrival Time                  0.331
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.415 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.411 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.411 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.370 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.370 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.273 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.273 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.250 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.250 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.227 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.227 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.178 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.178 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.153 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.153 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.125 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.125 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.064 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.266 |   -0.058 | 
     | sb_1b/U67                                          |              | AOI22D0BWP40                    | 0.044 | 0.007 |   0.266 |   -0.058 | 
     | sb_1b/U67                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.031 |   0.297 |   -0.027 | 
     | sb_1b/U71                                          |              | AOI22D0BWP40                    | 0.029 | 0.000 |   0.297 |   -0.027 | 
     | sb_1b/U71                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.040 | 0.034 |   0.331 |    0.007 | 
     | sb_1b/out_3_4_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.040 | 0.000 |   0.331 |    0.007 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.201 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.203 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.267 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.270 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.347 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.349 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.039
  Arrival Time                  0.363
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.415 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.411 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.411 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.359 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.034 |   -0.358 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.065 |   -0.259 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               |                  | AN2D0BWP40                      | 0.038 |  0.000 |   0.065 |   -0.259 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               | A2 ^ -> Z ^      | AN2D0BWP40                      | 0.023 |  0.039 |   0.104 |   -0.220 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               |                  | IND2D3BWP40                     | 0.023 |  0.000 |   0.104 |   -0.220 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               | A1 ^ -> ZN ^     | IND2D3BWP40                     | 0.058 |  0.051 |   0.155 |   -0.169 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.059 |  0.000 |   0.155 |   -0.169 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.055 |   0.210 |   -0.114 | 
     | test_pe/FE_OFC36_pe_out_res_1                      |                  | CKBD5BWP40                      | 0.046 |  0.000 |   0.210 |   -0.114 | 
     | test_pe/FE_OFC36_pe_out_res_1                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.250 |  0.122 |   0.332 |    0.008 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.326 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.213 | -0.006 |   0.326 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.029 |  0.047 |   0.373 |    0.049 | 
     | sb_wide/out_2_2_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.032 | -0.011 |   0.363 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.201 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.068 | 0.001 |  -0.122 |    0.202 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.065 |  -0.056 |    0.268 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.002 |  -0.055 |    0.269 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.087 |   0.032 |    0.357 | 
     | sb_wide/out_2_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.033 |    0.357 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.038
  Arrival Time                  0.363
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.458 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.416 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.411 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.411 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.360 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.360 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.096 |   0.061 |   -0.264 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.061 |   -0.264 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.190 |  0.138 |   0.199 |   -0.126 | 
     | test_pe/FE_RC_36_0                                 |                  | NR2D1BWP40                      | 0.190 |  0.000 |   0.199 |   -0.125 | 
     | test_pe/FE_RC_36_0                                 | A2 ^ -> ZN v     | NR2D1BWP40                      | 0.052 |  0.037 |   0.236 |   -0.089 | 
     | test_pe/FE_RC_2_0                                  |                  | AOI21D3BWP40                    | 0.052 |  0.000 |   0.236 |   -0.089 | 
     | test_pe/FE_RC_2_0                                  | B v -> ZN ^      | AOI21D3BWP40                    | 0.028 |  0.033 |   0.270 |   -0.055 | 
     | test_pe/FE_OFC29_pe_out_res_15                     |                  | CKBD12BWP40                     | 0.028 |  0.000 |   0.270 |   -0.055 | 
     | test_pe/FE_OFC29_pe_out_res_15                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.114 |  0.064 |   0.334 |    0.009 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.336 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.100 |  0.002 |   0.336 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.030 |  0.038 |   0.373 |    0.048 | 
     | sb_wide/out_1_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.034 | -0.011 |   0.363 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.202 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.068 | 0.001 |  -0.122 |    0.203 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.065 |  -0.056 |    0.269 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.003 |  -0.053 |    0.272 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.086 |   0.032 |    0.357 | 
     | sb_wide/out_1_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.096 | 0.000 |   0.033 |    0.358 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.004
  Arrival Time                  0.330
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.416 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.412 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.412 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.371 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.371 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.274 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.274 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.251 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.251 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.229 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.229 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.179 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.179 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.154 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.154 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.127 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.127 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.066 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.265 |   -0.060 | 
     | sb_1b/U40                                          |              | AOI22D1BWP40                    | 0.044 | 0.005 |   0.265 |   -0.060 | 
     | sb_1b/U40                                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.026 | 0.029 |   0.294 |   -0.031 | 
     | sb_1b/FE_RC_31_0                                   |              | AOI22D1BWP40                    | 0.026 | 0.000 |   0.294 |   -0.031 | 
     | sb_1b/FE_RC_31_0                                   | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.049 | 0.035 |   0.329 |    0.004 | 
     | sb_1b/out_2_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.049 | 0.000 |   0.330 |    0.004 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.202 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.204 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.269 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.271 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.348 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.350 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.054
  Arrival Time                  0.379
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.458 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.416 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.412 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.412 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.360 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.034 |   -0.360 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.065 |   -0.261 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               |                  | AN2D0BWP40                      | 0.038 |  0.000 |   0.065 |   -0.261 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               | A2 ^ -> Z ^      | AN2D0BWP40                      | 0.023 |  0.039 |   0.104 |   -0.222 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               |                  | IND2D3BWP40                     | 0.023 |  0.000 |   0.104 |   -0.222 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               | A1 ^ -> ZN ^     | IND2D3BWP40                     | 0.058 |  0.051 |   0.155 |   -0.171 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.059 |  0.000 |   0.155 |   -0.170 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.055 |   0.210 |   -0.115 | 
     | test_pe/FE_OFC36_pe_out_res_1                      |                  | CKBD5BWP40                      | 0.046 |  0.000 |   0.210 |   -0.115 | 
     | test_pe/FE_OFC36_pe_out_res_1                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.250 |  0.122 |   0.332 |    0.007 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.340 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.216 |  0.007 |   0.340 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.025 |  0.050 |   0.390 |    0.064 | 
     | sb_wide/out_1_3_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.028 | -0.011 |   0.379 |    0.054 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.202 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.205 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.269 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.002 |  -0.054 |    0.271 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.081 |   0.026 |    0.352 | 
     | sb_wide/out_1_3_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.077 | 0.001 |   0.027 |    0.353 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.045
  Arrival Time                  0.371
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.460 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.458 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.417 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.413 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.413 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.361 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.361 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.096 |   0.061 |   -0.265 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.061 |   -0.265 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.190 |  0.138 |   0.199 |   -0.127 | 
     | test_pe/FE_RC_36_0                                 |                  | NR2D1BWP40                      | 0.190 |  0.000 |   0.199 |   -0.127 | 
     | test_pe/FE_RC_36_0                                 | A2 ^ -> ZN v     | NR2D1BWP40                      | 0.052 |  0.037 |   0.236 |   -0.090 | 
     | test_pe/FE_RC_2_0                                  |                  | AOI21D3BWP40                    | 0.052 |  0.000 |   0.236 |   -0.090 | 
     | test_pe/FE_RC_2_0                                  | B v -> ZN ^      | AOI21D3BWP40                    | 0.028 |  0.033 |   0.270 |   -0.057 | 
     | test_pe/FE_OFC29_pe_out_res_15                     |                  | CKBD12BWP40                     | 0.028 |  0.000 |   0.270 |   -0.057 | 
     | test_pe/FE_OFC29_pe_out_res_15                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.114 |  0.064 |   0.334 |    0.008 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.339 |    0.012 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.102 |  0.005 |   0.339 |    0.012 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.037 |  0.042 |   0.380 |    0.054 | 
     | sb_wide/out_3_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.041 | -0.009 |   0.371 |    0.045 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.203 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.205 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.270 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.054 |    0.273 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.070 | 0.077 |   0.023 |    0.350 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.070 | 0.000 |   0.024 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.007
  Arrival Time                  0.333
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.460 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.458 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.417 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.413 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.413 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.372 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.372 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.275 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.275 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.252 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.252 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.230 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.230 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.181 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.180 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.155 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.155 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.128 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.128 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.067 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.266 |   -0.060 | 
     | sb_1b/U74                                          |              | AOI22D0BWP40                    | 0.044 | 0.007 |   0.266 |   -0.060 | 
     | sb_1b/U74                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.032 |   0.298 |   -0.028 | 
     | sb_1b/U78                                          |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.298 |   -0.028 | 
     | sb_1b/U78                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.041 | 0.035 |   0.333 |    0.007 | 
     | sb_1b/out_3_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.041 | 0.000 |   0.333 |    0.007 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.203 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.205 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.270 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.273 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.349 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.351 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.007
  Arrival Time                  0.336
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.462 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.460 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.419 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.415 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.415 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.374 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.374 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.277 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.277 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.254 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.254 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.232 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.232 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.183 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.183 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.157 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.157 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.130 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.130 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.069 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.266 |   -0.062 | 
     | sb_1b/U35                                          |              | AOI22D0BWP40                    | 0.044 | 0.007 |   0.266 |   -0.062 | 
     | sb_1b/U35                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.036 | 0.035 |   0.301 |   -0.027 | 
     | sb_1b/U151                                         |              | AOI22D1BWP40                    | 0.036 | 0.000 |   0.301 |   -0.027 | 
     | sb_1b/U151                                         | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.039 | 0.035 |   0.336 |    0.007 | 
     | sb_1b/out_2_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.039 | 0.000 |   0.336 |    0.007 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.205 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.207 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.272 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.275 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.351 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.353 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_1b/out_0_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.003
  Arrival Time                  0.333
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.462 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.420 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.416 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.416 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.376 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.376 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.278 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.278 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.256 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.256 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.233 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.233 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.184 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.184 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.158 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.158 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.131 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.131 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.070 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.265 |   -0.064 | 
     | sb_1b/U59                                          |              | AOI22D0BWP40                    | 0.044 | 0.006 |   0.265 |   -0.064 | 
     | sb_1b/U59                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.032 |   0.297 |   -0.033 | 
     | sb_1b/FE_RC_32_0                                   |              | AOI22D1BWP40                    | 0.029 | 0.000 |   0.297 |   -0.033 | 
     | sb_1b/FE_RC_32_0                                   | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.052 | 0.036 |   0.333 |    0.003 | 
     | sb_1b/out_0_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.052 | 0.000 |   0.333 |    0.003 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.206 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.209 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.273 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.276 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.353 | 
     | sb_1b/out_0_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.355 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.005
  Arrival Time                  0.335
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.462 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.421 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.417 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.417 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.376 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.376 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.279 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.279 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.256 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.256 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.234 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.234 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.185 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.184 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.159 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.159 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.132 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.132 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.071 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.266 |   -0.064 | 
     | sb_1b/U14                                          |              | AOI22D0BWP40                    | 0.044 | 0.007 |   0.266 |   -0.064 | 
     | sb_1b/U14                                          | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.034 | 0.032 |   0.298 |   -0.032 | 
     | sb_1b/FE_RC_33_0                                   |              | AOI22D1BWP40                    | 0.034 | 0.000 |   0.298 |   -0.032 | 
     | sb_1b/FE_RC_33_0                                   | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.047 | 0.037 |   0.335 |    0.004 | 
     | sb_1b/out_3_0_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.047 | 0.000 |   0.335 |    0.005 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.207 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.209 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.274 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.276 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.353 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.355 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_3_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.065
  Arrival Time                  0.395
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.462 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.421 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.417 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.417 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.365 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |                  | DFCNQD1BWP40                    | 0.050 |  0.001 |  -0.034 |   -0.364 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.042 |  0.098 |   0.064 |   -0.266 | 
     | test_pe/test_opt_reg_file/U25                      |                  | AO22D2BWP40                     | 0.042 |  0.000 |   0.064 |   -0.266 | 
     | test_pe/test_opt_reg_file/U25                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.103 |  0.085 |   0.150 |   -0.181 | 
     | test_pe/U105                                       |                  | MAOI22D0BWP40                   | 0.104 |  0.002 |   0.152 |   -0.178 | 
     | test_pe/U105                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.061 |   0.213 |   -0.118 | 
     | test_pe/FE_OFC34_pe_out_res_3                      |                  | CKBD5BWP40                      | 0.046 |  0.000 |   0.213 |   -0.118 | 
     | test_pe/FE_OFC34_pe_out_res_3                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.243 |  0.130 |   0.342 |    0.012 | 
     | test_pe                                            | res[3] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.352 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.209 |  0.010 |   0.352 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7                   | I3_3 ^ -> ZN_3 v | nem_ohmux_invd4_4i_8b           | 0.028 |  0.053 |   0.406 |    0.075 | 
     | sb_wide/out_3_4_id1_bar_reg_3_                     |                  | DFQD0BWP40                      | 0.031 | -0.011 |   0.395 |    0.065 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.207 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.209 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.274 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.003 |  -0.053 |    0.277 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.087 |   0.034 |    0.364 | 
     | sb_wide/out_3_4_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.100 | 0.000 |   0.034 |    0.365 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.034
= Required Time                 0.038
  Arrival Time                  0.369
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.421 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.417 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.417 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.365 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.034 |   -0.365 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.065 |   -0.266 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               |                  | AN2D0BWP40                      | 0.038 |  0.000 |   0.065 |   -0.266 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               | A2 ^ -> Z ^      | AN2D0BWP40                      | 0.023 |  0.039 |   0.104 |   -0.227 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               |                  | IND2D3BWP40                     | 0.023 |  0.000 |   0.104 |   -0.227 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               | A1 ^ -> ZN ^     | IND2D3BWP40                     | 0.058 |  0.051 |   0.155 |   -0.175 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.059 |  0.000 |   0.155 |   -0.175 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.055 |   0.210 |   -0.120 | 
     | test_pe/FE_OFC36_pe_out_res_1                      |                  | CKBD5BWP40                      | 0.046 |  0.000 |   0.210 |   -0.120 | 
     | test_pe/FE_OFC36_pe_out_res_1                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.250 |  0.122 |   0.332 |    0.002 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.326 |   -0.004 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.213 | -0.006 |   0.326 |   -0.004 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.029 |  0.053 |   0.379 |    0.049 | 
     | sb_wide/out_1_2_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.032 | -0.011 |   0.369 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.207 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.068 | 0.001 |  -0.122 |    0.209 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.065 |  -0.056 |    0.274 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.003 |  -0.053 |    0.277 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.086 |   0.032 |    0.363 | 
     | sb_wide/out_1_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.096 | 0.001 |   0.033 |    0.364 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.004
  Arrival Time                  0.335
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.421 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.417 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.417 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.377 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.377 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.279 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.279 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.257 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.257 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.234 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.234 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.185 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.185 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.159 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.159 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.132 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.132 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.071 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.265 |   -0.065 | 
     | sb_1b/U65                                          |              | AOI22D0BWP40                    | 0.044 | 0.006 |   0.265 |   -0.065 | 
     | sb_1b/U65                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.034 | 0.032 |   0.298 |   -0.033 | 
     | sb_1b/FE_RC_37_0                                   |              | AOI22D0BWP40                    | 0.034 | 0.000 |   0.298 |   -0.033 | 
     | sb_1b/FE_RC_37_0                                   | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.047 | 0.037 |   0.335 |    0.004 | 
     | sb_1b/out_1_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.047 | 0.000 |   0.335 |    0.004 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.207 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.210 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.274 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.277 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.354 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.091 | 0.002 |   0.025 |    0.355 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.006
  Arrival Time                  0.337
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.421 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.417 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.417 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.377 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.377 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.279 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.279 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.257 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.257 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.234 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.234 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.185 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.185 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.160 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.160 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.132 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.132 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.071 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.264 |   -0.066 | 
     | sb_1b/U81                                          |              | AOI22D0BWP40                    | 0.044 | 0.005 |   0.264 |   -0.066 | 
     | sb_1b/U81                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.035 |   0.299 |   -0.032 | 
     | sb_1b/U84                                          |              | AOI22D0BWP40                    | 0.035 | 0.000 |   0.299 |   -0.032 | 
     | sb_1b/U84                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.043 | 0.038 |   0.337 |    0.006 | 
     | sb_1b/out_3_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.043 | 0.000 |   0.337 |    0.006 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.208 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.210 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.274 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.277 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.354 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.356 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.065
  Arrival Time                  0.396
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.421 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.417 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.417 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.365 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.035 |   -0.365 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.041 |  0.101 |   0.067 |   -0.264 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D2BWP40                     | 0.041 |  0.000 |   0.067 |   -0.264 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.121 |  0.091 |   0.158 |   -0.172 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.121 |  0.000 |   0.159 |   -0.172 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.036 |  0.057 |   0.216 |   -0.115 | 
     | test_pe/FE_OFC37_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.036 |  0.000 |   0.216 |   -0.115 | 
     | test_pe/FE_OFC37_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.240 |  0.139 |   0.354 |    0.023 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.357 |    0.026 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.206 |  0.002 |   0.357 |    0.026 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd4_4i_8b           | 0.026 |  0.050 |   0.407 |    0.076 | 
     | sb_wide/out_3_4_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.030 | -0.011 |   0.396 |    0.065 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.208 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.210 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.274 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.003 |  -0.053 |    0.277 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.087 |   0.034 |    0.365 | 
     | sb_wide/out_3_4_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.100 | 0.000 |   0.034 |    0.365 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.005
  Arrival Time                  0.335
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.047 |       |  -0.133 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.047 | 0.001 |  -0.132 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.091 |   -0.421 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.417 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.036 | 0.004 |  -0.087 |   -0.417 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.037 | 0.041 |  -0.046 |   -0.377 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.046 |   -0.377 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.097 |   0.051 |   -0.279 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.051 |   -0.279 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.074 |   -0.257 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.074 |   -0.257 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.097 |   -0.234 | 
     | test_pe/test_lut/U14                               |              | AO21D0BWP40                     | 0.022 | 0.000 |   0.097 |   -0.234 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D0BWP40                     | 0.030 | 0.049 |   0.146 |   -0.185 | 
     | test_pe/U19                                        |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.146 |   -0.185 | 
     | test_pe/U19                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.025 |   0.171 |   -0.160 | 
     | test_pe/U38                                        |              | AOI32D1BWP40                    | 0.029 | 0.000 |   0.171 |   -0.160 | 
     | test_pe/U38                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.026 | 0.028 |   0.199 |   -0.132 | 
     | test_pe/U43                                        |              | AO21D4BWP40                     | 0.026 | 0.000 |   0.199 |   -0.132 | 
     | test_pe/U43                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.061 |   0.260 |   -0.071 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.266 |   -0.064 | 
     | sb_1b/U4                                           |              | AOI22D0BWP40                    | 0.044 | 0.007 |   0.266 |   -0.064 | 
     | sb_1b/U4                                           | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.030 |   0.297 |   -0.034 | 
     | sb_1b/U7                                           |              | AOI22D1BWP40                    | 0.032 | 0.000 |   0.297 |   -0.034 | 
     | sb_1b/U7                                           | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.048 | 0.038 |   0.335 |    0.005 | 
     | sb_1b/out_0_0_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.048 | 0.000 |   0.335 |    0.005 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.068 |       |  -0.123 |    0.208 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.068 | 0.002 |  -0.121 |    0.210 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.056 |    0.274 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.051 | 0.003 |  -0.054 |    0.277 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.092 | 0.077 |   0.023 |    0.354 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.092 | 0.002 |   0.025 |    0.356 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.051
  Arrival Time                  0.383
  Slack Time                    0.332
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.466 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.423 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.419 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.419 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.367 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.034 |   -0.367 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.065 |   -0.268 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               |                  | AN2D0BWP40                      | 0.038 |  0.000 |   0.065 |   -0.268 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               | A2 ^ -> Z ^      | AN2D0BWP40                      | 0.023 |  0.039 |   0.104 |   -0.229 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               |                  | IND2D3BWP40                     | 0.023 |  0.000 |   0.104 |   -0.229 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               | A1 ^ -> ZN ^     | IND2D3BWP40                     | 0.058 |  0.051 |   0.155 |   -0.177 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.059 |  0.000 |   0.155 |   -0.177 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.055 |   0.210 |   -0.122 | 
     | test_pe/FE_OFC36_pe_out_res_1                      |                  | CKBD5BWP40                      | 0.046 |  0.000 |   0.210 |   -0.122 | 
     | test_pe/FE_OFC36_pe_out_res_1                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.250 |  0.122 |   0.332 |    0.000 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.345 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.215 |  0.013 |   0.345 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.025 |  0.048 |   0.393 |    0.061 | 
     | sb_wide/out_1_4_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.027 | -0.010 |   0.383 |    0.051 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.209 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.211 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.276 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.051 | 0.003 |  -0.054 |    0.279 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.078 |   0.025 |    0.357 | 
     | sb_wide/out_1_4_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.072 | 0.000 |   0.025 |    0.358 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.061
  Arrival Time                  0.394
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.047 |        |  -0.133 |   -0.467 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.047 |  0.001 |  -0.132 |   -0.465 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.091 |   -0.424 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.420 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.036 |  0.004 |  -0.087 |   -0.420 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.050 |  0.052 |  -0.035 |   -0.368 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.050 |  0.000 |  -0.034 |   -0.368 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.065 |   -0.269 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               |                  | AN2D0BWP40                      | 0.038 |  0.000 |   0.065 |   -0.269 | 
     | test_pe/test_opt_reg_file/FE_RC_46_0               | A2 ^ -> Z ^      | AN2D0BWP40                      | 0.023 |  0.039 |   0.104 |   -0.229 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               |                  | IND2D3BWP40                     | 0.023 |  0.000 |   0.104 |   -0.229 | 
     | test_pe/test_opt_reg_file/FE_RC_45_0               | A1 ^ -> ZN ^     | IND2D3BWP40                     | 0.058 |  0.051 |   0.155 |   -0.178 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.059 |  0.000 |   0.155 |   -0.178 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.055 |   0.210 |   -0.123 | 
     | test_pe/FE_OFC36_pe_out_res_1                      |                  | CKBD5BWP40                      | 0.046 |  0.000 |   0.210 |   -0.123 | 
     | test_pe/FE_OFC36_pe_out_res_1                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.250 |  0.122 |   0.332 |   -0.001 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.338 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.216 |  0.006 |   0.338 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.037 |  0.065 |   0.403 |    0.070 | 
     | sb_wide/out_3_3_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.042 | -0.009 |   0.394 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.034
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.123
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.068 |       |  -0.123 |    0.210 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.068 | 0.002 |  -0.121 |    0.212 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.056 |    0.277 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.051 | 0.004 |  -0.053 |    0.280 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.086 |   0.033 |    0.366 | 
     | sb_wide/out_3_3_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.097 | 0.001 |   0.033 |    0.367 | 
     +--------------------------------------------------------------------------------------------------------------+ 

