# do proc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /home/vivien/altera_lite/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:46:54 on Oct 24,2018
# vcom -reportprogress 300 -93 -work work /home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity stateMachine
# -- Compiling architecture kahipan of stateMachine
# -- Compiling entity stateReg
# -- Compiling architecture kahipan of stateReg
# -- Compiling entity shifter
# -- Compiling architecture kahipan of shifter
# End time: 14:46:54 on Oct 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim -i -l msim_transcript -do proc_run_msim_rtl_vhdl.do work.shifter
# vsim -i -l msim_transcript -do "proc_run_msim_rtl_vhdl.do" work.shifter 
# Start time: 14:47:28 on Oct 24,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shifter(kahipan)
# do proc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:47:34 on Oct 24,2018
# vcom -reportprogress 300 -93 -work work /home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity stateMachine
# -- Compiling architecture kahipan of stateMachine
# -- Compiling entity stateReg
# -- Compiling architecture kahipan of stateReg
# -- Compiling entity shifter
# -- Compiling architecture kahipan of shifter
# End time: 14:47:34 on Oct 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
add wave -position insertpoint  \
sim:/shifter/clk \
sim:/shifter/shift \
sim:/shifter/wr \
sim:/shifter/writeData \
sim:/shifter/data \
sim:/shifter/bit1 \
sim:/shifter/data1 \
sim:/shifter/data2
force -freeze sim:/shifter/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/shifter/shift 0 0
force -freeze sim:/shifter/wr 0 0
force -freeze sim:/shifter/writeData 00000001 0
run
run
force -freeze sim:/shifter/wr 1 0
run
run
run
force -freeze sim:/shifter/wr 0 0
run
run
force -freeze sim:/shifter/shift 1 0
run
run
run
run
run
run
run
run
force -freeze sim:/shifter/shift 0 0
run
run
# End time: 14:50:03 on Oct 24,2018, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
