/*******************************************************************************
 *                                                                             *
 * Copyright (c) 2009 Texas Instruments Incorporated - http://www.ti.com/      *
 *                        ALL RIGHTS RESERVED                                  *
 *                                                                             *
 ******************************************************************************/

/*********************************************************************
* file: cslr_vps_rf_mod.h
*
* Brief: This file contains the Register Description for vps_rf_mod
*
*********************************************************************/
#ifndef _CSLR_VPS_RF_MOD_H_
#define _CSLR_VPS_RF_MOD_H_



/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 PID;
    volatile Uint32 VLPF_REG[25];
    volatile Uint32 VGDP_REG[25];
    volatile Uint32 WSN_REG0;
    volatile Uint32 WSN_REG1;
    volatile Uint32 MSMA_REG0;
    volatile Uint32 MSMA_REG1;
    volatile Uint32 MSFMG_REG0;
    volatile Uint32 MSFMG_REG1;
    volatile Uint32 MSVD_REG0;
    volatile Uint32 MSVD_REG1;
    volatile Uint32 SOL_REG;
    volatile Uint32 VOL_REG;
    volatile Uint32 CTRL_REG;
    volatile Uint32 VRFAMP_REG;
    volatile Uint32 VRFGAIN_REG;
    volatile Uint32 VSTLSB_REG;
    volatile Uint32 ABLC_REG;
    volatile Uint32 AFMAMP_REG;
    volatile Uint32 TESTMODE_REG;
    volatile Uint32 MAT_REG;
    volatile Uint32 SAMAMPTHRES_REG;
    volatile Uint32 MPLUSSAMPTHRES_REG;
    volatile Uint32 MPLUSSMAXAMP_REG;
    volatile Uint32 AGCLIMITTHRES_REG;
    volatile Uint32 AGCGAINDECINC_REG;
    volatile Uint32 AGCMINGAINLIMIT_REG;
    volatile Uint32 JITFLT_OFFSET_REG;
    volatile Uint32 JITFLT_COEF_REG;
    volatile Uint32 JITFLT_PATH_ENABLE_REG;
} CSL_Vps_rf_modRegs;

/**************************************************************************\
* Overlay structure typedef definition
\**************************************************************************/
typedef volatile CSL_Vps_rf_modRegs         *CSL_VpsRfModRegsOvly;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* pid */

#define CSL_VPS_RF_MOD_PID_CUSTOM_MASK   (0x000000C0u)
#define CSL_VPS_RF_MOD_PID_CUSTOM_SHIFT  (0x00000006u)

#define CSL_VPS_RF_MOD_PID_FUNC_MASK     (0x0FFF0000u)
#define CSL_VPS_RF_MOD_PID_FUNC_SHIFT    (0x00000010u)

#define CSL_VPS_RF_MOD_PID_MAJOR_MASK    (0x00000700u)
#define CSL_VPS_RF_MOD_PID_MAJOR_SHIFT   (0x00000008u)

#define CSL_VPS_RF_MOD_PID_MINOR_MASK    (0x0000003Fu)
#define CSL_VPS_RF_MOD_PID_MINOR_SHIFT   (0x00000000u)

#define CSL_VPS_RF_MOD_PID_RTL_MASK      (0x0000F800u)
#define CSL_VPS_RF_MOD_PID_RTL_SHIFT     (0x0000000Bu)

#define CSL_VPS_RF_MOD_PID_SCHEME_MASK   (0xC0000000u)
#define CSL_VPS_RF_MOD_PID_SCHEME_SHIFT  (0x0000001Eu)


/* vlpf_reg0 */

#define CSL_VPS_RF_MOD_VLPF_REG0_VLPF_COEFF0_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG0_VLPF_COEFF0_SHIFT (0x00000000u)


/* vlpf_reg1 */

#define CSL_VPS_RF_MOD_VLPF_REG1_VLPF_COEFF1_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG1_VLPF_COEFF1_SHIFT (0x00000000u)


/* vlpf_reg2 */

#define CSL_VPS_RF_MOD_VLPF_REG2_VLPF_COEFF2_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG2_VLPF_COEFF2_SHIFT (0x00000000u)


/* vlpf_reg3 */

#define CSL_VPS_RF_MOD_VLPF_REG3_VLPF_COEFF3_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG3_VLPF_COEFF3_SHIFT (0x00000000u)


/* vlpf_reg4 */

#define CSL_VPS_RF_MOD_VLPF_REG4_VLPF_COEFF4_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG4_VLPF_COEFF4_SHIFT (0x00000000u)


/* vlpf_reg5 */

#define CSL_VPS_RF_MOD_VLPF_REG5_VLPF_COEFF5_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG5_VLPF_COEFF5_SHIFT (0x00000000u)


/* vlpf_reg6 */

#define CSL_VPS_RF_MOD_VLPF_REG6_VLPF_COEFF6_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG6_VLPF_COEFF6_SHIFT (0x00000000u)


/* vlpf_reg7 */

#define CSL_VPS_RF_MOD_VLPF_REG7_VLPF_COEFF7_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG7_VLPF_COEFF7_SHIFT (0x00000000u)


/* vlpf_reg8 */

#define CSL_VPS_RF_MOD_VLPF_REG8_VLPF_COEFF8_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG8_VLPF_COEFF8_SHIFT (0x00000000u)


/* vlpf_reg9 */

#define CSL_VPS_RF_MOD_VLPF_REG9_VLPF_COEFF9_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG9_VLPF_COEFF9_SHIFT (0x00000000u)


/* vlpf_reg10 */

#define CSL_VPS_RF_MOD_VLPF_REG10_VLPF_COEFF10_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG10_VLPF_COEFF10_SHIFT (0x00000000u)


/* vlpf_reg11 */

#define CSL_VPS_RF_MOD_VLPF_REG11_VLPF_COEFF11_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG11_VLPF_COEFF11_SHIFT (0x00000000u)


/* vlpf_reg12 */

#define CSL_VPS_RF_MOD_VLPF_REG12_VLPF_COEFF12_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG12_VLPF_COEFF12_SHIFT (0x00000000u)


/* vlpf_reg13 */

#define CSL_VPS_RF_MOD_VLPF_REG13_VLPF_COEFF13_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG13_VLPF_COEFF13_SHIFT (0x00000000u)


/* vlpf_reg14 */

#define CSL_VPS_RF_MOD_VLPF_REG14_VLPF_COEFF14_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG14_VLPF_COEFF14_SHIFT (0x00000000u)


/* vlpf_reg15 */

#define CSL_VPS_RF_MOD_VLPF_REG15_VLPF_COEFF15_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG15_VLPF_COEFF15_SHIFT (0x00000000u)


/* vlpf_reg16 */

#define CSL_VPS_RF_MOD_VLPF_REG16_VLPF_COEFF16_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG16_VLPF_COEFF16_SHIFT (0x00000000u)


/* vlpf_reg17 */

#define CSL_VPS_RF_MOD_VLPF_REG17_VLPF_COEFF17_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG17_VLPF_COEFF17_SHIFT (0x00000000u)


/* vlpf_reg18 */

#define CSL_VPS_RF_MOD_VLPF_REG18_VLPF_COEFF18_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG18_VLPF_COEFF18_SHIFT (0x00000000u)


/* vlpf_reg19 */

#define CSL_VPS_RF_MOD_VLPF_REG19_VLPF_COEFF19_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG19_VLPF_COEFF19_SHIFT (0x00000000u)


/* vlpf_reg20 */

#define CSL_VPS_RF_MOD_VLPF_REG20_VLPF_COEFF20_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG20_VLPF_COEFF20_SHIFT (0x00000000u)


/* vlpf_reg21 */

#define CSL_VPS_RF_MOD_VLPF_REG21_VLPF_COEFF21_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG21_VLPF_COEFF21_SHIFT (0x00000000u)


/* vlpf_reg22 */

#define CSL_VPS_RF_MOD_VLPF_REG22_VLPF_COEFF22_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG22_VLPF_COEFF22_SHIFT (0x00000000u)


/* vlpf_reg23 */

#define CSL_VPS_RF_MOD_VLPF_REG23_VLPF_COEFF23_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG23_VLPF_COEFF23_SHIFT (0x00000000u)


/* vlpf_reg24 */

#define CSL_VPS_RF_MOD_VLPF_REG24_VLPF_COEFF24_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VLPF_REG24_VLPF_COEFF24_SHIFT (0x00000000u)


/* vgdp_reg0 */

#define CSL_VPS_RF_MOD_VGDP_REG0_VGDP_COEFF0_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG0_VGDP_COEFF0_SHIFT (0x00000000u)


/* vgdp_reg1 */

#define CSL_VPS_RF_MOD_VGDP_REG1_VGDP_COEFF1_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG1_VGDP_COEFF1_SHIFT (0x00000000u)


/* vgdp_reg2 */

#define CSL_VPS_RF_MOD_VGDP_REG2_VGDP_COEFF2_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG2_VGDP_COEFF2_SHIFT (0x00000000u)


/* vgdp_reg3 */

#define CSL_VPS_RF_MOD_VGDP_REG3_VGDP_COEFF3_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG3_VGDP_COEFF3_SHIFT (0x00000000u)


/* vgdp_reg4 */

#define CSL_VPS_RF_MOD_VGDP_REG4_VGDP_COEFF4_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG4_VGDP_COEFF4_SHIFT (0x00000000u)


/* vgdp_reg5 */

#define CSL_VPS_RF_MOD_VGDP_REG5_VGDP_COEFF5_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG5_VGDP_COEFF5_SHIFT (0x00000000u)


/* vgdp_reg6 */

#define CSL_VPS_RF_MOD_VGDP_REG6_VGDP_COEFF6_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG6_VGDP_COEFF6_SHIFT (0x00000000u)


/* vgdp_reg7 */

#define CSL_VPS_RF_MOD_VGDP_REG7_VGDP_COEFF7_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG7_VGDP_COEFF7_SHIFT (0x00000000u)


/* vgdp_reg8 */

#define CSL_VPS_RF_MOD_VGDP_REG8_VGDP_COEFF8_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG8_VGDP_COEFF8_SHIFT (0x00000000u)


/* vgdp_reg9 */

#define CSL_VPS_RF_MOD_VGDP_REG9_VGDP_COEFF9_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG9_VGDP_COEFF9_SHIFT (0x00000000u)


/* vgdp_reg10 */

#define CSL_VPS_RF_MOD_VGDP_REG10_VGDP_COEFF10_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG10_VGDP_COEFF10_SHIFT (0x00000000u)


/* vgdp_reg11 */

#define CSL_VPS_RF_MOD_VGDP_REG11_VGDP_COEFF11_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG11_VGDP_COEFF11_SHIFT (0x00000000u)


/* vgdp_reg12 */

#define CSL_VPS_RF_MOD_VGDP_REG12_VGDP_COEFF12_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG12_VGDP_COEFF12_SHIFT (0x00000000u)


/* vgdp_reg13 */

#define CSL_VPS_RF_MOD_VGDP_REG13_VGDP_COEFF13_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG13_VGDP_COEFF13_SHIFT (0x00000000u)


/* vgdp_reg14 */

#define CSL_VPS_RF_MOD_VGDP_REG14_VGDP_COEFF14_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG14_VGDP_COEFF14_SHIFT (0x00000000u)


/* vgdp_reg15 */

#define CSL_VPS_RF_MOD_VGDP_REG15_VGDP_COEFF15_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG15_VGDP_COEFF15_SHIFT (0x00000000u)


/* vgdp_reg16 */

#define CSL_VPS_RF_MOD_VGDP_REG16_VGDP_COEFF16_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG16_VGDP_COEFF16_SHIFT (0x00000000u)


/* vgdp_reg17 */

#define CSL_VPS_RF_MOD_VGDP_REG17_VGDP_COEFF17_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG17_VGDP_COEFF17_SHIFT (0x00000000u)


/* vgdp_reg18 */

#define CSL_VPS_RF_MOD_VGDP_REG18_VGDP_COEFF18_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG18_VGDP_COEFF18_SHIFT (0x00000000u)


/* vgdp_reg19 */

#define CSL_VPS_RF_MOD_VGDP_REG19_VGDP_COEFF19_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG19_VGDP_COEFF19_SHIFT (0x00000000u)


/* vgdp_reg20 */

#define CSL_VPS_RF_MOD_VGDP_REG20_VGDP_COEFF20_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG20_VGDP_COEFF20_SHIFT (0x00000000u)


/* vgdp_reg21 */

#define CSL_VPS_RF_MOD_VGDP_REG21_VGDP_COEFF21_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG21_VGDP_COEFF21_SHIFT (0x00000000u)


/* vgdp_reg22 */

#define CSL_VPS_RF_MOD_VGDP_REG22_VGDP_COEFF22_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG22_VGDP_COEFF22_SHIFT (0x00000000u)


/* vgdp_reg23 */

#define CSL_VPS_RF_MOD_VGDP_REG23_VGDP_COEFF23_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG23_VGDP_COEFF23_SHIFT (0x00000000u)


/* vgdp_reg24 */

#define CSL_VPS_RF_MOD_VGDP_REG24_VGDP_COEFF24_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VGDP_REG24_VGDP_COEFF24_SHIFT (0x00000000u)


/* wsn_reg0 */

#define CSL_VPS_RF_MOD_WSN_REG0_WSN0_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_WSN_REG0_WSN0_SHIFT (0x00000000u)


/* wsn_reg1 */

#define CSL_VPS_RF_MOD_WSN_REG1_WSN1_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_WSN_REG1_WSN1_SHIFT (0x00000000u)


/* msma_reg0 */

#define CSL_VPS_RF_MOD_MSMA_REG0_MS_MA0_MASK (0x0007FFFFu)
#define CSL_VPS_RF_MOD_MSMA_REG0_MS_MA0_SHIFT (0x00000000u)


/* msma_reg1 */

#define CSL_VPS_RF_MOD_MSMA_REG1_MS_MA1_MASK (0x007FFFFFu)
#define CSL_VPS_RF_MOD_MSMA_REG1_MS_MA1_SHIFT (0x00000000u)


/* msfmg_reg0 */

#define CSL_VPS_RF_MOD_MSFMG_REG0_MS_FM_G0_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_MSFMG_REG0_MS_FM_G0_SHIFT (0x00000000u)


/* msfmg_reg1 */

#define CSL_VPS_RF_MOD_MSFMG_REG1_MS_FM_G1_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_MSFMG_REG1_MS_FM_G1_SHIFT (0x00000000u)


/* msvd_reg0 */

#define CSL_VPS_RF_MOD_MSVD_REG0_MS_VD0_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_MSVD_REG0_MS_VD0_SHIFT (0x00000000u)


/* msvd_reg1 */

#define CSL_VPS_RF_MOD_MSVD_REG1_MS_VD1_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_MSVD_REG1_MS_VD1_SHIFT (0x00000000u)


/* sol_reg */

#define CSL_VPS_RF_MOD_SOL_REG_SOL_MASK  (0x0000FFFFu)
#define CSL_VPS_RF_MOD_SOL_REG_SOL_SHIFT (0x00000000u)


/* vol_reg */

#define CSL_VPS_RF_MOD_VOL_REG_MONO_MASK (0x00020000u)
#define CSL_VPS_RF_MOD_VOL_REG_MONO_SHIFT (0x00000011u)

#define CSL_VPS_RF_MOD_VOL_REG_MUTE_MASK (0x00010000u)
#define CSL_VPS_RF_MOD_VOL_REG_MUTE_SHIFT (0x00000010u)

#define CSL_VPS_RF_MOD_VOL_REG_VOLUME_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VOL_REG_VOLUME_SHIFT (0x00000000u)


/* ctrl_reg */

#define CSL_VPS_RF_MOD_CTRL_REG_CH3_4_MASK (0x00000001u)
#define CSL_VPS_RF_MOD_CTRL_REG_CH3_4_SHIFT (0x00000000u)

#define CSL_VPS_RF_MOD_CTRL_REG_DAC_DATA_INVERT_MASK (0x00000100u)
#define CSL_VPS_RF_MOD_CTRL_REG_DAC_DATA_INVERT_SHIFT (0x00000008u)

#define CSL_VPS_RF_MOD_CTRL_REG_DAC_DATA_ZERO_MASK (0x00000080u)
#define CSL_VPS_RF_MOD_CTRL_REG_DAC_DATA_ZERO_SHIFT (0x00000007u)

#define CSL_VPS_RF_MOD_CTRL_REG_DAC_ON_OFF_MASK (0x00000040u)
#define CSL_VPS_RF_MOD_CTRL_REG_DAC_ON_OFF_SHIFT (0x00000006u)

#define CSL_VPS_RF_MOD_CTRL_REG_DAC_RST_POL_MASK (0x00000020u)
#define CSL_VPS_RF_MOD_CTRL_REG_DAC_RST_POL_SHIFT (0x00000005u)

#define CSL_VPS_RF_MOD_CTRL_REG_RST_AUD_MASK (0x00000004u)
#define CSL_VPS_RF_MOD_CTRL_REG_RST_AUD_SHIFT (0x00000002u)

#define CSL_VPS_RF_MOD_CTRL_REG_RST_DAC_MASK (0x00000010u)
#define CSL_VPS_RF_MOD_CTRL_REG_RST_DAC_SHIFT (0x00000004u)

#define CSL_VPS_RF_MOD_CTRL_REG_RST_RF_MOD_MASK (0x00000008u)
#define CSL_VPS_RF_MOD_CTRL_REG_RST_RF_MOD_SHIFT (0x00000003u)

#define CSL_VPS_RF_MOD_CTRL_REG_RST_VID_MASK (0x00000002u)
#define CSL_VPS_RF_MOD_CTRL_REG_RST_VID_SHIFT (0x00000001u)


/* vrfamp_reg */

#define CSL_VPS_RF_MOD_VRFAMP_REG_VRF_AMP_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VRFAMP_REG_VRF_AMP_SHIFT (0x00000000u)


/* vrfgain_reg */

#define CSL_VPS_RF_MOD_VRFGAIN_REG_VRF_GAIN_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VRFGAIN_REG_VRF_GAIN_SHIFT (0x00000000u)


/* vstlsb_reg */

#define CSL_VPS_RF_MOD_VSTLSB_REG_VSTLSB_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_VSTLSB_REG_VSTLSB_SHIFT (0x00000000u)


/* ablc_reg */

#define CSL_VPS_RF_MOD_ABLC_REG_ABLC_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_ABLC_REG_ABLC_SHIFT (0x00000000u)


/* afmamp_reg */

#define CSL_VPS_RF_MOD_AFMAMP_REG_AFMAMP_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_AFMAMP_REG_AFMAMP_SHIFT (0x00000000u)


/* testmode_reg */

#define CSL_VPS_RF_MOD_TESTMODE_REG_TESTMODE_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_TESTMODE_REG_TESTMODE_SHIFT (0x00000000u)


/* mat_reg */

#define CSL_VPS_RF_MOD_MAT_REG_MAT_MASK  (0x0007FFFFu)
#define CSL_VPS_RF_MOD_MAT_REG_MAT_SHIFT (0x00000000u)


/* samampthres_reg */

#define CSL_VPS_RF_MOD_SAMAMPTHRES_REG_SAMAMPTHRES_MASK (0x007FFFFFu)
#define CSL_VPS_RF_MOD_SAMAMPTHRES_REG_SAMAMPTHRES_SHIFT (0x00000000u)


/* mplussampthres_reg */

#define CSL_VPS_RF_MOD_MPLUSSAMPTHRES_REG_MPLUSSAMPTHRES_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_MPLUSSAMPTHRES_REG_MPLUSSAMPTHRES_SHIFT (0x00000000u)


/* mplussmaxamp_reg */

#define CSL_VPS_RF_MOD_MPLUSSMAXAMP_REG_MPLUSSMAXAMP_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_MPLUSSMAXAMP_REG_MPLUSSMAXAMP_SHIFT (0x00000000u)


/* agclimitthres_reg */

#define CSL_VPS_RF_MOD_AGCLIMITTHRES_REG_AGCLIMITTHRES_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_AGCLIMITTHRES_REG_AGCLIMITTHRES_SHIFT (0x00000000u)


/* agcgaindecinc_reg */

#define CSL_VPS_RF_MOD_AGCGAINDECINC_REG_AGCGAINDECINC_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_AGCGAINDECINC_REG_AGCGAINDECINC_SHIFT (0x00000000u)


/* agcmingainlimit_reg */

#define CSL_VPS_RF_MOD_AGCMINGAINLIMIT_REG_AGCMINGAINLIMIT_MASK (0x0000FFFFu)
#define CSL_VPS_RF_MOD_AGCMINGAINLIMIT_REG_AGCMINGAINLIMIT_SHIFT (0x00000000u)


/* jitflt_offset_reg */

#define CSL_VPS_RF_MOD_JITFLTOFFSET_REG_JITFLTOFFSET_MASK     (0x000000FFu)

/* jitflt_coef_reg */

#define CSL_VPS_RF_MOD_JITFLTCOEF_REG_JITFLTCOEF_MASK     (0x0000003Fu)

/* jitflt_path_enable_reg */

#define CSL_VPS_RF_MOD_JITFLTPATHENABLE_REG_JITFLTPATHENABLE_MASK (0x00000001u)

#endif
