
*** Running vivado
    with args -log design_1_dlmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dlmb_bram_if_cntlr_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_dlmb_bram_if_cntlr_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:01:06 . Memory (MB): peak = 341.129 ; gain = 130.906
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (2#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (3#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (4#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:01:09 . Memory (MB): peak = 380.535 ; gain = 170.313
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:01:09 . Memory (MB): peak = 380.535 ; gain = 170.313
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 774.301 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:52 . Memory (MB): peak = 774.301 ; gain = 564.078
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:52 . Memory (MB): peak = 774.301 ; gain = 564.078
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:52 . Memory (MB): peak = 774.301 ; gain = 564.078
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:52 . Memory (MB): peak = 774.301 ; gain = 564.078
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:52 . Memory (MB): peak = 774.301 ; gain = 564.078
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:02:09 . Memory (MB): peak = 774.301 ; gain = 564.078
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:02:09 . Memory (MB): peak = 774.301 ; gain = 564.078
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:02:09 . Memory (MB): peak = 782.957 ; gain = 572.734
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 782.957 ; gain = 572.734
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 782.957 ; gain = 572.734
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 782.957 ; gain = 572.734
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 782.957 ; gain = 572.734
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:02:10 . Memory (MB): peak = 782.957 ; gain = 572.734
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:02:10 . Memory (MB): peak = 782.957 ; gain = 572.734

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     4|
|3     |FDRE |     2|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:02:10 . Memory (MB): peak = 782.957 ; gain = 572.734
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:56 . Memory (MB): peak = 812.711 ; gain = 549.996
