// Seed: 3557743832
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wand id_8,
    input tri0 id_9,
    input tri1 id_10
);
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5,
    input wand id_6,
    input wire id_7,
    output tri1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output wand id_11,
    output supply1 id_12,
    output supply0 id_13,
    output wor id_14,
    output wire id_15,
    input wand id_16
);
  logic [7:0] id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  assign id_11 = id_23[1];
  module_0(
      id_14, id_12, id_7, id_6, id_16, id_16, id_0, id_14, id_8, id_9, id_6
  );
endmodule
