

================================================================
== Synthesis Summary Report of 'topKQueryScores'
================================================================
+ General Information: 
    * Date:           Mon Nov 27 18:00:43 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        topKQueryScores
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |                           Modules                           |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |            |     |
    |                           & Loops                           |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ topKQueryScores                                            |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|  1 (~0%)|  12 (~0%)|  5275 (~0%)|  7271 (~0%)|    -|
    | + topKQueryScores_Pipeline_VITIS_LOOP_16_1                  |  Timing|  -0.00|      818|  2.726e+03|         -|      818|     -|        no|        -|  11 (~0%)|  2276 (~0%)|  2709 (~0%)|    -|
    |  o VITIS_LOOP_16_1                                          |      II|   2.43|      816|  2.720e+03|       106|        3|   238|       yes|        -|         -|           -|           -|    -|
    | + topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4  |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|        -|         -|   613 (~0%)|  1036 (~0%)|    -|
    |  o VITIS_LOOP_24_3_VITIS_LOOP_27_4                          |      II|   2.43|        -|          -|        72|        3|     -|       yes|        -|         -|           -|           -|    -|
    +-------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register       | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL           | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER           | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER         | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR         | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | fs_matrix_1    | 0x10   | 32    | W      | Data signal of fs_matrix         |                                                                                    |
| s_axi_control | fs_matrix_2    | 0x14   | 32    | W      | Data signal of fs_matrix         |                                                                                    |
| s_axi_control | query_type_1   | 0x1c   | 32    | W      | Data signal of query_type        |                                                                                    |
| s_axi_control | query_type_2   | 0x20   | 32    | W      | Data signal of query_type        |                                                                                    |
| s_axi_control | k              | 0x28   | 32    | W      | Data signal of k                 |                                                                                    |
| s_axi_control | topK_indices_1 | 0x30   | 32    | W      | Data signal of topK_indices      |                                                                                    |
| s_axi_control | topK_indices_2 | 0x34   | 32    | W      | Data signal of topK_indices      |                                                                                    |
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------+
| Argument     | Direction | Datatype |
+--------------+-----------+----------+
| fs_matrix    | inout     | double*  |
| query_type   | inout     | int*     |
| k            | in        | int      |
| topK_indices | inout     | int*     |
+--------------+-----------+----------+

* SW-to-HW Mapping
+--------------+---------------+-----------+----------+------------------------------------------+
| Argument     | HW Interface  | HW Type   | HW Usage | HW Info                                  |
+--------------+---------------+-----------+----------+------------------------------------------+
| fs_matrix    | m_axi_gmem    | interface |          |                                          |
| fs_matrix    | s_axi_control | register  | offset   | name=fs_matrix_1 offset=0x10 range=32    |
| fs_matrix    | s_axi_control | register  | offset   | name=fs_matrix_2 offset=0x14 range=32    |
| query_type   | m_axi_gmem    | interface |          |                                          |
| query_type   | s_axi_control | register  | offset   | name=query_type_1 offset=0x1c range=32   |
| query_type   | s_axi_control | register  | offset   | name=query_type_2 offset=0x20 range=32   |
| k            | s_axi_control | register  |          | name=k offset=0x28 range=32              |
| topK_indices | m_axi_gmem    | interface |          |                                          |
| topK_indices | s_axi_control | register  | offset   | name=topK_indices_1 offset=0x30 range=32 |
| topK_indices | s_axi_control | register  | offset   | name=topK_indices_2 offset=0x34 range=32 |
+--------------+---------------+-----------+----------+------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+--------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------+
| HW Interface | Variable     | Loop            | Problem                                        | Resolution | Location                                                   |
+--------------+--------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------+
| m_axi_gmem   | fs_matrix    | VITIS_LOOP_18_2 | Stride is incompatible                         | 214-230    | /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:18:26 |
| m_axi_gmem   | query_type   | VITIS_LOOP_16_1 | Could not analyze pattern                      | 214-229    | /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:16:22 |
| m_axi_gmem   | topK_indices | VITIS_LOOP_24_3 | Sequential access length is not divisible by 2 | 214-234    | /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24:22 |
| m_axi_gmem   | query_type   | VITIS_LOOP_18_2 | Sequential access length is not divisible by 2 | 214-234    | /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:18:26 |
+--------------+--------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                                        | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + topKQueryScores                                           | 12  |        |             |      |         |         |
|   add_ln19_1_fu_209_p2                                      | -   |        | add_ln19_1  | add  | fabric  | 0       |
|   add_ln19_fu_224_p2                                        | -   |        | add_ln19    | add  | fabric  | 0       |
|   mul_32ns_9ns_40_2_1_U19                                   | 1   |        | mul_ln34    | mul  | auto    | 1       |
|  + topKQueryScores_Pipeline_VITIS_LOOP_16_1                 | 11  |        |             |      |         |         |
|    add_ln16_fu_276_p2                                       | -   |        | add_ln16    | add  | fabric  | 0       |
|    add_ln19_fu_220_p2                                       | -   |        | add_ln19    | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_8_max_dsp_1_U2                         | 8   |        | mul         | dmul | maxdsp  | 7       |
|    dadd_64ns_64ns_64_8_full_dsp_1_U1                        | 3   |        | product_1   | dadd | fulldsp | 7       |
|    add_ln19_1_fu_246_p2                                     | -   |        | add_ln19_1  | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_8_max_dsp_1_U2                         | 8   |        | mul_1       | dmul | maxdsp  | 7       |
|    dadd_64ns_64ns_64_8_full_dsp_1_U1                        | 3   |        | product_1_1 | dadd | fulldsp | 7       |
|    add_ln19_2_fu_261_p2                                     | -   |        | add_ln19_2  | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_8_max_dsp_1_U2                         | 8   |        | mul_2       | dmul | maxdsp  | 7       |
|    dadd_64ns_64ns_64_8_full_dsp_1_U1                        | 3   |        | product_1_2 | dadd | fulldsp | 7       |
|    add_ln515_fu_361_p2                                      | -   |        | add_ln515   | add  | fabric  | 0       |
|    sub_ln1512_fu_375_p2                                     | -   |        | sub_ln1512  | sub  | fabric  | 0       |
|    result_V_2_fu_447_p2                                     | -   |        | result_V_2  | sub  | fabric  | 0       |
|  + topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4 | 0   |        |             |      |         |         |
|    add_ln24_fu_196_p2                                       | -   |        | add_ln24    | add  | fabric  | 0       |
|    add_ln24_1_fu_222_p2                                     | -   |        | add_ln24_1  | add  | fabric  | 0       |
|    add_ln27_fu_241_p2                                       | -   |        | add_ln27    | add  | fabric  | 0       |
|    add_ln34_fu_301_p2                                       | -   |        | add_ln34    | add  | fabric  | 0       |
|    add_ln34_1_fu_265_p2                                     | -   |        | add_ln34_1  | add  | fabric  | 0       |
+-------------------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+--------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+-------------------+------+------+--------+--------------+---------+------+---------+
| + topKQueryScores | 1    | 0    |        |              |         |      |         |
|   query_scores_U  | 1    | -    |        | query_scores | ram_1p  | auto | 1       |
+-------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-----------+---------------------------------------------+------------------------------------+
| Type      | Options   | Location                                    | Messages                           |
+-----------+-----------+---------------------------------------------+------------------------------------+
| interface | data port | ../../../src/krnl.cpp:12 in topkqueryscores | unexpected pragma parameter 'data' |
| interface | data port | ../../../src/krnl.cpp:13 in topkqueryscores | unexpected pragma parameter 'data' |
| interface | data port | ../../../src/krnl.cpp:14 in topkqueryscores | unexpected pragma parameter 'data' |
+-----------+-----------+---------------------------------------------+------------------------------------+


